Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Nov  6 14:48:39 2023
| Host         : e9ec215988d94eb running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_Gen_Digilent_timing_summary_routed.rpt -pb Display_Gen_Digilent_timing_summary_routed.pb -rpx Display_Gen_Digilent_timing_summary_routed.rpx -warn_on_violation
| Design       : Display_Gen_Digilent
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  5           
XDCB-5     Warning           Runtime inefficient way to find pin objects                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (207)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (207)
--------------------------------
 There are 207 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.454        0.000                      0                  312        0.067        0.000                      0                  312        1.101        0.000                       0                   220  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 6.734}        13.468          74.250          
    CLKFBIN             {0.000 6.734}        13.468          74.250          
    PixelClkIO          {0.000 6.734}        13.468          74.250          
    SerialClkIO         {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 6.734}        13.468          74.250          
    CLKFBIN_1           {0.000 6.734}        13.468          74.250          
    PixelClkIO_1        {0.000 6.734}        13.468          74.250          
    SerialClkIO_1       {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          9.692        0.000                      0                  270        0.195        0.000                      0                  270        3.734        0.000                       0                   194  
    CLKFBIN                                                                                                                                                              12.219        0.000                       0                     2  
    PixelClkIO                                                                                                                                                           11.876        0.000                       0                    10  
    SerialClkIO                                                                                                                                                           1.101        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                     38.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        9.695        0.000                      0                  270        0.195        0.000                      0                  270        3.734        0.000                       0                   194  
    CLKFBIN_1                                                                                                                                                            12.219        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                         11.876        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                         1.101        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                   38.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.692        0.000                      0                  270        0.067        0.000                      0                  270  
clk_out1_clk_wiz_0    PixelClkIO                  9.454        0.000                      0                   38        0.098        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                  9.454        0.000                      0                   38        0.098        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.692        0.000                      0                  270        0.067        0.000                      0                  270  
clk_out1_clk_wiz_0    PixelClkIO_1                9.454        0.000                      0                   38        0.098        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1                9.454        0.000                      0                   38        0.098        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         11.979        0.000                      0                    4        0.612        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         11.979        0.000                      0                    4        0.484        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       11.979        0.000                      0                    4        0.484        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       11.983        0.000                      0                    4        0.612        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                      clk_out1_clk_wiz_0    
(none)                clk_out1_clk_wiz_0    clk_out1_clk_wiz_0    
(none)                clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  
(none)                clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1  
(none)                clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                CLKFBIN                                     
(none)                CLKFBIN_1                                   
(none)                SerialClkIO                                 
(none)                SerialClkIO_1                               
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.692ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.021ns (29.715%)  route 2.415ns (70.285%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 12.643 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.405    -0.445    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y142       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.313    -0.132 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.732     0.600    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_1_in
    SLICE_X160Y143       LUT5 (Prop_lut5_I1_O)        0.221     0.821 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.592     1.413    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X163Y143       LUT3 (Prop_lut3_I0_O)        0.242     1.655 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.636     2.291    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X161Y143       LUT4 (Prop_lut4_I3_O)        0.245     2.536 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.455     2.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X160Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.305    12.643    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.356    12.998    
                         clock uncertainty           -0.128    12.870    
    SLICE_X160Y143       FDRE (Setup_fdre_C_D)       -0.187    12.683    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  9.692    

Slack (MET) :             10.068ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.657ns (22.482%)  route 2.265ns (77.518%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 12.637 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.858     2.467    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    12.637    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/C
                         clock pessimism              0.341    12.977    
                         clock uncertainty           -0.128    12.849    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.314    12.535    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 10.068    

Slack (MET) :             10.068ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.657ns (22.482%)  route 2.265ns (77.518%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 12.637 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.858     2.467    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    12.637    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/C
                         clock pessimism              0.341    12.977    
                         clock uncertainty           -0.128    12.849    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.314    12.535    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 10.068    

Slack (MET) :             10.068ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.657ns (22.482%)  route 2.265ns (77.518%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 12.637 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.858     2.467    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    12.637    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]/C
                         clock pessimism              0.341    12.977    
                         clock uncertainty           -0.128    12.849    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.314    12.535    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 10.068    

Slack (MET) :             10.088ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.455ns (16.468%)  route 2.308ns (83.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 12.634 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.403    -0.446    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.341    -0.105 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.850     0.745    rgb2dvi/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X162Y141       LUT1 (Prop_lut1_I0_O)        0.114     0.859 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.458     2.317    rgb2dvi/U0/DataEncoders[2].DataEncoder/SR[0]
    SLICE_X160Y130       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.296    12.634    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y130       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.356    12.989    
                         clock uncertainty           -0.128    12.861    
    SLICE_X160Y130       FDRE (Setup_fdre_C_R)       -0.456    12.405    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                 10.088    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.128    12.867    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.128    12.867    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.128    12.867    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.128    12.867    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.165ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.657ns (23.247%)  route 2.169ns (76.753%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 12.638 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.762     2.371    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.300    12.638    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]/C
                         clock pessimism              0.341    12.978    
                         clock uncertainty           -0.128    12.850    
    SLICE_X161Y135       FDSE (Setup_fdse_C_S)       -0.314    12.536    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 10.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.251ns (80.311%)  route 0.062ns (19.689%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X160Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.453    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[5]
    SLICE_X161Y135       LUT1 (Prop_lut1_I0_O)        0.045    -0.408 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.408    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_4_n_0
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.343 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.343    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[5]
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/C
                         clock pessimism              0.255    -0.643    
    SLICE_X161Y135       FDSE (Hold_fdse_C_D)         0.105    -0.538    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.227ns (77.232%)  route 0.067ns (22.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDCE (Prop_fdce_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.463    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X160Y132       LUT3 (Prop_lut3_I1_O)        0.099    -0.364 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.364    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.243    -0.658    
    SLICE_X160Y132       FDPE (Hold_fdpe_C_D)         0.091    -0.567    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.666%)  route 0.141ns (40.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.141    -0.349    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X162Y140       LUT4 (Prop_lut4_I1_O)        0.045    -0.304 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.257    -0.637    
    SLICE_X162Y140       FDSE (Hold_fdse_C_D)         0.121    -0.516    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.252ns (72.935%)  route 0.094ns (27.065%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X160Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/Q
                         net (fo=2, routed)           0.094    -0.421    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[6]
    SLICE_X161Y135       LUT1 (Prop_lut1_I0_O)        0.045    -0.376 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.376    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_3_n_0
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.310 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.310    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[6]
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/C
                         clock pessimism              0.255    -0.643    
    SLICE_X161Y135       FDSE (Hold_fdse_C_D)         0.105    -0.538    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.251ns (72.216%)  route 0.097ns (27.784%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X160Y134       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/Q
                         net (fo=2, routed)           0.097    -0.418    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[1]
    SLICE_X161Y134       LUT1 (Prop_lut1_I0_O)        0.045    -0.373 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.373    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[3]_i_4_n_0
    SLICE_X161Y134       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.308 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.308    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[1]
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/C
                         clock pessimism              0.256    -0.643    
    SLICE_X161Y134       FDSE (Hold_fdse_C_D)         0.105    -0.538    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.247ns (70.245%)  route 0.105ns (29.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.648    -0.652    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y143       FDRE (Prop_fdre_C_Q)         0.148    -0.504 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.105    -0.399    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X162Y143       LUT3 (Prop_lut3_I0_O)        0.099    -0.300 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.300    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X162Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.921    -0.893    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X162Y143       FDRE (Hold_fdre_C_D)         0.121    -0.531    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.479%)  route 0.155ns (45.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.516 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/Q
                         net (fo=6, routed)           0.155    -0.360    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg_n_0
    SLICE_X156Y136       LUT5 (Prop_lut5_I4_O)        0.045    -0.315 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_i_1/O
                         net (fo=1, routed)           0.000    -0.315    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_i_1_n_0
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/C
                         clock pessimism              0.257    -0.642    
    SLICE_X156Y136       FDRE (Hold_fdre_C_D)         0.091    -0.551    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.530%)  route 0.136ns (39.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.136    -0.354    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X163Y140       LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.309    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.257    -0.637    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.092    -0.545    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.009%)  route 0.139ns (39.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.139    -0.351    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X163Y140       LUT5 (Prop_lut5_I1_O)        0.045    -0.306 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.306    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.257    -0.637    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.092    -0.545    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.730%)  route 0.124ns (49.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDCE (Prop_fdce_C_Q)         0.128    -0.530 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.124    -0.405    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X160Y132       FDCE (Hold_fdce_C_D)         0.012    -0.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         13.468      11.876     BUFGCTRL_X0Y2    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X158Y132   reset_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         13.468      12.468     SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.468      12.468     SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.468      12.468     SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X159Y133   rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X159Y133   rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.468      39.165     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y132   res_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y132   res_d2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y132   reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y132   reset_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y132   res_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y132   res_d2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y132   reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y132   reset_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.468      39.165     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.468      146.532    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.876ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         13.468      11.876     BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.468      146.532    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.694       1.101      BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.694       157.306    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y3    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.695ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.021ns (29.715%)  route 2.415ns (70.285%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 12.643 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.405    -0.445    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y142       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.313    -0.132 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.732     0.600    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_1_in
    SLICE_X160Y143       LUT5 (Prop_lut5_I1_O)        0.221     0.821 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.592     1.413    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X163Y143       LUT3 (Prop_lut3_I0_O)        0.242     1.655 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.636     2.291    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X161Y143       LUT4 (Prop_lut4_I3_O)        0.245     2.536 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.455     2.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X160Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.305    12.643    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.356    12.998    
                         clock uncertainty           -0.125    12.874    
    SLICE_X160Y143       FDRE (Setup_fdre_C_D)       -0.187    12.687    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  9.695    

Slack (MET) :             10.071ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.657ns (22.482%)  route 2.265ns (77.518%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 12.637 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.858     2.467    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    12.637    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/C
                         clock pessimism              0.341    12.977    
                         clock uncertainty           -0.125    12.853    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.314    12.539    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 10.071    

Slack (MET) :             10.071ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.657ns (22.482%)  route 2.265ns (77.518%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 12.637 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.858     2.467    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    12.637    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/C
                         clock pessimism              0.341    12.977    
                         clock uncertainty           -0.125    12.853    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.314    12.539    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 10.071    

Slack (MET) :             10.071ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.657ns (22.482%)  route 2.265ns (77.518%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 12.637 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.858     2.467    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    12.637    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]/C
                         clock pessimism              0.341    12.977    
                         clock uncertainty           -0.125    12.853    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.314    12.539    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 10.071    

Slack (MET) :             10.092ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.455ns (16.468%)  route 2.308ns (83.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 12.634 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.403    -0.446    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.341    -0.105 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.850     0.745    rgb2dvi/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X162Y141       LUT1 (Prop_lut1_I0_O)        0.114     0.859 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.458     2.317    rgb2dvi/U0/DataEncoders[2].DataEncoder/SR[0]
    SLICE_X160Y130       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.296    12.634    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y130       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.356    12.989    
                         clock uncertainty           -0.125    12.865    
    SLICE_X160Y130       FDRE (Setup_fdre_C_R)       -0.456    12.409    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                 10.092    

Slack (MET) :             10.159ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.125    12.871    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.414    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.159    

Slack (MET) :             10.159ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.125    12.871    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.414    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.159    

Slack (MET) :             10.159ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.125    12.871    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.414    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.159    

Slack (MET) :             10.159ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.125    12.871    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.414    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.159    

Slack (MET) :             10.168ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.657ns (23.247%)  route 2.169ns (76.753%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 12.638 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.762     2.371    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.300    12.638    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]/C
                         clock pessimism              0.341    12.978    
                         clock uncertainty           -0.125    12.854    
    SLICE_X161Y135       FDSE (Setup_fdse_C_S)       -0.314    12.540    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 10.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.251ns (80.311%)  route 0.062ns (19.689%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X160Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.453    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[5]
    SLICE_X161Y135       LUT1 (Prop_lut1_I0_O)        0.045    -0.408 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.408    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_4_n_0
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.343 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.343    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[5]
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/C
                         clock pessimism              0.255    -0.643    
    SLICE_X161Y135       FDSE (Hold_fdse_C_D)         0.105    -0.538    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.227ns (77.232%)  route 0.067ns (22.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDCE (Prop_fdce_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.463    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X160Y132       LUT3 (Prop_lut3_I1_O)        0.099    -0.364 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.364    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.243    -0.658    
    SLICE_X160Y132       FDPE (Hold_fdpe_C_D)         0.091    -0.567    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.666%)  route 0.141ns (40.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.141    -0.349    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X162Y140       LUT4 (Prop_lut4_I1_O)        0.045    -0.304 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.257    -0.637    
    SLICE_X162Y140       FDSE (Hold_fdse_C_D)         0.121    -0.516    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.252ns (72.935%)  route 0.094ns (27.065%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X160Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/Q
                         net (fo=2, routed)           0.094    -0.421    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[6]
    SLICE_X161Y135       LUT1 (Prop_lut1_I0_O)        0.045    -0.376 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.376    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_3_n_0
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.310 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.310    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[6]
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/C
                         clock pessimism              0.255    -0.643    
    SLICE_X161Y135       FDSE (Hold_fdse_C_D)         0.105    -0.538    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.251ns (72.216%)  route 0.097ns (27.784%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X160Y134       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/Q
                         net (fo=2, routed)           0.097    -0.418    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[1]
    SLICE_X161Y134       LUT1 (Prop_lut1_I0_O)        0.045    -0.373 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.373    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[3]_i_4_n_0
    SLICE_X161Y134       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.308 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.308    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[1]
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/C
                         clock pessimism              0.256    -0.643    
    SLICE_X161Y134       FDSE (Hold_fdse_C_D)         0.105    -0.538    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.247ns (70.245%)  route 0.105ns (29.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.648    -0.652    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y143       FDRE (Prop_fdre_C_Q)         0.148    -0.504 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.105    -0.399    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X162Y143       LUT3 (Prop_lut3_I0_O)        0.099    -0.300 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.300    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X162Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.921    -0.893    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X162Y143       FDRE (Hold_fdre_C_D)         0.121    -0.531    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.479%)  route 0.155ns (45.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.516 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/Q
                         net (fo=6, routed)           0.155    -0.360    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg_n_0
    SLICE_X156Y136       LUT5 (Prop_lut5_I4_O)        0.045    -0.315 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_i_1/O
                         net (fo=1, routed)           0.000    -0.315    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_i_1_n_0
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/C
                         clock pessimism              0.257    -0.642    
    SLICE_X156Y136       FDRE (Hold_fdre_C_D)         0.091    -0.551    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.530%)  route 0.136ns (39.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.136    -0.354    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X163Y140       LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.309    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.257    -0.637    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.092    -0.545    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.009%)  route 0.139ns (39.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.139    -0.351    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X163Y140       LUT5 (Prop_lut5_I1_O)        0.045    -0.306 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.306    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.257    -0.637    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.092    -0.545    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.730%)  route 0.124ns (49.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDCE (Prop_fdce_C_Q)         0.128    -0.530 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.124    -0.405    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X160Y132       FDCE (Hold_fdce_C_D)         0.012    -0.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         13.468      11.876     BUFGCTRL_X0Y2    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X158Y132   reset_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         13.468      12.468     SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.468      12.468     SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.468      12.468     SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X159Y133   rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X159Y133   rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.468      39.165     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y132   res_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y132   res_d2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y132   reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y132   reset_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y132   res_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y132   res_d2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y132   reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y132   reset_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X160Y132   rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.468      39.165     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.468      146.532    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.876ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         13.468      11.876     BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.468      146.532    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.694       1.101      BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.694       157.306    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y3    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.692ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.021ns (29.715%)  route 2.415ns (70.285%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 12.643 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.405    -0.445    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y142       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.313    -0.132 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.732     0.600    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_1_in
    SLICE_X160Y143       LUT5 (Prop_lut5_I1_O)        0.221     0.821 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.592     1.413    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X163Y143       LUT3 (Prop_lut3_I0_O)        0.242     1.655 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.636     2.291    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X161Y143       LUT4 (Prop_lut4_I3_O)        0.245     2.536 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.455     2.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X160Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.305    12.643    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.356    12.998    
                         clock uncertainty           -0.128    12.870    
    SLICE_X160Y143       FDRE (Setup_fdre_C_D)       -0.187    12.683    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  9.692    

Slack (MET) :             10.068ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.657ns (22.482%)  route 2.265ns (77.518%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 12.637 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.858     2.467    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    12.637    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/C
                         clock pessimism              0.341    12.977    
                         clock uncertainty           -0.128    12.849    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.314    12.535    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 10.068    

Slack (MET) :             10.068ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.657ns (22.482%)  route 2.265ns (77.518%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 12.637 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.858     2.467    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    12.637    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/C
                         clock pessimism              0.341    12.977    
                         clock uncertainty           -0.128    12.849    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.314    12.535    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 10.068    

Slack (MET) :             10.068ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.657ns (22.482%)  route 2.265ns (77.518%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 12.637 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.858     2.467    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    12.637    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]/C
                         clock pessimism              0.341    12.977    
                         clock uncertainty           -0.128    12.849    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.314    12.535    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 10.068    

Slack (MET) :             10.088ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.455ns (16.468%)  route 2.308ns (83.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 12.634 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.403    -0.446    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.341    -0.105 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.850     0.745    rgb2dvi/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X162Y141       LUT1 (Prop_lut1_I0_O)        0.114     0.859 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.458     2.317    rgb2dvi/U0/DataEncoders[2].DataEncoder/SR[0]
    SLICE_X160Y130       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.296    12.634    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y130       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.356    12.989    
                         clock uncertainty           -0.128    12.861    
    SLICE_X160Y130       FDRE (Setup_fdre_C_R)       -0.456    12.405    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                 10.088    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.128    12.867    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.128    12.867    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.128    12.867    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.128    12.867    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.165ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.657ns (23.247%)  route 2.169ns (76.753%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 12.638 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.762     2.371    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.300    12.638    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]/C
                         clock pessimism              0.341    12.978    
                         clock uncertainty           -0.128    12.850    
    SLICE_X161Y135       FDSE (Setup_fdse_C_S)       -0.314    12.536    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 10.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.251ns (80.311%)  route 0.062ns (19.689%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X160Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.453    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[5]
    SLICE_X161Y135       LUT1 (Prop_lut1_I0_O)        0.045    -0.408 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.408    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_4_n_0
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.343 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.343    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[5]
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/C
                         clock pessimism              0.255    -0.643    
                         clock uncertainty            0.128    -0.515    
    SLICE_X161Y135       FDSE (Hold_fdse_C_D)         0.105    -0.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.227ns (77.232%)  route 0.067ns (22.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDCE (Prop_fdce_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.463    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X160Y132       LUT3 (Prop_lut3_I1_O)        0.099    -0.364 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.364    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.128    -0.530    
    SLICE_X160Y132       FDPE (Hold_fdpe_C_D)         0.091    -0.439    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.666%)  route 0.141ns (40.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.141    -0.349    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X162Y140       LUT4 (Prop_lut4_I1_O)        0.045    -0.304 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.257    -0.637    
                         clock uncertainty            0.128    -0.509    
    SLICE_X162Y140       FDSE (Hold_fdse_C_D)         0.121    -0.388    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.252ns (72.935%)  route 0.094ns (27.065%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X160Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/Q
                         net (fo=2, routed)           0.094    -0.421    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[6]
    SLICE_X161Y135       LUT1 (Prop_lut1_I0_O)        0.045    -0.376 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.376    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_3_n_0
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.310 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.310    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[6]
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/C
                         clock pessimism              0.255    -0.643    
                         clock uncertainty            0.128    -0.515    
    SLICE_X161Y135       FDSE (Hold_fdse_C_D)         0.105    -0.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.251ns (72.216%)  route 0.097ns (27.784%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X160Y134       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/Q
                         net (fo=2, routed)           0.097    -0.418    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[1]
    SLICE_X161Y134       LUT1 (Prop_lut1_I0_O)        0.045    -0.373 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.373    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[3]_i_4_n_0
    SLICE_X161Y134       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.308 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.308    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[1]
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/C
                         clock pessimism              0.256    -0.643    
                         clock uncertainty            0.128    -0.515    
    SLICE_X161Y134       FDSE (Hold_fdse_C_D)         0.105    -0.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.247ns (70.245%)  route 0.105ns (29.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.648    -0.652    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y143       FDRE (Prop_fdre_C_Q)         0.148    -0.504 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.105    -0.399    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X162Y143       LUT3 (Prop_lut3_I0_O)        0.099    -0.300 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.300    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X162Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.921    -0.893    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.241    -0.652    
                         clock uncertainty            0.128    -0.524    
    SLICE_X162Y143       FDRE (Hold_fdre_C_D)         0.121    -0.403    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.479%)  route 0.155ns (45.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.516 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/Q
                         net (fo=6, routed)           0.155    -0.360    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg_n_0
    SLICE_X156Y136       LUT5 (Prop_lut5_I4_O)        0.045    -0.315 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_i_1/O
                         net (fo=1, routed)           0.000    -0.315    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_i_1_n_0
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/C
                         clock pessimism              0.257    -0.642    
                         clock uncertainty            0.128    -0.514    
    SLICE_X156Y136       FDRE (Hold_fdre_C_D)         0.091    -0.423    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.530%)  route 0.136ns (39.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.136    -0.354    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X163Y140       LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.309    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.257    -0.637    
                         clock uncertainty            0.128    -0.509    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.092    -0.417    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.009%)  route 0.139ns (39.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.139    -0.351    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X163Y140       LUT5 (Prop_lut5_I1_O)        0.045    -0.306 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.306    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.257    -0.637    
                         clock uncertainty            0.128    -0.509    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.092    -0.417    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.730%)  route 0.124ns (49.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDCE (Prop_fdce_C_Q)         0.128    -0.530 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.124    -0.405    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.128    -0.530    
    SLICE_X160Y132       FDCE (Hold_fdce_C_D)         0.012    -0.518    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        9.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.454ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 0.313ns (4.719%)  route 6.319ns (95.281%))
  Logic Levels:           0  
  Clock Path Skew:        3.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.319     6.185    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  9.454    

Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 0.313ns (4.790%)  route 6.222ns (95.210%))
  Logic Levels:           0  
  Clock Path Skew:        3.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.222     6.087    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -6.087    
  -------------------------------------------------------------------
                         slack                                  9.552    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 0.313ns (4.912%)  route 6.059ns (95.088%))
  Logic Levels:           0  
  Clock Path Skew:        3.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.059     5.924    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.924    
  -------------------------------------------------------------------
                         slack                                  9.711    

Slack (MET) :             9.809ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.274ns  (logic 0.313ns (4.989%)  route 5.961ns (95.011%))
  Logic Levels:           0  
  Clock Path Skew:        3.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.961     5.826    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.810ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 0.313ns (4.992%)  route 5.957ns (95.008%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.957     5.822    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  9.810    

Slack (MET) :             9.810ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 0.313ns (4.992%)  route 5.957ns (95.008%))
  Logic Levels:           0  
  Clock Path Skew:        3.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.957     5.822    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  9.810    

Slack (MET) :             9.917ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.313ns (5.079%)  route 5.850ns (94.921%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.850     5.715    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  9.917    

Slack (MET) :             10.017ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 0.313ns (5.163%)  route 5.750ns (94.837%))
  Logic Levels:           0  
  Clock Path Skew:        3.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.750     5.615    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 10.017    

Slack (MET) :             10.481ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 0.341ns (5.915%)  route 5.424ns (94.085%))
  Logic Levels:           0  
  Clock Path Skew:        3.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.449    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.341    -0.108 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.424     5.316    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.414    15.798    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.798    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                 10.481    

Slack (MET) :             10.532ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.313ns (5.591%)  route 5.285ns (94.409%))
  Logic Levels:           0  
  Clock Path Skew:        3.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.449    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.313    -0.136 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.285     5.150    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.530    15.682    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.682    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                 10.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.274ns (6.210%)  route 4.139ns (93.790%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.300    -0.830    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.274    -0.556 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.139     3.582    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.274ns (6.186%)  route 4.156ns (93.814%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.274    -0.555 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.156     3.600    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.274ns (6.140%)  route 4.189ns (93.860%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    -0.831    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.274    -0.557 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.189     3.631    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.123    
                         clock uncertainty            0.336     3.459    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.024     3.483    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.164ns (5.586%)  route 2.772ns (94.414%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.643    -0.657    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.493 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.772     2.279    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.314ns (6.953%)  route 4.202ns (93.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.304    -0.826    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.314    -0.512 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.202     3.690    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.401     3.409    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.281     3.128    
                         clock uncertainty            0.336     3.464    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.024     3.488    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.488    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.128ns (4.422%)  route 2.767ns (95.578%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.767     2.239    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     2.028    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.164ns (5.558%)  route 2.787ns (94.442%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.787     2.295    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.141ns (4.768%)  route 2.816ns (95.232%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.816     2.304    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.336     2.064    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.083    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.314ns (6.917%)  route 4.225ns (93.083%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    -0.831    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.314    -0.517 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.225     3.708    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.123    
                         clock uncertainty            0.336     3.459    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.024     3.483    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.141ns (4.761%)  route 2.821ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.821     2.309    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.336     2.064    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.083    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        9.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.454ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 0.313ns (4.719%)  route 6.319ns (95.281%))
  Logic Levels:           0  
  Clock Path Skew:        3.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.319     6.185    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  9.454    

Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 0.313ns (4.790%)  route 6.222ns (95.210%))
  Logic Levels:           0  
  Clock Path Skew:        3.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.222     6.087    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -6.087    
  -------------------------------------------------------------------
                         slack                                  9.552    

Slack (MET) :             9.712ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 0.313ns (4.912%)  route 6.059ns (95.088%))
  Logic Levels:           0  
  Clock Path Skew:        3.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.059     5.924    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.924    
  -------------------------------------------------------------------
                         slack                                  9.712    

Slack (MET) :             9.809ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.274ns  (logic 0.313ns (4.989%)  route 5.961ns (95.011%))
  Logic Levels:           0  
  Clock Path Skew:        3.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.961     5.826    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.810ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 0.313ns (4.992%)  route 5.957ns (95.008%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.957     5.822    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  9.810    

Slack (MET) :             9.810ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 0.313ns (4.992%)  route 5.957ns (95.008%))
  Logic Levels:           0  
  Clock Path Skew:        3.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.957     5.822    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  9.810    

Slack (MET) :             9.917ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.313ns (5.079%)  route 5.850ns (94.921%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.850     5.715    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  9.917    

Slack (MET) :             10.018ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 0.313ns (5.163%)  route 5.750ns (94.837%))
  Logic Levels:           0  
  Clock Path Skew:        3.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.750     5.615    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 10.018    

Slack (MET) :             10.481ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 0.341ns (5.915%)  route 5.424ns (94.085%))
  Logic Levels:           0  
  Clock Path Skew:        3.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.449    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.341    -0.108 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.424     5.316    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.414    15.798    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.798    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                 10.481    

Slack (MET) :             10.532ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.313ns (5.591%)  route 5.285ns (94.409%))
  Logic Levels:           0  
  Clock Path Skew:        3.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.449    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.313    -0.136 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.285     5.150    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.530    15.682    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.682    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                 10.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.274ns (6.210%)  route 4.139ns (93.790%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.300    -0.830    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.274    -0.556 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.139     3.582    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.274ns (6.186%)  route 4.156ns (93.814%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.274    -0.555 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.156     3.600    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.274ns (6.140%)  route 4.189ns (93.860%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    -0.831    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.274    -0.557 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.189     3.631    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.123    
                         clock uncertainty            0.336     3.459    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.024     3.483    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.164ns (5.586%)  route 2.772ns (94.414%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.643    -0.657    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.493 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.772     2.279    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.314ns (6.953%)  route 4.202ns (93.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.304    -0.826    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.314    -0.512 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.202     3.690    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.401     3.409    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.281     3.128    
                         clock uncertainty            0.336     3.464    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.024     3.488    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.488    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.128ns (4.422%)  route 2.767ns (95.578%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.767     2.239    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     2.028    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.164ns (5.558%)  route 2.787ns (94.442%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.787     2.295    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.141ns (4.768%)  route 2.816ns (95.232%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.816     2.304    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.336     2.064    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.083    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.314ns (6.917%)  route 4.225ns (93.083%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    -0.831    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.314    -0.517 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.225     3.708    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.123    
                         clock uncertainty            0.336     3.459    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.024     3.483    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.141ns (4.761%)  route 2.821ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.821     2.309    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.336     2.064    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.083    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.692ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.021ns (29.715%)  route 2.415ns (70.285%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 12.643 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.405    -0.445    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y142       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.313    -0.132 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.732     0.600    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_1_in
    SLICE_X160Y143       LUT5 (Prop_lut5_I1_O)        0.221     0.821 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.592     1.413    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X163Y143       LUT3 (Prop_lut3_I0_O)        0.242     1.655 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.636     2.291    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X161Y143       LUT4 (Prop_lut4_I3_O)        0.245     2.536 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.455     2.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X160Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.305    12.643    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.356    12.998    
                         clock uncertainty           -0.128    12.870    
    SLICE_X160Y143       FDRE (Setup_fdre_C_D)       -0.187    12.683    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  9.692    

Slack (MET) :             10.068ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.657ns (22.482%)  route 2.265ns (77.518%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 12.637 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.858     2.467    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    12.637    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/C
                         clock pessimism              0.341    12.977    
                         clock uncertainty           -0.128    12.849    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.314    12.535    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 10.068    

Slack (MET) :             10.068ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.657ns (22.482%)  route 2.265ns (77.518%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 12.637 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.858     2.467    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    12.637    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/C
                         clock pessimism              0.341    12.977    
                         clock uncertainty           -0.128    12.849    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.314    12.535    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 10.068    

Slack (MET) :             10.068ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.657ns (22.482%)  route 2.265ns (77.518%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns = ( 12.637 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.858     2.467    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    12.637    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]/C
                         clock pessimism              0.341    12.977    
                         clock uncertainty           -0.128    12.849    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.314    12.535    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 10.068    

Slack (MET) :             10.088ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.455ns (16.468%)  route 2.308ns (83.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 12.634 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.403    -0.446    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.341    -0.105 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.850     0.745    rgb2dvi/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X162Y141       LUT1 (Prop_lut1_I0_O)        0.114     0.859 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.458     2.317    rgb2dvi/U0/DataEncoders[2].DataEncoder/SR[0]
    SLICE_X160Y130       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.296    12.634    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y130       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.356    12.989    
                         clock uncertainty           -0.128    12.861    
    SLICE_X160Y130       FDRE (Setup_fdre_C_R)       -0.456    12.405    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                 10.088    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.128    12.867    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.128    12.867    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.128    12.867    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.659ns (24.320%)  route 2.051ns (75.680%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 12.640 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.086     1.510    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT4 (Prop_lut4_I1_O)        0.099     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.646     2.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    12.640    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y139       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.356    12.995    
                         clock uncertainty           -0.128    12.867    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.457    12.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.165ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.657ns (23.247%)  route 2.169ns (76.753%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 12.638 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 r  reset_reg/Q
                         net (fo=4, routed)           0.319     0.225    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.424 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.088     1.512    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I0_O)        0.097     1.609 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=19, routed)          0.762     2.371    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.300    12.638    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]/C
                         clock pessimism              0.341    12.978    
                         clock uncertainty           -0.128    12.850    
    SLICE_X161Y135       FDSE (Setup_fdse_C_S)       -0.314    12.536    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 10.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.251ns (80.311%)  route 0.062ns (19.689%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X160Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.453    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[5]
    SLICE_X161Y135       LUT1 (Prop_lut1_I0_O)        0.045    -0.408 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.408    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_4_n_0
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.343 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.343    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[5]
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/C
                         clock pessimism              0.255    -0.643    
                         clock uncertainty            0.128    -0.515    
    SLICE_X161Y135       FDSE (Hold_fdse_C_D)         0.105    -0.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.227ns (77.232%)  route 0.067ns (22.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDCE (Prop_fdce_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.463    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X160Y132       LUT3 (Prop_lut3_I1_O)        0.099    -0.364 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.364    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.128    -0.530    
    SLICE_X160Y132       FDPE (Hold_fdpe_C_D)         0.091    -0.439    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.666%)  route 0.141ns (40.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.141    -0.349    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X162Y140       LUT4 (Prop_lut4_I1_O)        0.045    -0.304 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.257    -0.637    
                         clock uncertainty            0.128    -0.509    
    SLICE_X162Y140       FDSE (Hold_fdse_C_D)         0.121    -0.388    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.252ns (72.935%)  route 0.094ns (27.065%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X160Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/Q
                         net (fo=2, routed)           0.094    -0.421    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[6]
    SLICE_X161Y135       LUT1 (Prop_lut1_I0_O)        0.045    -0.376 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.376    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_3_n_0
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.310 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.310    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[6]
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y135       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/C
                         clock pessimism              0.255    -0.643    
                         clock uncertainty            0.128    -0.515    
    SLICE_X161Y135       FDSE (Hold_fdse_C_D)         0.105    -0.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.251ns (72.216%)  route 0.097ns (27.784%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X160Y134       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/Q
                         net (fo=2, routed)           0.097    -0.418    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[1]
    SLICE_X161Y134       LUT1 (Prop_lut1_I0_O)        0.045    -0.373 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.373    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[3]_i_4_n_0
    SLICE_X161Y134       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.308 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.308    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[1]
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X161Y134       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]/C
                         clock pessimism              0.256    -0.643    
                         clock uncertainty            0.128    -0.515    
    SLICE_X161Y134       FDSE (Hold_fdse_C_D)         0.105    -0.410    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.247ns (70.245%)  route 0.105ns (29.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.648    -0.652    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y143       FDRE (Prop_fdre_C_Q)         0.148    -0.504 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.105    -0.399    rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X162Y143       LUT3 (Prop_lut3_I0_O)        0.099    -0.300 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.300    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X162Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.921    -0.893    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y143       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.241    -0.652    
                         clock uncertainty            0.128    -0.524    
    SLICE_X162Y143       FDRE (Hold_fdre_C_D)         0.121    -0.403    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.479%)  route 0.155ns (45.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.516 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/Q
                         net (fo=6, routed)           0.155    -0.360    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg_n_0
    SLICE_X156Y136       LUT5 (Prop_lut5_I4_O)        0.045    -0.315 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_i_1/O
                         net (fo=1, routed)           0.000    -0.315    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_i_1_n_0
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/C
                         clock pessimism              0.257    -0.642    
                         clock uncertainty            0.128    -0.514    
    SLICE_X156Y136       FDRE (Hold_fdre_C_D)         0.091    -0.423    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.530%)  route 0.136ns (39.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.136    -0.354    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X163Y140       LUT5 (Prop_lut5_I1_O)        0.045    -0.309 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.309    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.257    -0.637    
                         clock uncertainty            0.128    -0.509    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.092    -0.417    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.009%)  route 0.139ns (39.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.139    -0.351    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X163Y140       LUT5 (Prop_lut5_I1_O)        0.045    -0.306 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.306    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.257    -0.637    
                         clock uncertainty            0.128    -0.509    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.092    -0.417    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.730%)  route 0.124ns (49.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDCE (Prop_fdce_C_Q)         0.128    -0.530 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.124    -0.405    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.128    -0.530    
    SLICE_X160Y132       FDCE (Hold_fdce_C_D)         0.012    -0.518    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        9.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.454ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 0.313ns (4.719%)  route 6.319ns (95.281%))
  Logic Levels:           0  
  Clock Path Skew:        3.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.319     6.185    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  9.454    

Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 0.313ns (4.790%)  route 6.222ns (95.210%))
  Logic Levels:           0  
  Clock Path Skew:        3.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.222     6.087    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -6.087    
  -------------------------------------------------------------------
                         slack                                  9.552    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 0.313ns (4.912%)  route 6.059ns (95.088%))
  Logic Levels:           0  
  Clock Path Skew:        3.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.059     5.924    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.924    
  -------------------------------------------------------------------
                         slack                                  9.711    

Slack (MET) :             9.809ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.274ns  (logic 0.313ns (4.989%)  route 5.961ns (95.011%))
  Logic Levels:           0  
  Clock Path Skew:        3.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.961     5.826    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.810ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 0.313ns (4.992%)  route 5.957ns (95.008%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.957     5.822    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  9.810    

Slack (MET) :             9.810ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 0.313ns (4.992%)  route 5.957ns (95.008%))
  Logic Levels:           0  
  Clock Path Skew:        3.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.957     5.822    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  9.810    

Slack (MET) :             9.917ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.313ns (5.079%)  route 5.850ns (94.921%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.850     5.715    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  9.917    

Slack (MET) :             10.017ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 0.313ns (5.163%)  route 5.750ns (94.837%))
  Logic Levels:           0  
  Clock Path Skew:        3.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.750     5.615    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 10.017    

Slack (MET) :             10.481ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 0.341ns (5.915%)  route 5.424ns (94.085%))
  Logic Levels:           0  
  Clock Path Skew:        3.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.449    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.341    -0.108 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.424     5.316    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.414    15.798    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.798    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                 10.481    

Slack (MET) :             10.532ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.313ns (5.591%)  route 5.285ns (94.409%))
  Logic Levels:           0  
  Clock Path Skew:        3.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.449    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.313    -0.136 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.285     5.150    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.530    15.682    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.682    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                 10.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.274ns (6.210%)  route 4.139ns (93.790%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.300    -0.830    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.274    -0.556 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.139     3.582    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.274ns (6.186%)  route 4.156ns (93.814%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.274    -0.555 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.156     3.600    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.274ns (6.140%)  route 4.189ns (93.860%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    -0.831    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.274    -0.557 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.189     3.631    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.123    
                         clock uncertainty            0.336     3.459    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.024     3.483    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.164ns (5.586%)  route 2.772ns (94.414%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.643    -0.657    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.493 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.772     2.279    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.314ns (6.953%)  route 4.202ns (93.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.304    -0.826    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.314    -0.512 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.202     3.690    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.401     3.409    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.281     3.128    
                         clock uncertainty            0.336     3.464    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.024     3.488    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.488    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.128ns (4.422%)  route 2.767ns (95.578%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.767     2.239    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     2.028    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.164ns (5.558%)  route 2.787ns (94.442%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.787     2.295    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.141ns (4.768%)  route 2.816ns (95.232%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.816     2.304    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.336     2.064    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.083    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.314ns (6.917%)  route 4.225ns (93.083%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    -0.831    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.314    -0.517 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.225     3.708    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.123    
                         clock uncertainty            0.336     3.459    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.024     3.483    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.141ns (4.761%)  route 2.821ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.821     2.309    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.336     2.064    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.083    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        9.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.454ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 0.313ns (4.719%)  route 6.319ns (95.281%))
  Logic Levels:           0  
  Clock Path Skew:        3.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.319     6.185    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  9.454    

Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 0.313ns (4.790%)  route 6.222ns (95.210%))
  Logic Levels:           0  
  Clock Path Skew:        3.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.222     6.087    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -6.087    
  -------------------------------------------------------------------
                         slack                                  9.552    

Slack (MET) :             9.712ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 0.313ns (4.912%)  route 6.059ns (95.088%))
  Logic Levels:           0  
  Clock Path Skew:        3.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.059     5.924    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.924    
  -------------------------------------------------------------------
                         slack                                  9.712    

Slack (MET) :             9.809ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.274ns  (logic 0.313ns (4.989%)  route 5.961ns (95.011%))
  Logic Levels:           0  
  Clock Path Skew:        3.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.961     5.826    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.810ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 0.313ns (4.992%)  route 5.957ns (95.008%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.957     5.822    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  9.810    

Slack (MET) :             9.810ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 0.313ns (4.992%)  route 5.957ns (95.008%))
  Logic Levels:           0  
  Clock Path Skew:        3.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.957     5.822    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  9.810    

Slack (MET) :             9.917ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.313ns (5.079%)  route 5.850ns (94.921%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.850     5.715    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  9.917    

Slack (MET) :             10.018ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 0.313ns (5.163%)  route 5.750ns (94.837%))
  Logic Levels:           0  
  Clock Path Skew:        3.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.448    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDPE (Prop_fdpe_C_Q)         0.313    -0.135 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.750     5.615    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 10.018    

Slack (MET) :             10.481ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 0.341ns (5.915%)  route 5.424ns (94.085%))
  Logic Levels:           0  
  Clock Path Skew:        3.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.449    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.341    -0.108 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.424     5.316    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.414    15.798    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.798    
                         arrival time                          -5.316    
  -------------------------------------------------------------------
                         slack                                 10.481    

Slack (MET) :             10.532ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.313ns (5.591%)  route 5.285ns (94.409%))
  Logic Levels:           0  
  Clock Path Skew:        3.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.401    -0.449    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.313    -0.136 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.285     5.150    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.530    15.682    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.682    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                 10.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.274ns (6.210%)  route 4.139ns (93.790%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.300    -0.830    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.274    -0.556 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.139     3.582    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.274ns (6.186%)  route 4.156ns (93.814%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.274    -0.555 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.156     3.600    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.274ns (6.140%)  route 4.189ns (93.860%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    -0.831    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.274    -0.557 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.189     3.631    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.123    
                         clock uncertainty            0.336     3.459    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.024     3.483    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.164ns (5.586%)  route 2.772ns (94.414%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.643    -0.657    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.493 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.772     2.279    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.314ns (6.953%)  route 4.202ns (93.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.304    -0.826    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.314    -0.512 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.202     3.690    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.401     3.409    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.281     3.128    
                         clock uncertainty            0.336     3.464    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.024     3.488    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.488    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.128ns (4.422%)  route 2.767ns (95.578%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.767     2.239    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     2.028    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.164ns (5.558%)  route 2.787ns (94.442%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.787     2.295    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.141ns (4.768%)  route 2.816ns (95.232%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.816     2.304    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.336     2.064    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.083    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.314ns (6.917%)  route 4.225ns (93.083%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.299    -0.831    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.314    -0.517 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.225     3.708    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.123    
                         clock uncertainty            0.336     3.459    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.024     3.483    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.141ns (4.761%)  route 2.821ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.821     2.309    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.336     2.064    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.083    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.979ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.128    12.848    
    SLICE_X160Y132       FDCE (Recov_fdce_C_CLR)     -0.411    12.437    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 11.979    

Slack (MET) :             11.979ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.128    12.848    
    SLICE_X160Y132       FDCE (Recov_fdce_C_CLR)     -0.411    12.437    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 11.979    

Slack (MET) :             11.979ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.128    12.848    
    SLICE_X160Y132       FDCE (Recov_fdce_C_CLR)     -0.411    12.437    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 11.979    

Slack (MET) :             12.013ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.128    12.848    
    SLICE_X160Y132       FDPE (Recov_fdpe_C_PRE)     -0.377    12.471    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 12.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.280    -0.621    
    SLICE_X160Y132       FDCE (Remov_fdce_C_CLR)     -0.146    -0.767    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.280    -0.621    
    SLICE_X160Y132       FDCE (Remov_fdce_C_CLR)     -0.146    -0.767    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.280    -0.621    
    SLICE_X160Y132       FDCE (Remov_fdce_C_CLR)     -0.146    -0.767    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.280    -0.621    
    SLICE_X160Y132       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.770    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.979ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.128    12.848    
    SLICE_X160Y132       FDCE (Recov_fdce_C_CLR)     -0.411    12.437    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 11.979    

Slack (MET) :             11.979ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.128    12.848    
    SLICE_X160Y132       FDCE (Recov_fdce_C_CLR)     -0.411    12.437    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 11.979    

Slack (MET) :             11.979ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.128    12.848    
    SLICE_X160Y132       FDCE (Recov_fdce_C_CLR)     -0.411    12.437    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 11.979    

Slack (MET) :             12.013ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.128    12.848    
    SLICE_X160Y132       FDPE (Recov_fdpe_C_PRE)     -0.377    12.471    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 12.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.280    -0.621    
                         clock uncertainty            0.128    -0.493    
    SLICE_X160Y132       FDCE (Remov_fdce_C_CLR)     -0.146    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.280    -0.621    
                         clock uncertainty            0.128    -0.493    
    SLICE_X160Y132       FDCE (Remov_fdce_C_CLR)     -0.146    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.280    -0.621    
                         clock uncertainty            0.128    -0.493    
    SLICE_X160Y132       FDCE (Remov_fdce_C_CLR)     -0.146    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.280    -0.621    
                         clock uncertainty            0.128    -0.493    
    SLICE_X160Y132       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.642    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.487    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.979ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.128    12.848    
    SLICE_X160Y132       FDCE (Recov_fdce_C_CLR)     -0.411    12.437    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 11.979    

Slack (MET) :             11.979ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.128    12.848    
    SLICE_X160Y132       FDCE (Recov_fdce_C_CLR)     -0.411    12.437    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 11.979    

Slack (MET) :             11.979ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.128    12.848    
    SLICE_X160Y132       FDCE (Recov_fdce_C_CLR)     -0.411    12.437    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 11.979    

Slack (MET) :             12.013ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.128    12.848    
    SLICE_X160Y132       FDPE (Recov_fdpe_C_PRE)     -0.377    12.471    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 12.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.280    -0.621    
                         clock uncertainty            0.128    -0.493    
    SLICE_X160Y132       FDCE (Remov_fdce_C_CLR)     -0.146    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.280    -0.621    
                         clock uncertainty            0.128    -0.493    
    SLICE_X160Y132       FDCE (Remov_fdce_C_CLR)     -0.146    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.280    -0.621    
                         clock uncertainty            0.128    -0.493    
    SLICE_X160Y132       FDCE (Remov_fdce_C_CLR)     -0.146    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.280    -0.621    
                         clock uncertainty            0.128    -0.493    
    SLICE_X160Y132       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.642    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.487    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.983ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.125    12.852    
    SLICE_X160Y132       FDCE (Recov_fdce_C_CLR)     -0.411    12.441    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 11.983    

Slack (MET) :             11.983ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.125    12.852    
    SLICE_X160Y132       FDCE (Recov_fdce_C_CLR)     -0.411    12.441    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 11.983    

Slack (MET) :             11.983ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.125    12.852    
    SLICE_X160Y132       FDCE (Recov_fdce_C_CLR)     -0.411    12.441    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 11.983    

Slack (MET) :             12.017ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.313ns (34.324%)  route 0.599ns (65.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 12.636 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.396    -0.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.313    -0.141 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.599     0.458    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    12.636    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.341    12.976    
                         clock uncertainty           -0.125    12.852    
    SLICE_X160Y132       FDPE (Recov_fdpe_C_PRE)     -0.377    12.475    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 12.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.280    -0.621    
    SLICE_X160Y132       FDCE (Remov_fdce_C_CLR)     -0.146    -0.767    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.280    -0.621    
    SLICE_X160Y132       FDCE (Remov_fdce_C_CLR)     -0.146    -0.767    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.280    -0.621    
    SLICE_X160Y132       FDCE (Remov_fdce_C_CLR)     -0.146    -0.767    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.453%)  route 0.375ns (74.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.642    -0.658    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDPE (Prop_fdpe_C_Q)         0.128    -0.530 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.375    -0.155    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X160Y132       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X160Y132       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.280    -0.621    
    SLICE_X160Y132       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.770    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.615    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 0.097ns (2.402%)  route 3.942ns (97.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.600     3.600    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y138       LUT1 (Prop_lut1_I0_O)        0.097     3.697 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.342     4.039    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y138       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    -0.828    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 0.097ns (2.402%)  route 3.942ns (97.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.600     3.600    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y138       LUT1 (Prop_lut1_I0_O)        0.097     3.697 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.342     4.039    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y138       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    -0.828    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.814ns  (logic 0.000ns (0.000%)  route 2.814ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           2.814     2.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    -0.832    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.000ns (0.000%)  route 1.606ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.606     1.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 0.045ns (2.010%)  route 2.194ns (97.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           2.028     2.028    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y138       LUT1 (Prop_lut1_I0_O)        0.045     2.073 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.166     2.239    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y138       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.919    -0.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 0.045ns (2.010%)  route 2.194ns (97.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           2.028     2.028    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y138       LUT1 (Prop_lut1_I0_O)        0.045     2.073 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.166     2.239    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y138       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.919    -0.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.361ns (60.400%)  route 0.237ns (39.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 f  reset_reg/Q
                         net (fo=4, routed)           0.237     0.143    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    -0.832    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.361ns (60.400%)  route 0.237ns (39.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 f  reset_reg/Q
                         net (fo=4, routed)           0.237     0.143    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    -0.832    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.880%)  route 0.122ns (45.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.641    -0.659    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.148    -0.511 f  reset_reg/Q
                         net (fo=4, routed)           0.122    -0.389    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.880%)  route 0.122ns (45.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.641    -0.659    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.148    -0.511 f  reset_reg/Q
                         net (fo=4, routed)           0.122    -0.389    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.361ns (60.400%)  route 0.237ns (39.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 f  reset_reg/Q
                         net (fo=4, routed)           0.237     0.143    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    -0.832    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.361ns (60.400%)  route 0.237ns (39.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 f  reset_reg/Q
                         net (fo=4, routed)           0.237     0.143    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    -0.832    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.880%)  route 0.122ns (45.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.641    -0.659    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.148    -0.511 f  reset_reg/Q
                         net (fo=4, routed)           0.122    -0.389    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.880%)  route 0.122ns (45.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.641    -0.659    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.148    -0.511 f  reset_reg/Q
                         net (fo=4, routed)           0.122    -0.389    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 0.097ns (2.402%)  route 3.942ns (97.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.600     3.600    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y138       LUT1 (Prop_lut1_I0_O)        0.097     3.697 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.342     4.039    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y138       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    -0.828    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 0.097ns (2.402%)  route 3.942ns (97.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.600     3.600    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y138       LUT1 (Prop_lut1_I0_O)        0.097     3.697 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.342     4.039    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y138       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.302    -0.828    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.814ns  (logic 0.000ns (0.000%)  route 2.814ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           2.814     2.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    -0.832    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.000ns (0.000%)  route 1.606ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.606     1.606    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 0.045ns (2.010%)  route 2.194ns (97.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           2.028     2.028    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y138       LUT1 (Prop_lut1_I0_O)        0.045     2.073 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.166     2.239    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y138       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.919    -0.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 0.045ns (2.010%)  route 2.194ns (97.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           2.028     2.028    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y138       LUT1 (Prop_lut1_I0_O)        0.045     2.073 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.166     2.239    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y138       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.919    -0.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y138       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.361ns (60.400%)  route 0.237ns (39.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 f  reset_reg/Q
                         net (fo=4, routed)           0.237     0.143    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    -0.832    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.361ns (60.400%)  route 0.237ns (39.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 f  reset_reg/Q
                         net (fo=4, routed)           0.237     0.143    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    -0.832    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.880%)  route 0.122ns (45.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.641    -0.659    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.148    -0.511 f  reset_reg/Q
                         net (fo=4, routed)           0.122    -0.389    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.880%)  route 0.122ns (45.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.641    -0.659    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.148    -0.511 f  reset_reg/Q
                         net (fo=4, routed)           0.122    -0.389    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.361ns (60.400%)  route 0.237ns (39.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 f  reset_reg/Q
                         net (fo=4, routed)           0.237     0.143    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    -0.832    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.361ns (60.400%)  route 0.237ns (39.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.395    -0.455    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.361    -0.094 f  reset_reg/Q
                         net (fo=4, routed)           0.237     0.143    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.298    -0.832    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.880%)  route 0.122ns (45.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.641    -0.659    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.148    -0.511 f  reset_reg/Q
                         net (fo=4, routed)           0.122    -0.389    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.880%)  route 0.122ns (45.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.641    -0.659    PixelClk
    SLICE_X158Y132       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.148    -0.511 f  reset_reg/Q
                         net (fo=4, routed)           0.122    -0.389    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X159Y133       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.913    -0.901    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X159Y133       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.011ns  (logic 0.000ns (0.000%)  route 0.011ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)    6.734     6.734 f  
    R4                                                0.000     6.734 f  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     8.057 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     9.031    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593     3.439 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     4.809    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     4.885 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648     6.533    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.069     6.602 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.011     6.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.065    -0.524 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.010    -0.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.011ns  (logic 0.000ns (0.000%)  route 0.011ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      6.734     6.734 f  
    R4                                                0.000     6.734 f  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     8.057 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     9.031    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593     3.439 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     4.809    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     4.885 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648     6.533    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.069     6.602 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.011     6.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.065    -0.524 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.010    -0.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.917ns  (logic 1.916ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.799 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.800    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.521     5.321 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.321    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.915ns  (logic 1.914ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.800 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.801    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.519     5.320 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.320    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.916ns  (logic 1.915ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.799 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.800    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_O)     1.520     5.320 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.320    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.914ns  (logic 1.913ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.800 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.801    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_O)     1.518     5.319 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.319    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.904ns  (logic 1.903ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.401     3.409    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.804 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.805    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_OB)    1.508     5.313 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.313    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.903ns  (logic 1.902ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.401     3.409    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.804 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.805    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_O)     1.507     5.312 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.312    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.888ns  (logic 1.887ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.404     3.412    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.807 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.808    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_OB)    1.492     5.300 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.300    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.887ns  (logic 1.886ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.404     3.412    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.807 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.808    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_O)     1.491     5.299 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.299    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.640     1.093    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.270 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.271    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     2.087 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.087    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.640     1.093    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.270 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.271    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     2.088 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.088    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.638     1.091    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.268 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.269    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     2.101 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.101    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.638     1.091    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.268 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.269    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     2.102 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.102    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     2.110 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.110    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     2.111 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.111    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     2.112 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.112    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     2.113 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.113    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.917ns  (logic 1.916ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.799 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.800    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.521     5.321 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.321    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.915ns  (logic 1.914ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.800 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.801    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.519     5.320 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.320    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.916ns  (logic 1.915ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.799 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.800    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_O)     1.520     5.320 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.320    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.914ns  (logic 1.913ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.800 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.801    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_O)     1.518     5.319 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.319    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.904ns  (logic 1.903ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.401     3.409    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.804 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.805    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_OB)    1.508     5.313 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.313    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.903ns  (logic 1.902ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.401     3.409    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.804 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.805    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_O)     1.507     5.312 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.312    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.888ns  (logic 1.887ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.404     3.412    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.807 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.808    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_OB)    1.492     5.300 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.300    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.887ns  (logic 1.886ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.404     3.412    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.807 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.808    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_O)     1.491     5.299 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.299    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.640     1.093    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.270 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.271    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     2.087 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.087    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.640     1.093    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.270 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.271    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     2.088 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.088    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.638     1.091    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.268 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.269    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     2.101 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.101    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.638     1.091    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.268 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.269    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     2.102 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.102    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     2.110 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.110    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     2.111 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.111    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     2.112 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.112    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     2.113 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.113    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 0.076ns (2.691%)  route 2.749ns (97.309%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    R4                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323    21.323 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    22.297    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.593    16.705 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.370    18.075    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076    18.151 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.378    19.529    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.660ns  (logic 0.072ns (2.706%)  route 2.588ns (97.294%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.283    -0.847    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 0.076ns (2.691%)  route 2.749ns (97.309%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    R4                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323    21.323 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    22.297    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.593    16.705 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.370    18.075    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076    18.151 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.378    19.529    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.660ns  (logic 0.072ns (2.706%)  route 2.588ns (97.294%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.283    -0.847    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn
                            (input port)
  Destination:            res_d2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.111ns  (logic 0.914ns (29.375%)  route 2.197ns (70.625%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  cpu_resetn (IN)
                         net (fo=0)                   0.000     0.000    cpu_resetn
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 f  cpu_resetn_IBUF_inst/O
                         net (fo=2, routed)           1.966     2.782    cpu_resetn_IBUF
    SLICE_X161Y132       LUT1 (Prop_lut1_I0_O)        0.097     2.879 r  clk_wiz_i_1/O
                         net (fo=1, routed)           0.232     3.111    clk_wiz_i_1_n_0
    SLICE_X158Y132       SRL16E                                       r  res_d2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.297    -0.833    PixelClk
    SLICE_X158Y132       SRL16E                                       r  res_d2_reg_srl2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn
                            (input port)
  Destination:            res_d2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.171ns (12.976%)  route 1.146ns (87.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  cpu_resetn (IN)
                         net (fo=0)                   0.000     0.000    cpu_resetn
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  cpu_resetn_IBUF_inst/O
                         net (fo=2, routed)           1.034     1.159    cpu_resetn_IBUF
    SLICE_X161Y132       LUT1 (Prop_lut1_I0_O)        0.045     1.204 r  clk_wiz_i_1/O
                         net (fo=1, routed)           0.113     1.317    clk_wiz_i_1_n_0
    SLICE_X158Y132       SRL16E                                       r  res_d2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.912    -0.902    PixelClk
    SLICE_X158Y132       SRL16E                                       r  res_d2_reg_srl2/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn
                            (input port)
  Destination:            res_d2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.111ns  (logic 0.914ns (29.375%)  route 2.197ns (70.625%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  cpu_resetn (IN)
                         net (fo=0)                   0.000     0.000    cpu_resetn
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 f  cpu_resetn_IBUF_inst/O
                         net (fo=2, routed)           1.966     2.782    cpu_resetn_IBUF
    SLICE_X161Y132       LUT1 (Prop_lut1_I0_O)        0.097     2.879 r  clk_wiz_i_1/O
                         net (fo=1, routed)           0.232     3.111    clk_wiz_i_1_n_0
    SLICE_X158Y132       SRL16E                                       r  res_d2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         1.297    -0.833    PixelClk
    SLICE_X158Y132       SRL16E                                       r  res_d2_reg_srl2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn
                            (input port)
  Destination:            res_d2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.171ns (12.976%)  route 1.146ns (87.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  cpu_resetn (IN)
                         net (fo=0)                   0.000     0.000    cpu_resetn
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  cpu_resetn_IBUF_inst/O
                         net (fo=2, routed)           1.034     1.159    cpu_resetn_IBUF
    SLICE_X161Y132       LUT1 (Prop_lut1_I0_O)        0.045     1.204 r  clk_wiz_i_1/O
                         net (fo=1, routed)           0.113     1.317    clk_wiz_i_1_n_0
    SLICE_X158Y132       SRL16E                                       r  res_d2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=192, routed)         0.912    -0.902    PixelClk
    SLICE_X158Y132       SRL16E                                       r  res_d2_reg_srl2/CLK





