/*
 * stm32f407xx.h
 *
 *  Created on: Apr 23, 2025
 *      Author: hugo-juarez
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

// MEMORY ADDRESSES

#define FLASH_BASEADDR				0x08000000UL
#define SRAM1_BASEADDR				0x20000000UL
#define SRAM2_BASEADDR				0x2001C000UL
#define ROM_BASEADDR				0x1FFF0000UL //ROM Base address is the System Memory
#define SRAM						SRAM1_BASEADDR

// PERIPHER ADDRESSES

#define PERIPH_BASEADDR				0X40000000UL
#define APB1_BASEADDR				PERIPH_BASEADDR //APB run in a lower clock speed than AHB
#define APB2_BASEADDR				0X40010000UL
#define AHB1_BASEADDR				0x40015000UL
#define AHB2_BASEADDR				0x50000000UL

// AHB1 ADDRESSES

#define GPIOA_BASEADDR				(AHB1_BASEADDR + 0x0000)
#define GPIOB_BASEADDR				(AHB1_BASEADDR + 0x0400)
#define GPIOC_BASEADDR				(AHB1_BASEADDR + 0x0800)
#define GPIOD_BASEADDR				(AHB1_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR				(AHB1_BASEADDR + 0x1000)
#define GPIOF_BASEADDR				(AHB1_BASEADDR + 0x1400)
#define GPIOG_BASEADDR				(AHB1_BASEADDR + 0x1800)
#define GPIOH_BASEADDR				(AHB1_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR				(AHB1_BASEADDR + 0x2000)
#define GPIOJ_BASEADDR				(AHB1_BASEADDR + 0x2400)
#define GPIOK_BASEADDR				(AHB1_BASEADDR + 0x2800)

// APB1 ADDRESSES

#define I2C1_BASEADDR				(APB1_BASEADDR + 0x5400)
#define I2C2_BASEADDR				(APB1_BASEADDR + 0x5800)
#define I2C3_BASEADDR				(APB1_BASEADDR + 0x5C00)

#define SPI2_BASEADDR				(APB1_BASEADDR + 0x3800)
#define SPI3_BASEADDR				(APB1_BASEADDR + 0x3C00)

#define USART2_BASEADDR				(APB1_BASEADDR + 0x4400)
#define USART3_BASEADDR				(APB1_BASEADDR + 0x4800)
#define UART4_BASEADDR				(APB1_BASEADDR + 0x4C00)
#define UART5_BASEADDR				(APB1_BASEADDR + 0x5000)

// APB2 ADDRESSES

#define EXTI_BASEADDR				(APB2_BASEADDR + 0x3C00)
#define SYSCFG_BASEADDR				(APB2_BASEADDR + 0x3800)
#define SPI1_BASEADDR				(APB2_BASEADDR + 0x3000)

#define USART1_BASEADDR				(APB2_BASEADDR + 0x1000)
#define USART6_BASEADDR				(APB2_BASEADDR + 0x1400)

#endif /* INC_STM32F407XX_H_ */
