Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr 10 09:37:07 2019
| Host         : narayan-Lenovo-B590 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file PmodOLEDCtrl_control_sets_placed.rpt
| Design       : PmodOLEDCtrl
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            5 |
|      5 |            8 |
|      6 |            1 |
|      8 |            5 |
|     10 |            1 |
|     12 |            3 |
|     13 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           17 |
| Yes          | No                    | No                     |              73 |           21 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |              51 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal                |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------+----------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | Init/temp_vdd_i_1_n_0                       |                                              |                1 |              1 |
|  CLK_IBUF_BUFG | Init/temp_vbat_i_1_n_0                      |                                              |                1 |              1 |
|  CLK_IBUF_BUFG | Init/E[0]                                   | RST_IBUF                                     |                2 |              4 |
|  CLK_IBUF_BUFG | Example/temp_page[1]_i_1_n_0                |                                              |                2 |              4 |
|  CLK_IBUF_BUFG | Example/temp_index[3]_i_1_n_0               | Example/temp_char[4]_i_1_n_0                 |                2 |              4 |
|  CLK_IBUF_BUFG | Example/temp_spi_data[5]_i_1_n_0            | Example/temp_spi_data[7]_i_1__0_n_0          |                1 |              4 |
|  CLK_IBUF_BUFG | Example/temp_spi_data[5]_i_1_n_0            |                                              |                2 |              4 |
|  CLK_IBUF_BUFG | Example/g0_b0__2_n_0                        |                                              |                2 |              5 |
|  CLK_IBUF_BUFG | Init/g0_b0__0_n_0                           |                                              |                2 |              5 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/temp_sdo                      | Init/SPI_COMP/shift_counter[3]_i_1__0_n_0    |                2 |              5 |
|  CLK_IBUF_BUFG | Init/DELAY_COMP/E[0]                        | RST_IBUF                                     |                2 |              5 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/E[0]                       |                                              |                2 |              5 |
|  CLK_IBUF_BUFG |                                             | Example/SPI_COMP/counter                     |                1 |              5 |
|  CLK_IBUF_BUFG |                                             | Init/SPI_COMP/counter                        |                1 |              5 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/temp_sdo                   | Example/SPI_COMP/shift_counter[3]_i_1_n_0    |                2 |              5 |
|  CLK_IBUF_BUFG | Example/temp_index[3]_i_1_n_0               |                                              |                3 |              6 |
|  CLK_IBUF_BUFG | Example/narayan_screen[3,1]                 | RST_IBUF                                     |                2 |              8 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/shift_register             |                                              |                1 |              8 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/shift_register_0              |                                              |                1 |              8 |
|  CLK_IBUF_BUFG | Init/g0_b0__1_n_0                           |                                              |                1 |              8 |
|  CLK_IBUF_BUFG | Example/current_screen[3,0][2]_i_1_n_0      |                                              |                1 |              8 |
|  CLK_IBUF_BUFG | Example/g0_b0__3_n_0                        |                                              |                2 |             10 |
|  CLK_IBUF_BUFG | Example/DELAY_COMP/ms_counter[0]_i_2__0_n_0 | Example/DELAY_COMP/ms_counter                |                3 |             12 |
|  CLK_IBUF_BUFG | Init/DELAY_COMP/ms_counter[0]_i_2_n_0       | Init/DELAY_COMP/ms_counter                   |                3 |             12 |
|  CLK_IBUF_BUFG |                                             |                                              |                8 |             12 |
|  CLK_IBUF_BUFG |                                             | RST_IBUF                                     |                5 |             13 |
|  CLK_IBUF_BUFG |                                             | Example/DELAY_COMP/clk_counter[0]_i_1__0_n_0 |                5 |             17 |
|  CLK_IBUF_BUFG |                                             | Init/DELAY_COMP/clk_counter[0]_i_1_n_0       |                5 |             17 |
+----------------+---------------------------------------------+----------------------------------------------+------------------+----------------+


