{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713416897938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713416897942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 13:08:17 2024 " "Processing started: Thu Apr 18 13:08:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713416897942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713416897942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_slave -c fpga_slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_slave -c fpga_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713416897942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713416898442 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1713416898442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/my_train/fpga_slave/rtl/usart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/my_train/fpga_slave/rtl/usart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/usart/uart_tx.v" "" { Text "D:/FPGA/my_train/fpga_slave/rtl/usart/uart_tx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713416906011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713416906011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/my_train/fpga_slave/rtl/usart/uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/my_train/fpga_slave/rtl/usart/uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Found entity 1: uart_test" {  } { { "../rtl/usart/uart_test.v" "" { Text "D:/FPGA/my_train/fpga_slave/rtl/usart/uart_test.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713416906018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713416906018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/my_train/fpga_slave/rtl/usart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/my_train/fpga_slave/rtl/usart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/usart/uart_rx.v" "" { Text "D:/FPGA/my_train/fpga_slave/rtl/usart/uart_rx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713416906024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713416906024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/my_train/fpga_slave/rtl/fpga_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/my_train/fpga_slave/rtl/fpga_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_slave " "Found entity 1: fpga_slave" {  } { { "../rtl/fpga_slave.v" "" { Text "D:/FPGA/my_train/fpga_slave/rtl/fpga_slave.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713416906031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713416906031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/my_train/fpga_slave/sim/tb_dig_volt.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/my_train/fpga_slave/sim/tb_dig_volt.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dig_volt " "Found entity 1: tb_dig_volt" {  } { { "../sim/tb_dig_volt.v" "" { Text "D:/FPGA/my_train/fpga_slave/sim/tb_dig_volt.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713416906037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713416906037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/my_train/fpga_slave/rtl/adc/ad9238.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/my_train/fpga_slave/rtl/adc/ad9238.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9238 " "Found entity 1: ad9238" {  } { { "../rtl/adc/ad9238.v" "" { Text "D:/FPGA/my_train/fpga_slave/rtl/adc/ad9238.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713416906043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713416906043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll_ip/pll.v" "" { Text "D:/FPGA/my_train/fpga_slave/proj/ipcore/pll_ip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713416906050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713416906050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_slave " "Elaborating entity \"fpga_slave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713416906073 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "12 11 0 volt_ch1 fpga_slave.v(139) " "Verilog HDL error at fpga_slave.v(139): index 12 cannot fall outside the declared range \[11:0\] for vector \"volt_ch1\"" {  } { { "../rtl/fpga_slave.v" "" { Text "D:/FPGA/my_train/fpga_slave/rtl/fpga_slave.v" 139 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713416906075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 fpga_slave.v(139) " "Verilog HDL assignment warning at fpga_slave.v(139): truncated value with size 9 to match size of target (8)" {  } { { "../rtl/fpga_slave.v" "" { Text "D:/FPGA/my_train/fpga_slave/rtl/fpga_slave.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713416906075 "|fpga_slave"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_str fpga_slave.v(134) " "Verilog HDL Always Construct warning at fpga_slave.v(134): inferring latch(es) for variable \"tx_str\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/fpga_slave.v" "" { Text "D:/FPGA/my_train/fpga_slave/rtl/fpga_slave.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713416906075 "|fpga_slave"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713416906076 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713416906125 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 18 13:08:26 2024 " "Processing ended: Thu Apr 18 13:08:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713416906125 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713416906125 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713416906125 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713416906125 ""}
