// Seed: 416613783
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_7;
  always @(posedge 1) begin
    id_2 = 'd0 == 1;
    id_1 = 1'b0;
  end
  logic id_8;
  uwire id_9;
  type_15 id_10 (
      .id_0(id_9[1]),
      .id_1(~{id_5[1] | 1, 1} == id_4),
      .id_2(1),
      .id_3(id_2),
      .id_4(id_7),
      .id_5(1'b0),
      .id_6(id_4),
      .id_7(1)
  );
  logic id_11;
  assign id_3 = 1 ? id_6 : id_10;
endmodule
