

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Thu Aug  8 09:27:33 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv2_fp5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  61953|  65825|  61953|  65825|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop  |  61952|  65824|  32 ~ 34 |          -|          -|  1936|    no    |
        | + W_Row_Loop_W_Col_Loop          |     27|     27|         4|          3|          1|     9|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      8|       -|      -|    -|
|Expression       |        -|      -|      40|   1436|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        6|      -|       8|      2|    -|
|Multiplexer      |        -|      -|       -|    224|    -|
|Register         |        -|      -|     275|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      8|     453|   2131|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      3|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U11  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  130|  469|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_4nmb6_U12  |cnn_mac_muladd_4nmb6  | i0 + i1 * i2 |
    |cnn_mac_muladd_4nmb6_U13  |cnn_mac_muladd_4nmb6  | i0 + i1 * i2 |
    |cnn_mul_mul_10s_1pcA_U18  |cnn_mul_mul_10s_1pcA  |    i0 * i1   |
    |cnn_mul_mul_8s_14ncg_U14  |cnn_mul_mul_8s_14ncg  |    i0 * i1   |
    |cnn_mul_mul_8s_14ncg_U16  |cnn_mul_mul_8s_14ncg  |    i0 * i1   |
    |cnn_mul_mul_9s_14ocq_U15  |cnn_mul_mul_9s_14ocq  |    i0 * i1   |
    |cnn_mul_mul_9s_14ocq_U17  |cnn_mul_mul_9s_14ocq  |    i0 * i1   |
    |cnn_mul_mul_9s_14ocq_U19  |cnn_mul_mul_9s_14ocq  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_2_bias_V_U       |conv_2_conv_2_bialbW  |        0|  8|   2|    0|    16|    8|     1|          128|
    |conv_2_weights_V_0_U  |conv_2_conv_2_weifYi  |        1|  0|   0|    0|   144|    8|     1|         1152|
    |conv_2_weights_V_1_U  |conv_2_conv_2_weig8j  |        1|  0|   0|    0|   144|    9|     1|         1296|
    |conv_2_weights_V_2_U  |conv_2_conv_2_weihbi  |        1|  0|   0|    0|   144|    8|     1|         1152|
    |conv_2_weights_V_3_U  |conv_2_conv_2_weiibs  |        1|  0|   0|    0|   144|    9|     1|         1296|
    |conv_2_weights_V_4_U  |conv_2_conv_2_weijbC  |        1|  0|   0|    0|   144|   10|     1|         1440|
    |conv_2_weights_V_5_U  |conv_2_conv_2_weikbM  |        1|  0|   0|    0|   144|    9|     1|         1296|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                      |        6|  8|   2|    0|   880|   61|     7|         7760|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |add_ln1116_1_fu_684_p2   |     +    |      0|   0|   15|           9|           9|
    |add_ln1116_fu_670_p2     |     +    |      0|   0|    8|           5|           5|
    |add_ln1117_1_fu_748_p2   |     +    |      0|   0|   13|          11|           2|
    |add_ln1117_2_fu_758_p2   |     +    |      0|   0|   13|          11|           2|
    |add_ln1117_3_fu_854_p2   |     +    |      0|   0|   13|          11|           3|
    |add_ln1117_4_fu_864_p2   |     +    |      0|   0|   13|          11|           3|
    |add_ln1192_1_fu_838_p2   |     +    |      0|   0|   36|          29|          29|
    |add_ln1192_2_fu_899_p2   |     +    |      0|   0|   36|          29|          29|
    |add_ln1192_3_fu_941_p2   |     +    |      0|   0|   36|          29|          29|
    |add_ln1192_4_fu_987_p2   |     +    |      0|   0|   36|          29|          29|
    |add_ln1192_5_fu_1029_p2  |     +    |      0|   0|   36|          29|          29|
    |add_ln1192_fu_795_p2     |     +    |      0|   0|   36|          29|          29|
    |add_ln11_1_fu_1388_p2    |     +    |      0|   0|   15|           9|           1|
    |add_ln18_1_fu_593_p2     |     +    |      0|   0|   13|           4|           1|
    |add_ln18_fu_653_p2       |     +    |      0|   0|   13|           4|           4|
    |add_ln203_6_fu_576_p2    |     +    |      0|   0|   12|          12|          12|
    |add_ln26_fu_699_p2       |     +    |      0|   0|   13|           4|           4|
    |add_ln899_fu_1190_p2     |     +    |      0|   0|   19|           7|          14|
    |add_ln8_fu_469_p2        |     +    |      0|   0|   13|          11|           1|
    |add_ln908_fu_1240_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_1321_p2     |     +    |      0|   0|    8|          11|          11|
    |c_fu_525_p2              |     +    |      0|   0|   13|           4|           1|
    |f_fu_1383_p2             |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_1116_p2     |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_1280_p2           |     +    |      0|   0|   71|          64|          64|
    |r_fu_475_p2              |     +    |      0|   0|   13|           4|           1|
    |tmp_V_4_fu_1049_p2       |     +    |      0|   0|   19|          14|          14|
    |wc_fu_957_p2             |     +    |      0|   0|   10|           2|           1|
    |wr_fu_599_p2             |     +    |      0|   0|   10|           2|           1|
    |sub_ln1116_fu_643_p2     |     -    |      0|   0|    8|           5|           5|
    |sub_ln1117_fu_726_p2     |     -    |      0|   0|   13|          11|          11|
    |sub_ln894_fu_1106_p2     |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_1142_p2     |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_1255_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_1316_p2     |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_1068_p2         |     -    |      0|   0|   19|           1|          14|
    |a_fu_1170_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln37_fu_519_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_1204_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_1377_p2     |    and   |      0|   0|    2|           1|           1|
    |p_Result_21_fu_1158_p2   |    and   |      0|   0|   14|          14|          14|
    |l_fu_1098_p3             |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_481_p2      |   icmp   |      0|   0|   13|           9|           8|
    |icmp_ln14_fu_513_p2      |   icmp   |      0|   0|   11|           5|           6|
    |icmp_ln18_fu_587_p2      |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln21_fu_605_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln885_fu_1055_p2    |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_1_fu_1164_p2  |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_1132_p2    |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_463_p2       |   icmp   |      0|   0|   13|          11|           8|
    |icmp_ln908_fu_1224_p2    |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_1_fu_1367_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_1361_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_1152_p2    |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_1245_p2    |   lshr   |      0|   0|  101|          32|          32|
    |or_ln1117_fu_737_p2      |    or    |      0|   0|   11|          11|           1|
    |or_ln37_fu_531_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_1210_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_1373_p2      |    or    |      0|   0|    2|           1|           1|
    |m_1_fu_1270_p3           |  select  |      0|   0|   64|           1|          64|
    |select_ln11_fu_1394_p3   |  select  |      0|   0|    9|           1|           1|
    |select_ln18_1_fu_619_p3  |  select  |      0|   0|    2|           1|           2|
    |select_ln18_fu_611_p3    |  select  |      0|   0|    2|           1|           1|
    |select_ln37_1_fu_495_p3  |  select  |      0|   0|    4|           1|           4|
    |select_ln37_2_fu_537_p3  |  select  |      0|   0|    5|           1|           1|
    |select_ln37_3_fu_545_p3  |  select  |      0|   0|    4|           1|           4|
    |select_ln37_fu_487_p3    |  select  |      0|   0|    4|           1|           1|
    |select_ln915_fu_1308_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_5_fu_1073_p3       |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_1264_p2     |    shl   |      0|   0|  182|          64|          64|
    |ap_enable_pp0            |    xor   |      0|   0|    2|           1|           2|
    |xor_ln37_fu_507_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_1184_p2     |    xor   |      0|   0|    2|           1|           2|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40| 1436|         796|         777|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_406_p4  |   9|          2|    4|          8|
    |ap_phi_mux_storemerge_phi_fu_450_p4      |  15|          3|   14|         42|
    |ap_phi_mux_wc_0_phi_fu_440_p4            |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_417_p4            |   9|          2|    2|          4|
    |c_0_reg_380                              |   9|          2|    4|          8|
    |f_0_reg_391                              |   9|          2|    5|         10|
    |indvar_flatten21_reg_346                 |   9|          2|   11|         22|
    |indvar_flatten7_reg_368                  |   9|          2|    9|         18|
    |indvar_flatten_reg_402                   |   9|          2|    4|          8|
    |input_V_address0                         |  21|          4|   10|         40|
    |input_V_address1                         |  21|          4|   10|         40|
    |r_0_reg_357                              |   9|          2|    4|          8|
    |w_sum_1_reg_424                          |   9|          2|   14|         28|
    |wc_0_reg_436                             |   9|          2|    2|          4|
    |wr_0_reg_413                             |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 224|         48|   99|        261|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_1512            |   4|   0|    4|          0|
    |add_ln8_reg_1466               |  11|   0|   11|          0|
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |c_0_reg_380                    |   4|   0|    4|          0|
    |conv_2_weights_V_2_l_reg_1585  |   8|   0|    8|          0|
    |conv_2_weights_V_3_l_reg_1595  |   9|   0|    9|          0|
    |conv_2_weights_V_4_l_reg_1600  |  10|   0|   10|          0|
    |conv_2_weights_V_5_l_reg_1605  |   9|   0|    9|          0|
    |conv_out_V_addr_reg_1503       |  11|   0|   11|          0|
    |f_0_reg_391                    |   5|   0|    5|          0|
    |icmp_ln11_reg_1471             |   1|   0|    1|          0|
    |icmp_ln18_reg_1508             |   1|   0|    1|          0|
    |icmp_ln885_reg_1648            |   1|   0|    1|          0|
    |icmp_ln908_reg_1674            |   1|   0|    1|          0|
    |icmp_ln924_1_reg_1694          |   1|   0|    1|          0|
    |icmp_ln924_reg_1689            |   1|   0|    1|          0|
    |indvar_flatten21_reg_346       |  11|   0|   11|          0|
    |indvar_flatten7_reg_368        |   9|   0|    9|          0|
    |indvar_flatten_reg_402         |   4|   0|    4|          0|
    |or_ln_reg_1669                 |   1|   0|   32|         31|
    |p_Result_24_reg_1652           |   1|   0|    1|          0|
    |r_0_reg_357                    |   4|   0|    4|          0|
    |select_ln18_1_reg_1522         |   2|   0|    2|          0|
    |select_ln18_reg_1517           |   2|   0|    2|          0|
    |select_ln37_1_reg_1476         |   4|   0|    4|          0|
    |select_ln37_2_reg_1482         |   5|   0|    5|          0|
    |select_ln37_3_reg_1487         |   4|   0|    4|          0|
    |sub_ln1117_reg_1557            |  10|   0|   11|          1|
    |sub_ln894_reg_1663             |  32|   0|   32|          0|
    |tmp_6_reg_1590                 |  14|   0|   14|          0|
    |tmp_8_reg_1620                 |  14|   0|   14|          0|
    |tmp_V_4_reg_1640               |  14|   0|   14|          0|
    |tmp_V_5_reg_1657               |  14|   0|   14|          0|
    |trunc_ln893_reg_1679           |  11|   0|   11|          0|
    |w_sum_1_reg_424                |  14|   0|   14|          0|
    |wc_0_reg_436                   |   2|   0|    2|          0|
    |wc_reg_1625                    |   2|   0|    2|          0|
    |wr_0_reg_413                   |   2|   0|    2|          0|
    |zext_ln203_10_reg_1498         |   5|   0|    9|          4|
    |zext_ln26_reg_1493             |   5|   0|   64|         59|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 275|   0|  370|         95|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_2    | return value |
|input_V_address0     | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0           |  in |   14|  ap_memory |    input_V   |     array    |
|input_V_address1     | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce1          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q1           |  in |   14|  ap_memory |    input_V   |     array    |
|conv_out_V_address0  | out |   11|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_ce0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_we0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_d0        | out |   14|  ap_memory |  conv_out_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

