
#define FE2_FE_TX_DCOI_CTRL_REG (REG_FE2_BASE + 0x0000)
#define FE2_TX_DCOI_CTRL 0xFFFFFFFF
#define FE2_TX_DCOI_CTRL_S 0

#define FE2_FE_TX_DCOQ_CTRL_REG (REG_FE2_BASE + 0x0004)
#define FE2_TX_DCOQ_CTRL 0xFFFFFFFF
#define FE2_TX_DCOQ_CTRL_S 0

#define FE2_NOUSE_1_REG (REG_FE2_BASE + 0x0008)
#define FE2_NOUSE_1 0xFFFFFFFF
#define FE2_NOUSE_1_S 0

#define FE2_FE_AGCMEM_CTRL1_REG (REG_FE2_BASE + 0x0034)
#define FE2_APB2I2C_EN (BIT(20))
#define FE2_APB2I2C_EN_S 20
#define FE2_TX_GAIN_UPD_EN (BIT(19))
#define FE2_TX_GAIN_UPD_EN_S 19
#define FE2_TX_GAIN_UPD (BIT(18))
#define FE2_TX_GAIN_UPD_S 18
#define FE2_PBUS_MEM_WE (BIT(17))
#define FE2_PBUS_MEM_WE_S 17
#define FE2_AGCMEM_WE (BIT(16))
#define FE2_AGCMEM_WE_S 16
#define FE2_AGCMEM_WADDR 0x000000FF
#define FE2_AGCMEM_WADDR_S 8
#define FE2_AGCMEM_WBE 0x000000FF
#define FE2_AGCMEM_WBE_S 0

#define FE2_FE_AGCMEM_CTRL2_REG (REG_FE2_BASE + 0x0038)
#define FE2_AGCMEM_WDATA 0xFFFFFFFF
#define FE2_AGCMEM_WDATA_S 0

#define FE2_FE_TX_GAIN_MAP_0_REG (REG_FE2_BASE + 0x003c)
#define FE2_TX_GAIN_MAP_0 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_0_S 0

#define FE2_FE_TX_GAIN_MAP_1_REG (REG_FE2_BASE + 0x0040)
#define FE2_TX_GAIN_MAP_1 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_1_S 0

#define FE2_FE_TX_GAIN_MAP_2_REG (REG_FE2_BASE + 0x0044)
#define FE2_TX_GAIN_MAP_2 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_2_S 0

#define FE2_FE_TX_GAIN_MAP_3_REG (REG_FE2_BASE + 0x0048)
#define FE2_TX_GAIN_MAP_3 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_3_S 0

#define FE2_FE_TX_GAIN_MAP_4_REG (REG_FE2_BASE + 0x004c)
#define FE2_TX_GAIN_MAP_4 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_4_S 0

#define FE2_FE_TX_GAIN_MAP_5_REG (REG_FE2_BASE + 0x0050)
#define FE2_TX_GAIN_MAP_5 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_5_S 0

#define FE2_FE_TX_GAIN_MAP_6_REG (REG_FE2_BASE + 0x0054)
#define FE2_TX_GAIN_MAP_6 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_6_S 0

#define FE2_FE_TX_GAIN_MAP_7_REG (REG_FE2_BASE + 0x0058)
#define FE2_TX_GAIN_MAP_7 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_7_S 0

#define FE2_FE_TX_GAIN_MAP_8_REG (REG_FE2_BASE + 0x005c)
#define FE2_TX_GAIN_MAP_8 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_8_S 0

#define FE2_FE_TX_GAIN_MAP_9_REG (REG_FE2_BASE + 0x0060)
#define FE2_TX_GAIN_MAP_9 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_9_S 0

#define FE2_FE_TX_GAIN_MAP_10_REG (REG_FE2_BASE + 0x0064)
#define FE2_TX_GAIN_MAP_10 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_10_S 0

#define FE2_FE_TX_GAIN_MAP_11_REG (REG_FE2_BASE + 0x0068)
#define FE2_TX_GAIN_MAP_11 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_11_S 0

#define FE2_FE_TX_GAIN_MAP_12_REG (REG_FE2_BASE + 0x006c)
#define FE2_TX_GAIN_MAP_12 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_12_S 0

#define FE2_FE_TX_GAIN_MAP_13_REG (REG_FE2_BASE + 0x0070)
#define FE2_TX_GAIN_MAP_13 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_13_S 0

#define FE2_FE_TX_GAIN_MAP_14_REG (REG_FE2_BASE + 0x0074)
#define FE2_TX_GAIN_MAP_14 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_14_S 0

#define FE2_FE_TX_GAIN_MAP_15_REG (REG_FE2_BASE + 0x0078)
#define FE2_TX_GAIN_MAP_15 0xFFFFFFFF
#define FE2_TX_GAIN_MAP_15_S 0

#define FE2_DC0_CALI_CTRL_0_REG (REG_FE2_BASE + 0x007c)
#define FE2_DCO_CALI_DONE (BIT(31))
#define FE2_DCO_CALI_DONE_S 31
#define FE2_DCO_CALI_CTRL_0 0x7FFFFFFF
#define FE2_DCO_CALI_CTRL_0_S 0

#define FE2_DC0_CALI_CTRL_1_REG (REG_FE2_BASE + 0x0080)
#define FE2_DCO_ITERRATION_TIME 0x000003FF
#define FE2_DCO_ITERRATION_TIME_S 22
#define FE2_DCO_CALI_SUCCESS 0x00000003
#define FE2_DCO_CALI_SUCCESS_S 20
#define FE2_DCO_CALI_CTRL_1 0x000FFFFF
#define FE2_DCO_CALI_CTRL_1_S 0

#define FE2_DC0_CALI_CTRL_2_REG (REG_FE2_BASE + 0x0084)
#define FE2_DCO_CALI_CTRL_2 0xFFFFFFFF
#define FE2_DCO_CALI_CTRL_2_S 0

#define FE2_DC0_CALI_COARSE_RESULT_REG (REG_FE2_BASE + 0x0088)
#define FE2_DCO_COARSE_RESULT 0xFFFFFFFF
#define FE2_DCO_COARSE_RESULT_S 0

#define FE2_DC0_CALI_FINE_RESULT_REG (REG_FE2_BASE + 0x008c)
#define FE2_DCO_FINE_RESULT 0xFFFFFFFF
#define FE2_DCO_FINE_RESULT_S 0

#define FE2_DC_I_REMAIN_REG (REG_FE2_BASE + 0x0090)
#define FE2_DC_I_REMAIN 0xFFFFFFFF
#define FE2_DC_I_REMAIN_S 0

#define FE2_DC_Q_REMAIN_REG (REG_FE2_BASE + 0x0094)
#define FE2_DC_Q_REMAIN 0xFFFFFFFF
#define FE2_DC_Q_REMAIN_S 0

#define FE2_FE_TEST_CTRL0_REG (REG_FE2_BASE + 0x0098)
#define FE2_TX_CLK_FORCE_EN (BIT(5))
#define FE2_TX_CLK_FORCE_EN_S 5
#define FE2_RX_CLK_FORCE_EN (BIT(4))
#define FE2_RX_CLK_FORCE_EN_S 4
#define FE2_FORCE_FE_CAL_CLK (BIT(3))
#define FE2_FORCE_FE_CAL_CLK_S 3
#define FE2_FORCE_FE_TX_CLK (BIT(2))
#define FE2_FORCE_FE_TX_CLK_S 2
#define FE2_FORCE_FE_RX_CLK (BIT(1))
#define FE2_FORCE_FE_RX_CLK_S 1
#define FE2_ADC_ANA_OE (BIT(0))
#define FE2_ADC_ANA_OE_S 0

#define FE2_TX_DCO_CALI_CTRL_REG (REG_FE2_BASE + 0x009c)
#define FE2_TX_DCO_CALI_DONE (BIT(31))
#define FE2_TX_DCO_CALI_DONE_S 31
#define FE2_TX_DCO_CALI_SUCCESS 0x00000003
#define FE2_TX_DCO_CALI_SUCCESS_S 29
#define FE2_TX_DCO_CALI_CTRL 0x1FFFFFFF
#define FE2_TX_DCO_CALI_CTRL_S 0

#define FE2_TX_DCO_CALI_RESULT_I_REG (REG_FE2_BASE + 0x00a0)
#define FE2_TX_DCO_CALI_TIME_COARSE 0x0000001F
#define FE2_TX_DCO_CALI_TIME_COARSE_S 27
#define FE2_TX_DCO_CALI_TIME_FINE 0x0000001F
#define FE2_TX_DCO_CALI_TIME_FINE_S 22
#define FE2_TX_DCO_CALI_RESULT_I 0x003FFFFF
#define FE2_TX_DCO_CALI_RESULT_I_S 0

#define FE2_TX_DCO_CALI_RESULT_Q_REG (REG_FE2_BASE + 0x00a4)
#define FE2_TX_DCO_CALI_RESULT_Q 0xFFFFFFFF
#define FE2_TX_DCO_CALI_RESULT_Q_S 0

#define FE2_FE_TX_TEST_CTRL4_REG (REG_FE2_BASE + 0x00a8)
#define FE2_TX_TEST_CTRL4 0xFFFFFFFF
#define FE2_TX_TEST_CTRL4_S 0

#define FE2_FE_IQ_EST_SNR_REG (REG_FE2_BASE + 0x00ac)
#define FE2_FE_IQ_EST_SNR 0xFFFFFFFF
#define FE2_FE_IQ_EST_SNR_S 0

#define FE2_FE_TEST_TRI_CTRL_REG (REG_FE2_BASE + 0x00b0)
#define FE2_SW_TRI_EN (BIT(26))
#define FE2_SW_TRI_EN_S 26
#define FE2_TRI_MAX_ABS 0x000003FF
#define FE2_TRI_MAX_ABS_S 16
#define FE2_TRI_CLK_DIV 0x0000000F
#define FE2_TRI_CLK_DIV_S 12
#define FE2_SW_TRI_STEP 0x00000FFF
#define FE2_SW_TRI_STEP_S 0

#define FE2_DPD_COMP_DATA_REG (REG_FE2_BASE + 0x00c0)
#define FE2_DPD_COMP_RD 0x000007FF
#define FE2_DPD_COMP_RD_S 0

#define FE2_FREQ_CTRL1_REG (REG_FE2_BASE + 0x00c4)
#define FE2_FREQ_RF_A 0x000FFFFF
#define FE2_FREQ_RF_A_S 0

#define FE2_FREQ_CTRL2_REG (REG_FE2_BASE + 0x00c8)
#define FE2_FREQ_DIG_B 0x000FFFFF
#define FE2_FREQ_DIG_B_S 0

#define FE2_TX_MASK_CTRL_REG (REG_FE2_BASE + 0x00cc)
#define FE2_ANALOG_TXTONE_EN (BIT(23))
#define FE2_ANALOG_TXTONE_EN_S 23
#define FE2_DPD_BYPASS (BIT(22))
#define FE2_DPD_BYPASS_S 22
#define FE2_TX_Q_MASK 0x000003FF
#define FE2_TX_Q_MASK_S 10
#define FE2_TX_I_MASK 0x000003FF
#define FE2_TX_I_MASK_S 0

#define FE2_TX_DC_CTRL_REG (REG_FE2_BASE + 0x00d0)
#define FE2_TX_FILT_GAIN (BIT(31))
#define FE2_TX_FILT_GAIN_S 31
#define FE2_TX_INTERP_BYPASS (BIT(30))
#define FE2_TX_INTERP_BYPASS_S 30
#define FE2_ADC_DUMP_SEL (BIT(29))
#define FE2_ADC_DUMP_SEL_S 29
#define FE2_LOOP_BACK_EN (BIT(28))
#define FE2_LOOP_BACK_EN_S 28
#define FE2_TX_LOCAL_EDGE (BIT(27))
#define FE2_TX_LOCAL_EDGE_S 27
#define FE2_RX_LOCAL_EDGE (BIT(26))
#define FE2_RX_LOCAL_EDGE_S 26
#define FE2_RX_PHASE_DET_EN (BIT(25))
#define FE2_RX_PHASE_DET_EN_S 25
#define FE2_RX_SYNC_SEL (BIT(24))
#define FE2_RX_SYNC_SEL_S 24
#define FE2_RX_SYNC_WAY2_INV (BIT(23))
#define FE2_RX_SYNC_WAY2_INV_S 23
#define FE2_TX_HT2040_TEST (BIT(22))
#define FE2_TX_HT2040_TEST_S 22
#define FE2_TX_40TO80_EN (BIT(21))
#define FE2_TX_40TO80_EN_S 21
#define FE2_ADC_QUICK_OE (BIT(20))
#define FE2_ADC_QUICK_OE_S 20
#define FE2_TX_Q_DC 0x000003FF
#define FE2_TX_Q_DC_S 10
#define FE2_TX_I_DC 0x000003FF
#define FE2_TX_I_DC_S 0

#define FE2_RX_MASK_CTRL_REG (REG_FE2_BASE + 0x00d4)
#define FE2_RX_PHASE_DET_DELAY 0x000000FF
#define FE2_RX_PHASE_DET_DELAY_S 24
#define FE2_TX_PHASE_DET_DELAY 0x0000003F
#define FE2_TX_PHASE_DET_DELAY_S 18
#define FE2_RX_Q_MASK 0x000001FF
#define FE2_RX_Q_MASK_S 9
#define FE2_RX_I_MASK 0x000001FF
#define FE2_RX_I_MASK_S 0

#define FE2_RX_DC_CTRL_REG (REG_FE2_BASE + 0x00d8)
#define FE2_RX_MOST_BIT_INV (BIT(31))
#define FE2_RX_MOST_BIT_INV_S 31
#define FE2_RX_IQ_SWAP_EN (BIT(30))
#define FE2_RX_IQ_SWAP_EN_S 30
#define FE2_RX_Q_INV_EN (BIT(29))
#define FE2_RX_Q_INV_EN_S 29
#define FE2_RX_I_INV_EN (BIT(28))
#define FE2_RX_I_INV_EN_S 28
#define FE2_RX_EDGE_SEL (BIT(27))
#define FE2_RX_EDGE_SEL_S 27
#define FE2_TX_MOST_BIT_INV (BIT(26))
#define FE2_TX_MOST_BIT_INV_S 26
#define FE2_TX_IQ_SWAP_EN (BIT(25))
#define FE2_TX_IQ_SWAP_EN_S 25
#define FE2_TX_Q_INV_EN (BIT(24))
#define FE2_TX_Q_INV_EN_S 24
#define FE2_TX_I_INV_EN (BIT(23))
#define FE2_TX_I_INV_EN_S 23
#define FE2_TX_EDGE_SEL (BIT(22))
#define FE2_TX_EDGE_SEL_S 22
#define FE2_RX_Q_DC 0x000007FF
#define FE2_RX_Q_DC_S 11
#define FE2_RX_I_DC 0x000007FF
#define FE2_RX_I_DC_S 0

#define FE2_IQ_MIS_CTRL_REG (REG_FE2_BASE + 0x00dc)
#define FE2_CLK_1_RX_SYNC_SEL (BIT(31))
#define FE2_CLK_1_RX_SYNC_SEL_S 31
#define FE2_CLK_2_RX_SYNC_SEL (BIT(30))
#define FE2_CLK_2_RX_SYNC_SEL_S 30
#define FE2_RX_IQAM_X2 (BIT(29))
#define FE2_RX_IQAM_X2_S 29
#define FE2_RX_IQ_COFF_SEL (BIT(28))
#define FE2_RX_IQ_COFF_SEL_S 28
#define FE2_RX_IQCORR_ENABLE (BIT(27))
#define FE2_RX_IQCORR_ENABLE_S 27
#define FE2_RX_Q_I_COFF 0x0000003F
#define FE2_RX_Q_I_COFF_S 21
#define FE2_RX_Q_Q_COFF 0x0000001F
#define FE2_RX_Q_Q_COFF_S 16
#define FE2_TX_IQAM_X2 (BIT(13))
#define FE2_TX_IQAM_X2_S 13
#define FE2_TX_IQ_COFF_SEL (BIT(12))
#define FE2_TX_IQ_COFF_SEL_S 12
#define FE2_TX_IQCORR_ENABLE (BIT(11))
#define FE2_TX_IQCORR_ENABLE_S 11
#define FE2_TX_Q_I_COFF 0x0000003F
#define FE2_TX_Q_I_COFF_S 5
#define FE2_TX_Q_Q_COFF 0x0000001F
#define FE2_TX_Q_Q_COFF_S 0

#define FE2_ADC_CAL_I_REG (REG_FE2_BASE + 0x00e0)
#define FE2_ADC_CAL3_I 0x000000FF
#define FE2_ADC_CAL3_I_S 24
#define FE2_ADC_CAL2_I 0x000000FF
#define FE2_ADC_CAL2_I_S 16
#define FE2_ADC_CAL1_I 0x000000FF
#define FE2_ADC_CAL1_I_S 8
#define FE2_ADC_CAL0_I 0x000000FF
#define FE2_ADC_CAL0_I_S 0

#define FE2_ADC_CAL_Q_REG (REG_FE2_BASE + 0x00e4)
#define FE2_ADC_CAL3_Q 0x000000FF
#define FE2_ADC_CAL3_Q_S 24
#define FE2_ADC_CAL2_Q 0x000000FF
#define FE2_ADC_CAL2_Q_S 16
#define FE2_ADC_CAL1_Q 0x000000FF
#define FE2_ADC_CAL1_Q_S 8
#define FE2_ADC_CAL0_Q 0x000000FF
#define FE2_ADC_CAL0_Q_S 0

#define FE2_SCALE_CTRL_REG (REG_FE2_BASE + 0x00e8)
#define FE2_CAL_SEL3_Q (BIT(31))
#define FE2_CAL_SEL3_Q_S 31
#define FE2_CAL_SEL2_Q (BIT(30))
#define FE2_CAL_SEL2_Q_S 30
#define FE2_CAL_SEL1_Q (BIT(29))
#define FE2_CAL_SEL1_Q_S 29
#define FE2_CAL_SEL0_Q (BIT(28))
#define FE2_CAL_SEL0_Q_S 28
#define FE2_CAL_SEL3_I (BIT(27))
#define FE2_CAL_SEL3_I_S 27
#define FE2_CAL_SEL2_I (BIT(26))
#define FE2_CAL_SEL2_I_S 26
#define FE2_CAL_SEL1_I (BIT(25))
#define FE2_CAL_SEL1_I_S 25
#define FE2_CAL_SEL0_I (BIT(24))
#define FE2_CAL_SEL0_I_S 24
#define FE2_RX_SCALE 0x000000FF
#define FE2_RX_SCALE_S 16
#define FE2_TX_SCALE 0x000000FF
#define FE2_TX_SCALE_S 8
#define FE2_DPD_SCALE 0x000000FF
#define FE2_DPD_SCALE_S 0

#define FE2_TX_TONE_CTRL_REG (REG_FE2_BASE + 0x00ec)
#define FE2_WAIT_DAC_MODE (BIT(31))
#define FE2_WAIT_DAC_MODE_S 31
#define FE2_TX_SYNC_SEL (BIT(30))
#define FE2_TX_SYNC_SEL_S 30
#define FE2_RX_PHASE_DET_CONT_EN (BIT(29))
#define FE2_RX_PHASE_DET_CONT_EN_S 29
#define FE2_ADC_160M_DSP (BIT(28))
#define FE2_ADC_160M_DSP_S 28
#define FE2_DAC_320M_ENABLE (BIT(27))
#define FE2_DAC_320M_ENABLE_S 27
#define FE2_RST_RX_N (BIT(26))
#define FE2_RST_RX_N_S 26
#define FE2_RST_TX_N (BIT(25))
#define FE2_RST_TX_N_S 25
#define FE2_RST_PLL_N (BIT(24))
#define FE2_RST_PLL_N_S 24
#define FE2_TX_TONE_START (BIT(23))
#define FE2_TX_TONE_START_S 23
#define FE2_CW_GEN_SEL (BIT(22))
#define FE2_CW_GEN_SEL_S 22
#define FE2_INF_TONE_SEL 0x00000003
#define FE2_INF_TONE_SEL_S 20
#define FE2_INF_PHASE_CFG 0x00000007
#define FE2_INF_PHASE_CFG_S 17
#define FE2_INF_DIS_PHASE (BIT(16))
#define FE2_INF_DIS_PHASE_S 16
#define FE2_INF_INV 0x0000000F
#define FE2_INF_INV_S 12
#define FE2_INF_FSTEP 0x00000FFF
#define FE2_INF_FSTEP_S 0

#define FE2_TX_INTERP_CTRL_REG (REG_FE2_BASE + 0x00f0)
#define FE2_TX_INF_FORCE_PU (BIT(10))
#define FE2_TX_INF_FORCE_PU_S 10
#define FE2_TX_INF_FORCE_PD (BIT(9))
#define FE2_TX_INF_FORCE_PD_S 9
#define FE2_TX_INTERP_DELAY 0x000001FF
#define FE2_TX_INTERP_DELAY_S 0

#define FE2_FE_RX_SCALE_REG (REG_FE2_BASE + 0x00f4)
#define FE2_FE_RX_IN_160M (BIT(10))
#define FE2_FE_RX_IN_160M_S 10
#define FE2_FE_RX_IN_80M (BIT(9))
#define FE2_FE_RX_IN_80M_S 9
#define FE2_FE_RX_SCALE_EN (BIT(8))
#define FE2_FE_RX_SCALE_EN_S 8
#define FE2_FE_RX_SCALE_DB 0x000000FF
#define FE2_FE_RX_SCALE_DB_S 0

#define FE2_NOUSE_REG (REG_FE2_BASE + 0x00f8)
#define FE2_NOUSE 0xFFFFFFFF
#define FE2_NOUSE_S 0

#define FE2_DPD_CFG1_REG (REG_FE2_BASE + 0x0100)
#define FE2_DPD_COMP_SEL (BIT(30))
#define FE2_DPD_COMP_SEL_S 30
#define FE2_DPD_GAIN_SAT 0x000003FF
#define FE2_DPD_GAIN_SAT_S 20
#define FE2_DPD_INTERP_SHIFT 0x0000000F
#define FE2_DPD_INTERP_SHIFT_S 16
#define FE2_DPD_INTERP_MULT 0x000000FF
#define FE2_DPD_INTERP_MULT_S 8
#define FE2_DPD_INDEX1 0x000000FF
#define FE2_DPD_INDEX1_S 0

#define FE2_ANT_CTRL0_REG (REG_FE2_BASE + 0x0104)
#define FE2_ANT_CFG3 0x000000FF
#define FE2_ANT_CFG3_S 24
#define FE2_ANT_CFG2 0x000000FF
#define FE2_ANT_CFG2_S 16
#define FE2_ANT_CFG1 0x000000FF
#define FE2_ANT_CFG1_S 8
#define FE2_ANT_CFG0 0x000000FF
#define FE2_ANT_CFG0_S 0

#define FE2_ANT_CTRL1_REG (REG_FE2_BASE + 0x0108)
#define FE2_ANT_CFG7 0x000000FF
#define FE2_ANT_CFG7_S 24
#define FE2_ANT_CFG6 0x000000FF
#define FE2_ANT_CFG6_S 16
#define FE2_ANT_CFG5 0x000000FF
#define FE2_ANT_CFG5_S 8
#define FE2_ANT_CFG4 0x000000FF
#define FE2_ANT_CFG4_S 0

#define FE2_ANT_CTRL2_REG (REG_FE2_BASE + 0x010c)
#define FE2_ANT_CFG11 0x000000FF
#define FE2_ANT_CFG11_S 24
#define FE2_ANT_CFG10 0x000000FF
#define FE2_ANT_CFG10_S 16
#define FE2_ANT_CFG9 0x000000FF
#define FE2_ANT_CFG9_S 8
#define FE2_ANT_CFG8 0x000000FF
#define FE2_ANT_CFG8_S 0

#define FE2_ANT_CTRL3_REG (REG_FE2_BASE + 0x0110)
#define FE2_ANT_CFG_FORCE_EN (BIT(16))
#define FE2_ANT_CFG_FORCE_EN_S 16
#define FE2_ANT_CFG_FORCE 0x000000FF
#define FE2_ANT_CFG_FORCE_S 8
#define FE2_ANT_CFG12 0x000000FF
#define FE2_ANT_CFG12_S 0

#define FE2_FE_RX_SYN3_REG (REG_FE2_BASE + 0x0114)
#define FE2_RXA_SEL 0x00000003
#define FE2_RXA_SEL_S 30
#define FE2_RXA_DET_SUC (BIT(29))
#define FE2_RXA_DET_SUC_S 29
#define FE2_RXA_DET_DONE (BIT(28))
#define FE2_RXA_DET_DONE_S 28
#define FE2_ADC_SMP_PHA_I_SW 0x000001FF
#define FE2_ADC_SMP_PHA_I_SW_S 19
#define FE2_ADC_SMP_PHA_Q_SW 0x000001FF
#define FE2_ADC_SMP_PHA_Q_SW_S 10
#define FE2_ADC_TRIQ_EN_INV (BIT(9))
#define FE2_ADC_TRIQ_EN_INV_S 9
#define FE2_RXA_SEL_F_EN (BIT(8))
#define FE2_RXA_SEL_F_EN_S 8
#define FE2_RXA_SEL_F 0x00000003
#define FE2_RXA_SEL_F_S 6
#define FE2_RXA_3SEL1_REF (BIT(5))
#define FE2_RXA_3SEL1_REF_S 5
#define FE2_RXA_TRIQ (BIT(4))
#define FE2_RXA_TRIQ_S 4
#define FE2_RXA_DET_IQ_INV (BIT(3))
#define FE2_RXA_DET_IQ_INV_S 3
#define FE2_RXA_480M_EN (BIT(2))
#define FE2_RXA_480M_EN_S 2
#define FE2_RXA_DET_CONT_EN (BIT(1))
#define FE2_RXA_DET_CONT_EN_S 1
#define FE2_RXA_DET_EN (BIT(0))
#define FE2_RXA_DET_EN_S 0

#define FE2_FE_RX_SYN3_2_REG (REG_FE2_BASE + 0x0118)
#define FE2_R_480DET_CNT_MAX 0x0000000F
#define FE2_R_480DET_CNT_MAX_S 16
#define FE2_R_320DET_CNT_MAX 0x0000000F
#define FE2_R_320DET_CNT_MAX_S 12
#define FE2_RX_SYNC_DBG_CLR (BIT(10))
#define FE2_RX_SYNC_DBG_CLR_S 10
#define FE2_RX_480DET_ADC80 (BIT(9))
#define FE2_RX_480DET_ADC80_S 9
#define FE2_RXA_CNT_INIT 0x000001FF
#define FE2_RXA_CNT_INIT_S 0

#define FE2_NOUSE_2_REG (REG_FE2_BASE + 0x01fc)
#define FE2_CLK_EN (BIT(28))
#define FE2_CLK_EN_S 28
#define FE2_DATE 0x0FFFFFFF
#define FE2_DATE_S 0
#define FE2_DATE_VERSION 0x1809171
