
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/perlbench_135B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2501133 heartbeat IPC: 3.99819 cumulative IPC: 3.99819 (Simulation time: 0 hr 0 min 28 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2501134 (Simulation time: 0 hr 0 min 28 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 16327886 heartbeat IPC: 0.723236 cumulative IPC: 0.723236 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 29125996 heartbeat IPC: 0.781365 cumulative IPC: 0.751178 (Simulation time: 0 hr 1 min 55 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 40567942 heartbeat IPC: 0.873977 cumulative IPC: 0.788088 (Simulation time: 0 hr 2 min 35 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 53169635 heartbeat IPC: 0.793544 cumulative IPC: 0.789445 (Simulation time: 0 hr 3 min 17 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 64763788 heartbeat IPC: 0.862504 cumulative IPC: 0.80305 (Simulation time: 0 hr 3 min 55 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 77775782 heartbeat IPC: 0.768522 cumulative IPC: 0.797081 (Simulation time: 0 hr 4 min 38 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 88766002 heartbeat IPC: 0.9099 cumulative IPC: 0.811454 (Simulation time: 0 hr 5 min 14 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 99650922 heartbeat IPC: 0.918703 cumulative IPC: 0.823471 (Simulation time: 0 hr 5 min 51 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 113144701 heartbeat IPC: 0.741082 cumulative IPC: 0.813423 (Simulation time: 0 hr 6 min 31 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 126442678 heartbeat IPC: 0.751994 cumulative IPC: 0.806832 (Simulation time: 0 hr 7 min 11 sec) 
Finished CPU 0 instructions: 100000000 cycles: 123941546 cumulative IPC: 0.806832 (Simulation time: 0 hr 7 min 11 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.806832 instructions: 100000000 cycles: 123941546
cpu0_DTLB TOTAL     ACCESS:   24834021  HIT:   24177278  MISS:     656743
cpu0_DTLB LOAD      ACCESS:   16163385  HIT:   15591940  MISS:     571445
cpu0_DTLB RFO       ACCESS:    8670636  HIT:    8585338  MISS:      85298
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.31027 cycles
cpu0_ITLB TOTAL     ACCESS:    8520339  HIT:    8442175  MISS:      78164
cpu0_ITLB LOAD      ACCESS:    8520339  HIT:    8442175  MISS:      78164
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.11857 cycles
cpu0_L1I TOTAL     ACCESS:    9977117  HIT:    9296805  MISS:     680312
cpu0_L1I LOAD      ACCESS:    9977117  HIT:    9296805  MISS:     680312
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.2587 cycles
cpu0_STLB TOTAL     ACCESS:     734907  HIT:     726454  MISS:       8453
cpu0_STLB LOAD      ACCESS:     649609  HIT:     642244  MISS:       7365
cpu0_STLB RFO       ACCESS:      85298  HIT:      84210  MISS:       1088
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 24.717 cycles
cpu0_L1D TOTAL     ACCESS:   32038479  HIT:   31085689  MISS:     952790
cpu0_L1D LOAD      ACCESS:   16947248  HIT:   16082800  MISS:     864448
cpu0_L1D RFO       ACCESS:   15082814  HIT:   14996034  MISS:      86780
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       8417  HIT:       6855  MISS:       1562
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 17.7986 cycles
cpu0_L2C TOTAL     ACCESS:    1889407  HIT:    1714326  MISS:     175081
cpu0_L2C LOAD      ACCESS:    1544746  HIT:    1392621  MISS:     152125
cpu0_L2C RFO       ACCESS:      86773  HIT:      64517  MISS:      22256
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     256326  HIT:     255856  MISS:        470
cpu0_L2C TRANSLATION ACCESS:       1562  HIT:       1332  MISS:        230
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 41.7358 cycles
LLC TOTAL     ACCESS:     226406  HIT:     200669  MISS:      25737
LLC LOAD      ACCESS:     152125  HIT:     132679  MISS:      19446
LLC RFO       ACCESS:      22256  HIT:      16971  MISS:       5285
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      51795  HIT:      50810  MISS:        985
LLC TRANSLATION ACCESS:        230  HIT:        209  MISS:         21
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 141.441 cycles
Insertion Distribution: 
	LOAD 8037 0 31022 1074 
	RFO 471 0 5869 923 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 989 
	 8 0 37 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4946  ROW_BUFFER_MISS:      19806
 DBUS AVG_CONGESTED_CYCLE:    3.83606
 WQ ROW_BUFFER_HIT:       1316  ROW_BUFFER_MISS:       4049  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.5426% MPKI: 12.0745 Average ROB Occupancy at Mispredict: 40.8925
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00217
BRANCH_INDIRECT: 0.80239
BRANCH_CONDITIONAL: 9.8183
BRANCH_DIRECT_CALL: 0.00216
BRANCH_INDIRECT_CALL: 1.42497
BRANCH_RETURN: 0.02455

