"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[6504],{3855:(e,n,t)=>{t.r(n),t.d(n,{assets:()=>c,contentTitle:()=>a,default:()=>u,frontMatter:()=>i,metadata:()=>s,toc:()=>l});const s=JSON.parse('{"id":"KnowledgeBase/layout/silkscreen","title":"Silkscreen","description":"","source":"@site/docs/KnowledgeBase/04_layout/7_silkscreen.md","sourceDirName":"KnowledgeBase/04_layout","slug":"/KnowledgeBase/layout/silkscreen","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/layout/silkscreen","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/KnowledgeBase/04_layout/7_silkscreen.md","tags":[],"version":"current","sidebarPosition":7,"frontMatter":{},"sidebar":"KnowledgeBaseSidebar","previous":{"title":"Refine the outline","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/layout/refine-outline"},"next":{"title":"Design rules check","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/layout/drc"}}');var o=t(4848),r=t(8453);const i={},a="Silkscreen",c={},l=[];function d(e){const n={h1:"h1",header:"header",...(0,r.R)(),...e.components};return(0,o.jsx)(n.header,{children:(0,o.jsx)(n.h1,{id:"silkscreen",children:"Silkscreen"})})}function u(e={}){const{wrapper:n}={...(0,r.R)(),...e.components};return n?(0,o.jsx)(n,{...e,children:(0,o.jsx)(d,{...e})}):d(e)}},8453:(e,n,t)=>{t.d(n,{R:()=>i,x:()=>a});var s=t(6540);const o={},r=s.createContext(o);function i(e){const n=s.useContext(r);return s.useMemo((function(){return"function"==typeof e?e(n):{...n,...e}}),[n,e])}function a(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(o):e.components||o:i(e.components),s.createElement(r.Provider,{value:n},e.children)}}}]);