// Seed: 1316749786
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  assign module_1.id_15 = 0;
  input wire id_5;
  input wire id_4;
  output uwire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = -1 >= 1;
  assign id_2 = id_4;
endmodule
module module_1 #(
    parameter id_0  = 32'd90,
    parameter id_13 = 32'd59,
    parameter id_7  = 32'd63
) (
    input wand _id_0,
    input wire id_1,
    input wor id_2,
    input supply0 id_3,
    output tri id_4,
    output uwire id_5,
    output uwire id_6,
    input wor _id_7,
    input wor id_8,
    input uwire id_9,
    output uwire id_10,
    output uwire id_11
);
  wire _id_13;
  wire id_14;
  logic [id_7  -  id_0 : id_13] id_15, id_16;
  assign id_15 = id_8 - id_3;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_16,
      id_15,
      id_14,
      id_15
  );
endmodule
