Analysis & Synthesis report for Pipelined_ARMv8
Wed Dec 20 00:11:49 2017
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages
  5. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Dec 20 00:11:49 2017       ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name                      ; Pipelined_ARMv8                         ;
; Top-level Entity Name              ; PipelinedARMv8                          ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; N/A until Partition Merge               ;
;     Total combinational functions  ; N/A until Partition Merge               ;
;     Dedicated logic registers      ; N/A until Partition Merge               ;
; Total registers                    ; N/A until Partition Merge               ;
; Total pins                         ; N/A until Partition Merge               ;
; Total virtual pins                 ; N/A until Partition Merge               ;
; Total memory bits                  ; N/A until Partition Merge               ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge               ;
; Total PLLs                         ; N/A until Partition Merge               ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C70F896C6       ;                    ;
; Top-level entity name                                          ; PipelinedARMv8     ; Pipelined_ARMv8    ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Dec 20 00:11:48 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pipelined_ARMv8 -c Pipelined_ARMv8
Info: Found 1 design units, including 1 entities, in source file ID_EX.v
    Info: Found entity 1: ID_EX
Info: Found 1 design units, including 1 entities, in source file instruction_fetch.V
    Info: Found entity 1: instruction_fetch
Info: Found 1 design units, including 1 entities, in source file alu.v
    Info: Found entity 1: alu
Info: Found 1 design units, including 1 entities, in source file alu_add.v
    Info: Found entity 1: alu_add
Info: Found 1 design units, including 1 entities, in source file alu_control.v
    Info: Found entity 1: alu_control
Info: Found 1 design units, including 1 entities, in source file and_poort.V
    Info: Found entity 1: and_poort
Info: Found 1 design units, including 1 entities, in source file control.v
    Info: Found entity 1: control
Info: Found 1 design units, including 1 entities, in source file data_memory.v
    Info: Found entity 1: data_memory
Info: Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info: Found entity 1: instruction_memory
Info: Found 1 design units, including 1 entities, in source file n_mux.v
    Info: Found entity 1: n_mux
Info: Found 1 design units, including 1 entities, in source file pc.v
    Info: Found entity 1: pc
Info: Found 1 design units, including 1 entities, in source file registers.v
    Info: Found entity 1: registers
Info: Found 0 design units, including 0 entities, in source file reverse_mux.V
Info: Found 1 design units, including 1 entities, in source file shift_left_2.v
    Info: Found entity 1: shift_left_2
Info: Found 1 design units, including 1 entities, in source file sign_extend.v
    Info: Found entity 1: sign_extend
Info: Found 1 design units, including 1 entities, in source file PipelinedARMv8.v
    Info: Found entity 1: PipelinedARMv8
Info: Found 1 design units, including 1 entities, in source file IF_ID.v
    Info: Found entity 1: IF_ID
Info: Found 1 design units, including 1 entities, in source file instruction_decode.v
    Info: Found entity 1: instruction_decode
Info: Found 1 design units, including 1 entities, in source file execution.v
    Info: Found entity 1: execution
Info: Found 1 design units, including 1 entities, in source file memory.v
    Info: Found entity 1: memory
Info: Found 1 design units, including 1 entities, in source file EX_MEM.v
    Info: Found entity 1: EX_MEM
Info: Found 1 design units, including 1 entities, in source file MEM_WB.v
    Info: Found entity 1: MEM_WB
Info: Found 1 design units, including 1 entities, in source file forwarding_unit.v
    Info: Found entity 1: forwarding_unit
Info: Found 1 design units, including 1 entities, in source file hazard_detection_unit.v
    Info: Found entity 1: hazard_detection_unit
Warning (10236): Verilog HDL Implicit Net warning at instruction_fetch.V(17): created implicit net for "instruction"
Warning (10236): Verilog HDL Implicit Net warning at instruction_decode.v(37): created implicit net for "RegWrite"
Warning (10236): Verilog HDL Implicit Net warning at instruction_decode.v(67): created implicit net for "MEM_WB_RegWrite"
Info: Elaborating entity "PipelinedARMv8" for the top level hierarchy
Warning (10034): Output port "uitgang" at PipelinedARMv8.v(4) has no driver
Info: Elaborating entity "instruction_fetch" for hierarchy "instruction_fetch:instruction_fetch"
Warning (10034): Output port "instruction_out[31]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[30]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[29]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[28]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[27]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[26]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[25]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[24]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[23]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[22]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[21]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[20]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[19]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[18]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[17]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[16]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[15]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[14]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[13]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[12]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[11]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[10]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[9]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[8]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[7]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[6]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[5]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[4]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[3]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[2]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[1]" at instruction_fetch.V(5) has no driver
Warning (10034): Output port "instruction_out[0]" at instruction_fetch.V(5) has no driver
Info: Elaborating entity "n_mux" for hierarchy "instruction_fetch:instruction_fetch|n_mux:n_mux_PCWrite"
Info: Elaborating entity "pc" for hierarchy "instruction_fetch:instruction_fetch|pc:pc"
Info: Elaborating entity "alu_add" for hierarchy "instruction_fetch:instruction_fetch|alu_add:add_pc_met_4"
Info: Elaborating entity "instruction_memory" for hierarchy "instruction_fetch:instruction_fetch|instruction_memory:instruction_memory"
Warning (10858): Verilog HDL warning at instruction_memory.v(9): object memory used but never assigned
Info: Elaborating entity "IF_ID" for hierarchy "IF_ID:IF_ID_pipeline_register"
Info: Elaborating entity "instruction_decode" for hierarchy "instruction_decode:instruction_decode"
Error (10663): Verilog HDL Port Connection error at instruction_decode.v(62): output or inout port "not_zero" must be connected to a structural net expression File: E:/Pieter-Jan Buntinx/Bureaublad/Pipelined_ARMv8/instruction_decode.v Line: 62
Error: Can't elaborate user hierarchy "instruction_decode:instruction_decode" File: E:/Pieter-Jan Buntinx/Bureaublad/Pipelined_ARMv8/PipelinedARMv8.v Line: 67
Info: Generated suppressed messages file E:/Pieter-Jan Buntinx/Bureaublad/Pipelined_ARMv8/Pipelined_ARMv8.map.smsg
Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 37 warnings
    Error: Peak virtual memory: 283 megabytes
    Error: Processing ended: Wed Dec 20 00:11:49 2017
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Pieter-Jan Buntinx/Bureaublad/Pipelined_ARMv8/Pipelined_ARMv8.map.smsg.


