Command: vlogan -nc -V -full64 +v2k -sverilog +define+VCS +incdir+ +librescan -work \
work -override_timescale=1ps/1ps +define+FPGA_PLATFORM_INTG_XEON +lint=all,noVCDE,noNS,NCEID,CAWM,TFIPC,IPDP,PCWM \
/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_primitives.v /opt/intelFPGA/16.0.0/quartus/eda/sim_lib/220model.v \
/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/sgate.v /opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_mf.v \
/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_lnsim.sv /opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv \
/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv \
/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv \
/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv \
-F /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/includes.txt \
-F /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/vlog_files.list \
-l vlogan-afu.log
/opt/synopsys/vcs/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe \
-O -I/opt/synopsys/vcs/include  -Mldflags= -Wl,-E,-rpath /opt/synopsys/vcs/linux64/lib \
-Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" " -Msaverestoreobj= -Mcrt0= -Mcrtn="" \
-Mcsrc="" -Msyslibs=-lncurses -L/usr/X11R6/lib64 -lX11 -ldl -ldl  -l vlogan-afu.log \
-Xvlogan=0x1 -nc -V -full64 +v2k -sverilog +define+VCS +incdir+ +librescan -work=work \
-override_timescale=1ps/1ps +define+FPGA_PLATFORM_INTG_XEON +lint=all,noVCDE,noNS,NCEID,CAWM,TFIPC,IPDP,PCWM \
/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_primitives.v /opt/intelFPGA/16.0.0/quartus/eda/sim_lib/220model.v \
/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/sgate.v /opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_mf.v \
/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_lnsim.sv /opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv \
/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv \
/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv \
/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv \
-F /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/includes.txt \
-F /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/vlog_files.list \
+mixedhdl2  

Warning-[BMII] Bad message id
  Message id 'CAWM' specified after '+lint' is not a lint message ID, ignored.


################# <-file/-f contents> ########################
-F /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/includes.txt
        +incdir+.
        -F platform_if_includes.txt // No such file or directory
-F /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/vlog_files.list
        +define+MPF_PLATFORM_BDX
        +incdir+/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl
        -F /home/lucas/Documentos/acc-management-repo/hw/static/base_addenda.txt
                -F /opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/cci_mpf_sim_addenda.txt
                        +define+CCI_SIMULATION
                        +incdir+../rtl
                        +incdir+../rtl/cci-if
                        +incdir+../rtl/cci-mpf-if
                        +incdir+../rtl/cci-mpf-prims
                        +incdir+../rtl/cci-mpf-shims
                        +incdir+../rtl/cci-mpf-shims/cci_mpf_shim_edge
                        +incdir+../rtl/cci-mpf-shims/cci_mpf_shim_pwrite
                        +incdir+../rtl/cci-mpf-shims/cci_mpf_shim_vtp
                        +incdir+../rtl/cci-mpf-shims/cci_mpf_shim_wro
                        +incdir+../../sw/include/opae/mpf
                        ../rtl/cci-if/ccis_if_pkg.sv
                        ../rtl/cci-if/ccis_if_funcs_pkg.sv
                        ../rtl/cci-if/ccip_if_funcs_pkg.sv
                        ../rtl/cci-mpf-if/cci_mpf_if_pkg.sv
                        ../rtl/cci-if/cci_csr_if_pkg.sv
                        ../rtl/cci-if/ccip_feature_list_pkg.sv
                        ../rtl/cci_mpf_csrs_pkg.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_pkg.sv
                        ../rtl/cci_mpf.sv
                        ../rtl/cci_mpf_null.sv
                        ../rtl/cci_mpf_pipe_std.sv
                        ../rtl/cci-mpf-if/ccip_wires_to_mpf.sv
                        ../rtl/cci-mpf-if/ccis_wires_to_mpf.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_arb_rr.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_fifo1.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_fifo2.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_fifo_bram.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_filter_cam.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_filter_counting.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_filter_decode.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_heap.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_lfsr.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_lutram.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_onehot_to_bin.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport_byteena.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_ram_simple.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_repl_lru_pseudo.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_repl_random.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_rob.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_track_active_reqs.sv
                        ../rtl/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_lockstep.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_csr.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_dbg_history.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_dedup_reads.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_mux.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_null.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv
                        ../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv
                -F /opt/intelFPGA/intel-fpga-bbb/BBB_ccip_async/hw/sim/ccip_async_sim_addenda.txt
                        ../rtl/ccip_afifo_channel.sv
                        ../rtl/ccip_async_activity_cnt.sv
                        ../rtl/ccip_async_shim.sv
                +incdir+.
                app_afu.sv
                cci_afu_with_mpf.sv
                csr_mgr.sv
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/arbiter_controller_wr_req_tree_2.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/fifo.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/select_top_1.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/arbiter.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/select_top_2.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/acc_management.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/select_1.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/select_2.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/acc_0.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/output_queue_controller.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/dsm_controller.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/arbiter_controller_rd_req_1.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/conf_receiver.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/acc_counter.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/priority_encoder.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/arbiter_controller_wr_req_2.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/input_queue_controller.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/arbiter_controller_rd_req_tree_1.v
        /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/acc0/acc_user_0.v

################# <-file/-f ends> ########################

Parsing design file '/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_primitives.v'
Parsing design file '/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/220model.v'
Parsing design file '/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/sgate.v'
Parsing design file '/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_mf.v'
Parsing design file '/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_lnsim.sv'

Lint-[MSIVD] Missing static keyword
/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_lnsim.sv, 1187
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing design file '/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv'
Parsing design file '/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv'
Parsing design file '/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv'
Parsing design file '/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/ccis_if_pkg.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/ccis_if_funcs_pkg.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/ccip_if_funcs_pkg.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if_pkg.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_platform.vh'.
Parsing included file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Parsing included file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/./platform_afu_top_config.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Parsing included file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh'.

Lint-[SV-PIU] Package import statement in $unit scope.
/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh, 38
$unit, "ccip_if_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.

Parsing included file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_if/avalon_mem_if.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_platform.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if_pkg.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/cci_csr_if_pkg.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/ccip_feature_list_pkg.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs_pkg.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../../sw/include/opae/mpf/cci_mpf_csrs.h'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs_pkg.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pkg.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_platform.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.

Lint-[SV-PIU] Package import statement in $unit scope.
/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh, 10
$unit, "cci_mpf_if_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.


Lint-[SV-PIU] Package import statement in $unit scope.
/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh, 11
$unit, "ccip_if_funcs_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.

Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if_dbg.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/cci_csr_if.vh'.

Lint-[SV-PIU] Package import statement in $unit scope.
/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/cci_csr_if.vh, 8
$unit, "cci_csr_if_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.


Lint-[SV-PIU] Package import statement in $unit scope.
/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/cci_csr_if.vh, 9
$unit, "ccip_feature_list_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.

Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.

Lint-[SV-PIU] Package import statement in $unit scope.
/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh, 35
$unit, "cci_mpf_csrs_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.

Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_null.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_null.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_null.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_null.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_null.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_pipe_std.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_pipe_std.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_pipe_std.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_pipe_std.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_pipe_std.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_pipe_std.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/ccip_wires_to_mpf.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/ccip_wires_to_mpf.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/ccis_wires_to_mpf.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/ccis_wires_to_mpf.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_arb_rr.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_fifo1.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_fifo2.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_fifo_bram.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_filter_cam.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_filter_counting.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_filter_decode.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_heap.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_lfsr.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_lutram.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_onehot_to_bin.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport_byteena.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_ram_simple.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_repl_lru_pseudo.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_repl_random.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_rob.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_track_active_reqs.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_track_active_reqs.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_hash.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_lockstep.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_lockstep.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_csr.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_csr.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_csr.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_dbg_history.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_dbg_history.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_dbg_history.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_dedup_reads.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_dedup_reads.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim.vh'.

Lint-[SV-PIU] Package import statement in $unit scope.
/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim.vh, 8
$unit, "cci_mpf_shim_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.

Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/cci_csr_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_mux.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_mux.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_null.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_null.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_hash.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_hash.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_config.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_config.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_hash.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_csrs.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci_mpf_config.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_hash.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-prims/cci_mpf_prim_hash.vh'.
Back to file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv'.
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_ccip_async/hw/sim/../rtl/ccip_afifo_channel.sv'
Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_ccip_async/hw/sim/../rtl/ccip_async_activity_cnt.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/opt/intelFPGA/intel-fpga-bbb/BBB_ccip_async/hw/sim/../rtl/ccip_async_activity_cnt.sv, 36
$unit, "ccip_if_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/opt/intelFPGA/intel-fpga-bbb/BBB_ccip_async/hw/sim/../rtl/ccip_async_activity_cnt.sv, 36
$unit
  Package 'ccip_if_pkg' already wildcard imported. 
  Ignoring ccip_if_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '/opt/intelFPGA/intel-fpga-bbb/BBB_ccip_async/hw/sim/../rtl/ccip_async_shim.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/opt/intelFPGA/intel-fpga-bbb/BBB_ccip_async/hw/sim/../rtl/ccip_async_shim.sv, 41
$unit, "ccip_if_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/opt/intelFPGA/intel-fpga-bbb/BBB_ccip_async/hw/sim/../rtl/ccip_async_shim.sv, 41
$unit
  Package 'ccip_if_pkg' already wildcard imported. 
  Ignoring ccip_if_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '/home/lucas/Documentos/acc-management-repo/hw/static/app_afu.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/hw/static/app_afu.sv'.
Parsing included file '/home/lucas/Documentos/acc-management-repo/hw/static/./csr_mgr.vh'.
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-if/cci_csr_if.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/hw/static/./csr_mgr.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/hw/static/app_afu.sv'.
Parsing design file '/home/lucas/Documentos/acc-management-repo/hw/static/cci_afu_with_mpf.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_platform.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/hw/static/cci_afu_with_mpf.sv'.
Parsing included file '/home/lucas/Documentos/acc-management-repo/hw/static/./cci_mpf_app_conf_default.vh'.
Parsing included file '/home/lucas/Documentos/acc-management-repo/hw/static/./cci_mpf_app_conf.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/hw/static/./cci_mpf_app_conf_default.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/hw/static/cci_afu_with_mpf.sv'.
Parsing included file '/home/lucas/Documentos/acc-management-repo/hw/static/./csr_mgr.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/hw/static/cci_afu_with_mpf.sv'.

Lint-[SV-PIU] Package import statement in $unit scope.
/home/lucas/Documentos/acc-management-repo/hw/static/cci_afu_with_mpf.sv, 51
$unit, "ccip_if_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/lucas/Documentos/acc-management-repo/hw/static/cci_afu_with_mpf.sv, 51
$unit
  Package 'ccip_if_pkg' already wildcard imported. 
  Ignoring ccip_if_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '/home/lucas/Documentos/acc-management-repo/hw/static/csr_mgr.sv'
Parsing included file '/opt/intelFPGA/intel-fpga-bbb/BBB_cci_mpf/hw/sim/../rtl/cci-mpf-if/cci_mpf_if.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/hw/static/csr_mgr.sv'.
Parsing included file '/home/lucas/Documentos/acc-management-repo/hw/static/./cci_mpf_app_conf_default.vh'.
Parsing included file '/home/lucas/Documentos/acc-management-repo/hw/static/./cci_mpf_app_conf.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/hw/static/./cci_mpf_app_conf_default.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/hw/static/csr_mgr.sv'.
Parsing included file '/home/lucas/Documentos/acc-management-repo/hw/static/./csr_mgr.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/hw/static/csr_mgr.sv'.
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/arbiter_controller_wr_req_tree_2.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/fifo.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/select_top_1.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/arbiter.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/select_top_2.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/acc_management.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/select_1.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/select_2.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/acc_0.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/output_queue_controller.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/dsm_controller.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/arbiter_controller_rd_req_1.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/conf_receiver.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/acc_counter.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/priority_encoder.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/arbiter_controller_wr_req_2.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/input_queue_controller.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/fam_gen/arbiter_controller_rd_req_tree_1.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/rtl/acc0/acc_user_0.v'
