/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [17:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  reg [3:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  reg [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [30:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z ? in_data[80] : celloutsig_0_0z;
  assign celloutsig_1_2z = !(in_data[110] ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_4z = !(celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_0z);
  assign celloutsig_0_0z = ~in_data[61];
  assign celloutsig_0_18z = ~celloutsig_0_8z[6];
  assign celloutsig_1_1z = celloutsig_1_0z | ~(in_data[112]);
  assign celloutsig_1_8z = { in_data[171], celloutsig_1_5z, celloutsig_1_2z } + { celloutsig_1_5z[3], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_18z[29:17] + { celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_6z = celloutsig_1_5z[4:2] == in_data[110:108];
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z } === { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_8z[10:8], celloutsig_0_7z, celloutsig_0_9z } === { in_data[18:12], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_14z, celloutsig_0_15z } === { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_7z[4], celloutsig_0_23z, celloutsig_0_16z } === celloutsig_0_24z[3:1];
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } <= { celloutsig_1_7z[4:2], celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_8z[5:4], celloutsig_0_2z } <= { celloutsig_0_7z[2], celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } && in_data[175:173];
  assign celloutsig_0_14z = { in_data[50:49], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z } && { celloutsig_0_13z[10:7], celloutsig_0_2z };
  assign celloutsig_0_16z = celloutsig_0_13z[15:3] && { in_data[7], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[174:165] || in_data[109:100];
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_9z } || in_data[184:179];
  assign celloutsig_1_16z = celloutsig_1_7z[3:1] || { celloutsig_1_5z[1], celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_0_5z = in_data[58:56] || { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[33:16], celloutsig_0_0z } || { in_data[64:47], celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[94:88], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_6z } < { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_11z = celloutsig_0_6z & ~(celloutsig_0_1z);
  assign celloutsig_0_24z = celloutsig_0_5z ? { celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_23z, 1'h1, celloutsig_0_0z } : { celloutsig_0_8z[10:7], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_11z = - { celloutsig_1_8z[2], celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_1_18z = - { celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_1z = { in_data[82:78], celloutsig_0_0z, celloutsig_0_0z } !== in_data[11:5];
  assign celloutsig_0_9z = in_data[42:32] !== { celloutsig_0_8z[8:0], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z } !== { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_1_13z = ~ { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_34z = | { celloutsig_0_24z[3:1], celloutsig_0_19z, celloutsig_0_15z };
  assign celloutsig_1_12z = | in_data[123:108];
  assign celloutsig_1_5z = { in_data[136:134], celloutsig_1_2z, celloutsig_1_4z } >> { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_33z = { celloutsig_0_13z[3:1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_1z } >> { celloutsig_0_8z[6:4], celloutsig_0_30z };
  assign celloutsig_1_7z = in_data[123:119] >> { in_data[182:180], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z } - { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_1z) | celloutsig_0_0z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_8z = 11'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 18'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z };
  always_latch
    if (clkin_data[0]) celloutsig_0_15z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  always_latch
    if (clkin_data[0]) celloutsig_0_30z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_30z = { celloutsig_0_15z[0], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_1z };
  assign { out_data[158:128], out_data[108:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
