<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta name="keywords" content="List of Intel chipsets,80486,Accelerated Graphics Port,Advanced Technology Attachment,CMOS,CPU Cache,Chipset,Computer,Core 2 Duo,DDR2 SDRAM,Dual-channel architecture" />
<link rel="shortcut icon"  />
<link rel="search" type="application/opensearchdescription+xml"  />
<link rel="copyright"  />
		<title>List of Intel chipsets - Wikipedia, the free encyclopedia</title>
		<style type="text/css" media="screen,projection">/*<![CDATA[*/ @import "/skins-1.5/monobook/main.css?9"; /*]]>*/</style>
		<link rel="stylesheet" type="text/css" media="print"  />
		<!--[if lt IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE50Fixes.css";</style><![endif]-->
		<!--[if IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE55Fixes.css";</style><![endif]-->
		<!--[if IE 6]><style type="text/css">@import "/skins-1.5/monobook/IE60Fixes.css";</style><![endif]-->
		<!--[if IE 7]><style type="text/css">@import "/skins-1.5/monobook/IE70Fixes.css?1";</style><![endif]-->
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->
		
		<script type= "text/javascript">
			var skin = "monobook";
			var stylepath = "/skins-1.5";

			var wgArticlePath = "/wiki/$1";
			var wgScriptPath = "/w";
			var wgServer = "http://en.wikipedia.org";
                        
			var wgCanonicalNamespace = "";
			var wgNamespaceNumber = 0;
			var wgPageName = "List_of_Intel_chipsets";
			var wgTitle = "List of Intel chipsets";
			var wgArticleId = 411523;
			var wgIsArticle = true;
                        
			var wgUserName = null;
			var wgUserLanguage = "en";
			var wgContentLanguage = "en";
		</script>
		                
		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?1"><!-- wikibits js --></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js"><!-- site js --></script>
		<style type="text/css">/*<![CDATA[*/
@import "/w/index.php?title=MediaWiki:Common.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=MediaWiki:Monobook.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=-&action=raw&gen=css&maxage=2678400";
/*]]>*/</style>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js"></script>
	</head>
<body  class="mediawiki ns-0 ltr">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><div style="text-align:right; font-size:80%">Your <b><a  class="extiw" title="wikimedia:Fundraising">continued donations</a></b> keep Wikipedia running!&nbsp;&nbsp;&nbsp;&nbsp;</div>
</div>		<h1 class="firstHeading">List of Intel chipsets</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a >navigation</a>, <a >search</a></div>			<!-- start content -->
			<p>This is a list of <a href="/wiki/Computer.html" title="Computer">computer</a> <a href="/wiki/Motherboard.html" title="Motherboard">motherboard</a> <a href="/wiki/Chipset.html" title="Chipset">chipsets</a> made by <a href="/wiki/Intel.html" title="Intel">Intel</a>. It is divided into three main categories: those which use the <a href="/wiki/Peripheral_Component_Interconnect.html" title="Peripheral Component Interconnect">PCI</a> bus for interconnection (the 4x0 series), those which connect using specialised "Hub Links" (the 8xx and Exxxx series) and those which connect using <a href="/wiki/PCI_Express.html" title="PCI Express">PCI Express</a> (the 9xx series). The chipsets are listed in chronological order.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a ><span class="tocnumber">1</span> <span class="toctext">4x0 chipsets</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">1.1</span> <span class="toctext">80486 Chipsets</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.2</span> <span class="toctext">Pentium Chipsets</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.3</span> <span class="toctext">Pentium Pro/II/III Chipsets</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.4</span> <span class="toctext">Southbridge 4x0 chipsets</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">2</span> <span class="toctext">8xx and Exxxx Chipsets</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">2.1</span> <span class="toctext">Pentium II/III Chipsets</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.2</span> <span class="toctext">Pentium 4 Chipsets</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.3</span> <span class="toctext">Pentium M Chipsets</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.4</span> <span class="toctext">Itanium Chipsets</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">3</span> <span class="toctext">9xx Chipsets</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">3.1</span> <span class="toctext">Core 2 Duo Chipsets</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">3.2</span> <span class="toctext">Pentium 4/D/XE Chipsets</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">3.3</span> <span class="toctext">Pentium M Chipsets</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">4</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">5</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 4x0 chipsets">edit</a>]</div>
<p><a name="4x0_chipsets"></a></p>
<h2>4x0 chipsets</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 80486 Chipsets">edit</a>]</div>
<p><a name="80486_Chipsets"></a></p>
<h3><a href="/wiki/80486.html" title="80486">80486</a> Chipsets</h3>
<table class="wikitable">
<tr>
<th><a href="/wiki/Chipset.html" title="Chipset">Chipset</a></th>
<th>Code Name</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Processors</th>
<th><a href="/wiki/Front_side_bus.html" title="Front side bus">FSB</a></th>
<th><a href="/wiki/Symmetric_multiprocessing.html" title="Symmetric multiprocessing">SMP</a></th>
<th>Memory types</th>
<th>Max. memory</th>
<th><a href="/wiki/Parity_bit.html" title="Parity bit">Parity</a>/<a href="/wiki/Error-correcting_code.html" title="Error-correcting code">ECC</a></th>
<th><a href="/wiki/CPU_Cache#Multi-level_caches.html" title="CPU Cache">L2 Cache</a> Type</th>
<th><a href="/wiki/Peripheral_Component_Interconnect.html" title="Peripheral Component Interconnect">PCI</a> support</th>
<th><a href="/wiki/Accelerated_Graphics_Port.html" title="Accelerated Graphics Port">AGP</a> support</th>
</tr>
<tr>
<td>420TX</td>
<td>Saturn</td>
<td></td>
<td>November 1992</td>
<td>5 <a href="/wiki/Volt.html" title="Volt">V</a> 486</td>
<td>Up to 33 MHz</td>
<td>No</td>
<td><a href="/wiki/Dynamic_random_access_memory#Fast_Page_Mode_DRAM_.28FPM.29.html" title="Dynamic random access memory">FPM</a></td>
<td>128 MB</td>
<td>Parity</td>
<td>Async</td>
<td>2.0</td>
<td>No</td>
<td></td>
</tr>
<tr>
<td>420EX</td>
<td>Aries</td>
<td></td>
<td>March 1994</td>
<td>5 V / 3.3 V 486</td>
<td>Up to 50 MHz</td>
<td>No</td>
<td>FPM</td>
<td>128 MB</td>
<td>Parity</td>
<td>Async</td>
<td>2.0</td>
<td>No</td>
</tr>
<tr>
<td>420ZX</td>
<td>Saturn II</td>
<td></td>
<td>March 1994</td>
<td>5 V / 3.3 V 486</td>
<td>Up to 33 MHz</td>
<td>No</td>
<td>FPM</td>
<td>160 MB</td>
<td>Parity</td>
<td>Async</td>
<td>2.1</td>
<td>No</td>
</tr>
</table>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium Chipsets">edit</a>]</div>
<p><a name="Pentium_Chipsets" id="Pentium_Chipsets"></a></p>
<h3><a href="/wiki/Pentium.html" title="Pentium">Pentium</a> Chipsets</h3>
<table class="wikitable">
<tr>
<th>Chipset</th>
<th>Code Name</th>
<th>Part Numbers</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Processosr</th>
<th>FSB</th>
<th>SMP</th>
<th>Memory types</th>
<th>Max. memory</th>
<th>Max. cacheable</th>
<th>Parity/ECC</th>
<th>L2 Cache Type</th>
<th>PCI support</th>
<th>AGP support</th>
</tr>
<tr>
<td>430LX</td>
<td>Mercury</td>
<td></td>
<td>SIO</td>
<td>March 1993</td>
<td>P60/66</td>
<td>66 MHz</td>
<td>No</td>
<td>FPM</td>
<td>192 MB</td>
<td>192 MB</td>
<td>Parity</td>
<td>Async</td>
<td>2.0</td>
<td>No</td>
</tr>
<tr>
<td>430NX</td>
<td>Neptune</td>
<td></td>
<td>SIO</td>
<td>March 1994</td>
<td>P75+</td>
<td>66 MHz</td>
<td>Yes</td>
<td>FPM</td>
<td>512 MB</td>
<td>512 MB</td>
<td>Parity</td>
<td>Async</td>
<td>2.0</td>
<td>No</td>
</tr>
<tr>
<td>430FX</td>
<td>Triton</td>
<td></td>
<td>PIIX</td>
<td>January 1995</td>
<td>P75+</td>
<td>66 MHz</td>
<td>No</td>
<td>FPM/<a href="/wiki/Dynamic_random_access_memory#Extended_Data_Out_.28EDO.29_DRAM.html" title="Dynamic random access memory">EDO</a></td>
<td>128MB</td>
<td>64MB</td>
<td>Neither</td>
<td>Async/Pburst</td>
<td>2.0</td>
<td>No</td>
</tr>
<tr>
<td>430MX</td>
<td>Mobile Triton</td>
<td></td>
<td>MPIIX</td>
<td>October 1995</td>
<td>P75+</td>
<td>66 MHz</td>
<td>No</td>
<td>FPM/EDO</td>
<td>128 MB</td>
<td>64 MB</td>
<td>Neither</td>
<td>Async/Pburst</td>
<td>2.0</td>
<td>No</td>
</tr>
<tr>
<td>430HX</td>
<td>Triton II</td>
<td></td>
<td>PIIX3</td>
<td>February 1996</td>
<td>P75+</td>
<td>66 MHz</td>
<td>Yes</td>
<td>FPM/EDO</td>
<td>512 MB</td>
<td>512 MB</td>
<td>Both</td>
<td>Async/Pburst</td>
<td>2.1</td>
<td>No</td>
</tr>
<tr>
<td>430VX</td>
<td>Triton III</td>
<td></td>
<td>PIIX3</td>
<td>February 1996</td>
<td>P75+</td>
<td>66 MHz</td>
<td>No</td>
<td>FPM/EDO/<a href="/wiki/SDR_SDRAM.html" title="SDR SDRAM">SDRAM</a></td>
<td>128 MB</td>
<td>64 MB</td>
<td>Neither</td>
<td>Async/Pburst</td>
<td>2.1</td>
<td>No</td>
</tr>
<tr>
<td>430TX</td>
<td><a href="/wiki/N/a.html" title="N/a">n/a</a></td>
<td>82439TX</td>
<td>PIIX4</td>
<td>February 1997</td>
<td>P75+</td>
<td>66 MHz</td>
<td>No</td>
<td>FPM/EDO/SDRAM</td>
<td>256 MB</td>
<td>64 MB</td>
<td>Neither</td>
<td>Async/Pburst</td>
<td>2.1</td>
<td>No</td>
</tr>
</table>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium Pro/II/III Chipsets">edit</a>]</div>
<p><a name="Pentium_Pro.2FII.2FIII_Chipsets" id="Pentium_Pro.2FII.2FIII_Chipsets"></a></p>
<h3><a href="/wiki/Pentium_Pro.html" title="Pentium Pro">Pentium Pro</a>/<a href="/wiki/Pentium_II.html" title="Pentium II">II</a>/<a href="/wiki/Pentium_III.html" title="Pentium III">III</a> Chipsets</h3>
<table class="wikitable">
<tr>
<th>Chipset</th>
<th>Code Name</th>
<th>Part numbers</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Processors <sup id="fn_1_back"><a  title="">1</a></sup></th>
<th>FSB</th>
<th>SMP</th>
<th>Memory types</th>
<th>Max. memory</th>
<th>Memory banks</th>
<th>Parity/ECC</th>
<th>PCI support</th>
<th>AGP support</th>
</tr>
<tr>
<td>450KX</td>
<td>Orion</td>
<td>82451KX, 82452KX, 82453KX, 82454KX</td>
<td>Various</td>
<td>November 1995</td>
<td>Pentium Pro</td>
<td>66 MHz</td>
<td>Yes</td>
<td>FPM</td>
<td>8 GB</td>
<td></td>
<td>Both</td>
<td>2.0</td>
<td>No</td>
</tr>
<tr>
<td>450GX</td>
<td>Orion Server</td>
<td>82451GX, 82452GX, 82453GX, 82454GX</td>
<td>Various</td>
<td>November 1995</td>
<td>Pentium Pro</td>
<td>66 MHz</td>
<td>Yes (Up to four)</td>
<td>FPM</td>
<td>1 GB</td>
<td></td>
<td>Both</td>
<td>2.0</td>
<td>No</td>
</tr>
<tr>
<td>440FX</td>
<td>Natoma</td>
<td>82441FX, 82442FX</td>
<td>PIIX3</td>
<td>May 1996</td>
<td>Pentium Pro/Pentium II</td>
<td>66 MHz</td>
<td>Yes</td>
<td>FPM/EDO/<a href="/wiki/Dynamic_Random_Access_Memory#Burst_EDO_.28BEDO.29_DRAM.html" title="Dynamic Random Access Memory">BEDO</a></td>
<td>1 GB</td>
<td>4</td>
<td>Both</td>
<td>2.1</td>
<td>No</td>
</tr>
<tr>
<td>440LX</td>
<td>Balboa</td>
<td>82443LX</td>
<td>PIIX4</td>
<td>August 1997</td>
<td>Pentium II</td>
<td>66 MHz</td>
<td>Yes</td>
<td>FPM/EDO/SDRAM</td>
<td>1GB EDO / 512 MB SDRAM</td>
<td>4</td>
<td>Both</td>
<td>2.1</td>
<td>AGP 2x</td>
</tr>
<tr>
<td>440EX</td>
<td>n/a</td>
<td>82443EX</td>
<td>PIIX4E</td>
<td>April 1998</td>
<td>Celeron/Pentium II</td>
<td>66 MHz</td>
<td>No</td>
<td>EDO/SDRAM</td>
<td>256 MB</td>
<td>2</td>
<td>Neither</td>
<td>2.1</td>
<td>AGP 2x</td>
</tr>
<tr>
<td><a href="/wiki/Intel_440BX.html" title="Intel 440BX">440BX</a></td>
<td>Seattle</td>
<td>82443BX</td>
<td>PIIX4E</td>
<td>April 1998</td>
<td>Pentium II/III, Celeron</td>
<td>66/100 MHz</td>
<td>Yes</td>
<td><a href="/wiki/PC100.html" title="PC100">PC100</a> SDRAM</td>
<td>1 GB</td>
<td>4</td>
<td>Both</td>
<td>2.1</td>
<td>AGP 2x</td>
</tr>
<tr>
<td>440GX</td>
<td>n/a</td>
<td>82443GX</td>
<td>PIIX4E</td>
<td>June 1998</td>
<td>Pentium II/III, <a href="/wiki/Xeon.html" title="Xeon">Xeon</a></td>
<td>100 MHz</td>
<td>Yes</td>
<td>SDRAM</td>
<td>2 GB</td>
<td>4</td>
<td>Both</td>
<td>2.1</td>
<td>AGP 2x</td>
</tr>
<tr>
<td>450NX</td>
<td>n/a</td>
<td>82451NX, 82452NX, 82453NX, 82454NX</td>
<td>PIIX4E</td>
<td>June 1998</td>
<td>Pentium II/III, Xeon</td>
<td>100 MHz</td>
<td>Yes (Up to four)</td>
<td>FPM/EDO</td>
<td>8 GB</td>
<td>4</td>
<td>Both</td>
<td>2.1 (64-bit optional)</td>
<td>No</td>
</tr>
<tr>
<td>440ZX/440ZX-66</td>
<td>n/a</td>
<td>82443ZX</td>
<td>PIIX4E</td>
<td>November 1998</td>
<td>Celeron, Pentium II/III</td>
<td>100/66 MHz</td>
<td>No</td>
<td>SDRAM</td>
<td>256 MB</td>
<td>2</td>
<td>Neither</td>
<td>2.1</td>
<td>AGP 2x</td>
</tr>
<tr>
<td>440MX</td>
<td>n/a</td>
<td></td>
<td>same chip</td>
<td></td>
<td>Pentium II/mobile Celeron</td>
<td>66/100 MHz</td>
<td>No</td>
<td>SDRAM</td>
<td>256 MB</td>
<td>2</td>
<td>Neither</td>
<td>2.2</td>
<td>No</td>
</tr>
</table>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Southbridge 4x0 chipsets">edit</a>]</div>
<p><a name="Southbridge_4x0_chipsets" id="Southbridge_4x0_chipsets"></a></p>
<h3><a href="/wiki/Southbridge_%28computing%29.html" title="Southbridge (computing)">Southbridge</a> 4x0 chipsets</h3>
<table class="wikitable">
<tr>
<th>Chipset</th>
<th>Part Number</th>
<th><a href="/wiki/Advanced_Technology_Attachment.html" title="Advanced Technology Attachment">ATA</a> support</th>
<th><a href="/wiki/Universal_Serial_Bus.html" title="Universal Serial Bus">USB</a> support</th>
<th><a href="/wiki/CMOS.html" title="CMOS">CMOS</a>/clock</th>
<th>ISA support</th>
<th>LPC support</th>
<th>Power management</th>
</tr>
<tr>
<td>SIO</td>
<td>82378IB/ZB</td>
<td>None</td>
<td>None</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td><a href="/wiki/System_Management_Mode.html" title="System Management Mode">SMM</a></td>
</tr>
<tr>
<td>PIIX</td>
<td>82371FB</td>
<td><a href="/wiki/Programmed_input/output.html" title="Programmed input/output">PIO</a>/<a href="/wiki/Advanced_Technology_Attachment.html" title="Advanced Technology Attachment">MWDMA</a></td>
<td>None</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>SMM</td>
</tr>
<tr>
<td>MPIIX</td>
<td>82371MX</td>
<td>PIO-only</td>
<td>None</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>SMM</td>
</tr>
<tr>
<td>PIIX3</td>
<td>82371SB</td>
<td>PIO/MWDMA</td>
<td>1 Controller, 2 Ports</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>SMM</td>
</tr>
<tr>
<td>PIIX4</td>
<td>82371AB</td>
<td>PIO/UDMA-33</td>
<td>1 Controller, 2 Ports</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>SMM</td>
</tr>
<tr>
<td>PIIX4E</td>
<td>82371EB</td>
<td>PIO/UDMA-33</td>
<td>1 Controller, 2 Ports</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>SMM</td>
</tr>
</table>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 8xx and Exxxx Chipsets">edit</a>]</div>
<p><a name="8xx_and_Exxxx_Chipsets"></a></p>
<h2>8xx and Exxxx Chipsets</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium II/III Chipsets">edit</a>]</div>
<p><a name="Pentium_II.2FIII_Chipsets" id="Pentium_II.2FIII_Chipsets"></a></p>
<h3>Pentium II/III Chipsets</h3>
<table class="wikitable">
<tr>
<th>Chipset</th>
<th>Code Name</th>
<th>Part numbers</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Processors</th>
<th>FSB</th>
<th>SMP</th>
<th>Memory types</th>
<th>Max. memory</th>
<th>Memory banks</th>
<th>Parity/ECC</th>
<th>PCI version/speed</th>
<th>AGP slot/integrated</th>
</tr>
<tr>
<td>810</td>
<td>Whitney</td>
<td>82810</td>
<td>ICH/ICH0</td>
<td>April 1999</td>
<td>Celeron, Pentium II/III</td>
<td>66/100 MHz</td>
<td>No</td>
<td>EDO/PC100 SDRAM</td>
<td>512 MB</td>
<td>2</td>
<td>Neither</td>
<td>2.2/33 MHz</td>
<td>No/AGP 2x</td>
</tr>
<tr>
<td>810E</td>
<td>Whitney</td>
<td>82810E</td>
<td>ICH</td>
<td>September 1999</td>
<td>Celeron, Pentium II/III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC100 SDRAM</td>
<td>512 MB</td>
<td>2</td>
<td>Neither</td>
<td>2.2/33 MHz</td>
<td>No/AGP 2x</td>
</tr>
<tr>
<td>810E2</td>
<td>Whitney</td>
<td>8210E</td>
<td>ICH2</td>
<td></td>
<td>Celeron, Pentium II/III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC100 SDRAM</td>
<td>512 MB</td>
<td>2</td>
<td>Neither</td>
<td>2.2/33 MHz</td>
<td>No/AGP 2x</td>
</tr>
<tr>
<td>820</td>
<td>Camino</td>
<td>82820</td>
<td>ICH</td>
<td>November 1999</td>
<td>Pentium II/III, Celeron</td>
<td>66/100/133 MHz</td>
<td>Yes</td>
<td>PC800 <a href="/wiki/RDRAM.html" title="RDRAM">RDRAM</a></td>
<td>1 GB</td>
<td>2</td>
<td>Both</td>
<td>2.2/33 MHz</td>
<td>AGP 4x/No</td>
</tr>
<tr>
<td>840</td>
<td>Carmel</td>
<td>82840</td>
<td>ICH</td>
<td>October 1999</td>
<td>Pentium III, Xeon</td>
<td>66/100/133 MHz</td>
<td>Yes</td>
<td><a href="/wiki/Dual-channel_architecture.html" title="Dual-channel architecture">Dual-Channel</a> PC800 <a href="/wiki/RDRAM.html" title="RDRAM">RDRAM</a></td>
<td>4 GB</td>
<td>3x2</td>
<td>Both</td>
<td>2.2/66 MHz</td>
<td>No/AGP 4x</td>
</tr>
<tr>
<td>820E</td>
<td>Camino</td>
<td>82820</td>
<td>ICH2</td>
<td>June 2000</td>
<td>Pentium II/III, Celeron</td>
<td>66/100/133 MHz</td>
<td>Yes</td>
<td>PC800 <a href="/wiki/RDRAM.html" title="RDRAM">RDRAM</a></td>
<td>1 GB</td>
<td>2</td>
<td>Both</td>
<td>2.2/33 MHz</td>
<td>AGP 4x/No</td>
</tr>
<tr>
<td>815</td>
<td>Solano</td>
<td>82815</td>
<td>ICH</td>
<td>June 2000</td>
<td>Celeron, Pentium II/III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC133 SDRAM</td>
<td>512 MB</td>
<td>3</td>
<td>Neither</td>
<td>2.2/33 MHz</td>
<td>AGP 4x/2x</td>
</tr>
<tr>
<td>815E</td>
<td>Solano</td>
<td>82815</td>
<td>ICH2</td>
<td>June 2000</td>
<td>Celeron, Pentium II/III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC133 SDRAM</td>
<td>512 MB</td>
<td>3</td>
<td>Neither</td>
<td>2.2/33 MHz</td>
<td>AGP 4x/2x</td>
</tr>
<tr>
<td>815EP</td>
<td>Solano</td>
<td>82815EP</td>
<td>ICH2</td>
<td>November 2000</td>
<td>Celeron, Pentium II/III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC133 SDRAM</td>
<td>512 MB</td>
<td>3</td>
<td>Neither</td>
<td>2.2/33 MHz</td>
<td>AGP 4x/No</td>
</tr>
<tr>
<td>815P</td>
<td>Solano</td>
<td>82815EP</td>
<td>ICH/ICH0</td>
<td>March 2001</td>
<td>Celeron, Pentium III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC133 SDRAM</td>
<td>512 MB</td>
<td>3</td>
<td>Neither</td>
<td>2.2/33 MHz</td>
<td>AGP 4x/No</td>
</tr>
<tr>
<td>815G</td>
<td>Solano</td>
<td>82815G</td>
<td>ICH/ICH0</td>
<td>September 2001</td>
<td>Celeron, Pentium III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC133 SDRAM</td>
<td>512 MB</td>
<td>3</td>
<td>Neither</td>
<td>2.2/33 MHz</td>
<td>No/AGP 2x</td>
</tr>
<tr>
<td>815EG</td>
<td>Solano</td>
<td>82815G</td>
<td>ICH2</td>
<td>September 2001</td>
<td>Celeron, Pentium III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC133 SDRAM</td>
<td>512 MB</td>
<td>3</td>
<td>Neither</td>
<td>2.2/33 MHz</td>
<td>No/AGP 2x</td>
</tr>
<tr>
<td>830</td>
<td>Almador</td>
<td></td>
<td></td>
<td></td>
<td>Pentium III-M</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td>Neither</td>
<td>2.2/33 MHz</td>
<td></td>
</tr>
</table>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium 4 Chipsets">edit</a>]</div>
<p><a name="Pentium_4_Chipsets" id="Pentium_4_Chipsets"></a></p>
<h3><a href="/wiki/Pentium_4.html" title="Pentium 4">Pentium 4</a> Chipsets</h3>
<table class="wikitable">
<tr>
<th>Chipset</th>
<th>Code Name</th>
<th>Part numbers</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Processors</th>
<th>FSB</th>
<th>SMP</th>
<th>Memory types</th>
<th>Max. memory</th>
<th>Memory banks</th>
<th>Parity/ECC</th>
<th>PCI Type</th>
<th>Graphics</th>
</tr>
<tr>
<td>850</td>
<td>Tehama</td>
<td>82850 (MCH)</td>
<td>ICH2</td>
<td>November 2000</td>
<td>Pentium 4</td>
<td>400 MHz</td>
<td>No</td>
<td>PC800/600 RDRAM</td>
<td>2 GB</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 4x</td>
</tr>
<tr>
<td>860</td>
<td>Colusa</td>
<td>82860 (MCH)</td>
<td>ICH2</td>
<td>May 2001</td>
<td>Xeon</td>
<td>400 MHz</td>
<td>Yes</td>
<td>PC800/600 RDRAM</td>
<td>4 GB (w/2 repeaters)</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 4x</td>
</tr>
<tr>
<td>845</td>
<td>Brookdale</td>
<td>82845 (MCH)</td>
<td>ICH2</td>
<td>January 2002</td>
<td>Celeron, Pentium 4</td>
<td>400 MHz</td>
<td>No</td>
<td>DDR 200/266 or PC133</td>
<td>2 GB DDR 3 GB SDR</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 4x</td>
</tr>
<tr>
<td>850E</td>
<td>Tehama</td>
<td>82850E (MCH)</td>
<td>ICH2</td>
<td>May 2002</td>
<td>Pentium 4</td>
<td>400/533 MHz</td>
<td>No</td>
<td>PC1066/800 RDRAM</td>
<td>2 GB</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 4x</td>
</tr>
<tr>
<td>845E</td>
<td>Brookdale</td>
<td>82845E (MCH)</td>
<td>ICH4</td>
<td>May 2002</td>
<td>Celeron, Celeron D, Pentium 4</td>
<td>400/533 MHz</td>
<td>No</td>
<td>DDR 200/266</td>
<td>2 GB</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 4x</td>
</tr>
<tr>
<td>845GL</td>
<td></td>
<td>82845GL (GMCH)</td>
<td>ICH4</td>
<td>May 2002</td>
<td>Celeron, Pentium 4</td>
<td>400 MHz</td>
<td>No</td>
<td>DDR 266/333, PC133</td>
<td>2 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>Integrated</td>
</tr>
<tr>
<td>845G</td>
<td></td>
<td>82845G (GMCH)</td>
<td>ICH4</td>
<td>May 2002</td>
<td>Celeron, Celeron D, Pentium 4</td>
<td>400/533 MHz</td>
<td>No</td>
<td>DDR 266/333, PC133</td>
<td>2 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>AGP 4x &amp; Integrated</td>
</tr>
<tr>
<td>845GE</td>
<td></td>
<td>82845GE (GMCH)</td>
<td>ICH4</td>
<td>October 2002</td>
<td>Pentium 4</td>
<td>400/533 MHz</td>
<td>No</td>
<td>DDR 266/333</td>
<td>2 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>AGP 4x &amp; Integrated</td>
</tr>
<tr>
<td>845PE</td>
<td></td>
<td>82845PE (MCH)</td>
<td>ICH4</td>
<td>October 2002</td>
<td>Pentium 4</td>
<td>400/533 MHz</td>
<td>No</td>
<td>DDR 266/333</td>
<td>2 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>AGP 4x</td>
</tr>
<tr>
<td>845GV</td>
<td></td>
<td>82845GV (GMCH)</td>
<td>ICH4</td>
<td>October 2002</td>
<td>Celeron, Celeron D, Pentium 4</td>
<td>400/533 MHz</td>
<td>No</td>
<td>DDR 266/333, PC133</td>
<td>2 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>Integrated</td>
</tr>
<tr>
<td>E7500</td>
<td>Plumas</td>
<td>E7500 (MCH)</td>
<td>ICH3-S</td>
<td>February 2002</td>
<td>Xeon</td>
<td>400 MHz</td>
<td>Yes</td>
<td>Dual Channel DDR 200/266</td>
<td>16 GB</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>PCI-X</td>
</tr>
<tr>
<td>E7501</td>
<td>Plumas 533</td>
<td>E7500 (MCH)</td>
<td>ICH3-S</td>
<td>December 2002</td>
<td>Xeon, Pentium M</td>
<td>400/533 MHz</td>
<td>Yes</td>
<td>DDR 200/266</td>
<td>16 GB Dual Channel, 8GB Single Channel</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>PCI-X</td>
</tr>
<tr>
<td>E7505</td>
<td>Placer</td>
<td>E7505 (MCH)</td>
<td>ICH4</td>
<td>November 2002</td>
<td>Xeon</td>
<td>400/533 MHz</td>
<td>Yes</td>
<td>DDR 200/266</td>
<td>16 GB</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 8x</td>
</tr>
<tr>
<td>E7205</td>
<td>Granite Bay</td>
<td>E7205 (MCH)</td>
<td>ICH4</td>
<td>November 2002</td>
<td>Pentium 4</td>
<td>400/533 MHz</td>
<td>No</td>
<td>DDR 200/266</td>
<td>4GB</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 8x</td>
</tr>
<tr>
<td>875P</td>
<td>Canterwood</td>
<td>82875P (MCH)</td>
<td>ICH5/ICH5R</td>
<td>April 2003</td>
<td>Pentium 4</td>
<td>533/800 MHz</td>
<td>No</td>
<td>DDR 266/333/400</td>
<td>4GB</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 8X</td>
</tr>
<tr>
<td>865G</td>
<td>Springdale</td>
<td>82865G (GMCH)</td>
<td>ICH5/ICH5R</td>
<td>May 2003</td>
<td>Pentium 4</td>
<td>400/533/800 MHz</td>
<td>No</td>
<td>DDR 266/333/400</td>
<td>4GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>AGP 8x &amp; Integrated</td>
</tr>
<tr>
<td>865P</td>
<td>Springdale</td>
<td>82865P</td>
<td>ICH5</td>
<td>May 2003</td>
<td>Pentium 4, Celeron D</td>
<td>400/533 MHz</td>
<td>No</td>
<td>DDR 266/333</td>
<td>4GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>AGP 8X</td>
</tr>
<tr>
<td>865PE</td>
<td>Springdale</td>
<td>82865PE</td>
<td>ICH5/ICH5R</td>
<td>May 2003</td>
<td>Pentium 4, Celeron D</td>
<td>400/533/800 MHz</td>
<td>No</td>
<td>DDR 266/333/400</td>
<td>4GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>AGP 8x</td>
</tr>
<tr>
<td>848P</td>
<td></td>
<td>82848P (MCH)</td>
<td>ICH5/ICH5R</td>
<td>August 2003</td>
<td>Celeron, Celeron D, Pentium 4</td>
<td>400/533/800 MHz</td>
<td>No</td>
<td>DDR 266/333/400</td>
<td>2 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>AGP 8x</td>
</tr>
<tr>
<td>865GV</td>
<td></td>
<td>82865GV (GMCH)</td>
<td>ICH5/ICH5R</td>
<td>September 2003</td>
<td>Pentium 4</td>
<td>400/533/800 MHz</td>
<td>No</td>
<td>DDR 266/333/400</td>
<td>4GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>Integrated</td>
</tr>
</table>
<ul>
<li>E7500 (Plumas)
<ul>
<li>Similar feature set to 860, but uses dual-channel DDR, and has support for PCI-X, but not AGP.
<ul>
<li>Sub-versions:</li>
<li>E7501 - Mostly the same as E7500, but with support for 533 MHz bus and USB 2.0.</li>
<li>E7505 (Placer) - E7501 with AGP 8x.</li>
</ul>
</li>
</ul>
</li>
<li>E7205 (Granite Bay)
<ul>
<li>Workstation chipset, supports AGP 8x and dual-channel DDR. Other features are the same as 845PE.</li>
</ul>
</li>
<li>875P (Canterwood)
<ul>
<li>Similar to E7205, but adds support for 800 MHz bus, DDR at 400 MHz, Communications Streaming Architecture (CSA), <a href="/wiki/Serial_ATA.html" title="Serial ATA">Serial ATA</a> (with <a href="/wiki/Redundant_array_of_independent_disks.html" title="Redundant array of independent disks">RAID</a> in certain configurations) and Performance Acceleration Technology (PAT), a mode deigned to cut down memory latency.</li>
</ul>
</li>
<li>865PE (Springdale)
<ul>
<li>875P without PAT, though it was possible to enable PAT in some early revisions. Also lacks ECC Memory support.
<ul>
<li>Sub-versions:</li>
<li>865P - The same as 865PE, but only supports 533 MHz bus and 333 MHz memory.</li>
<li>848P - Single memory channel version of 865PE.</li>
</ul>
</li>
</ul>
</li>
<li>865G (Springdale-G)
<ul>
<li>865PE with integrated graphics (Intel Extreme Graphics 2). PAT never supported in any revisions.
<ul>
<li>Sub-versions:</li>
<li>865GL - 865G without external AGP slot.</li>
</ul>
</li>
</ul>
</li>
<li>E7525 (Tumwater)
<ul>
<li>Dual Xeon, supports an 800 MHz bus, PCI Express and DDR-II. Other features are the same as 875/865.
<ul>
<li>Sub-versions:</li>
<li>E7520/E7320 (Lindenhurst) - Same feature-set as E7525, but has the PCI Express links set out in a way better suited to servers than workstations. In spite of the different names, there is no difference between the E7520 and .</li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium M Chipsets">edit</a>]</div>
<p><a name="Pentium_M_Chipsets" id="Pentium_M_Chipsets"></a></p>
<h3><a href="/wiki/Pentium_M.html" title="Pentium M">Pentium M</a> Chipsets</h3>
<ul>
<li>855PM (Odem)
<ul>
<li>Similar feature-set to desktop 845E chipset, but optimised for low-power usage, in combination with the Pentium-M. Also has a CSA bus for the wireless chipset component.</li>
</ul>
</li>
<li>855GM (Montara-GM)
<ul>
<li>855PM with added graphics core (same design as 865G). Also has the capability to use an external AGP card.
<ul>
<li>Sub-versions:</li>
<li>855GME - Supports 333 MHz memory.</li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Itanium Chipsets">edit</a>]</div>
<p><a name="Itanium_Chipsets" id="Itanium_Chipsets"></a></p>
<h3><a href="/wiki/Itanium.html" title="Itanium">Itanium</a> Chipsets</h3>
<ul>
<li>460GX
<ul>
<li>A 4x0 series chipset in name, but actually uses "expander buses", similar in design to Hub-Link. Supports Quad-Channel 100 MHz SDRAM and PCI-X.</li>
</ul>
</li>
<li>E8870
<ul>
<li>Supports 400 MHz bus on Itanium 2. Memory interface is natively Quad-Channel 800 MHz RDRAM, but uses Memory Repeater Hubs to support DDR memory.</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 9xx Chipsets">edit</a>]</div>
<p><a name="9xx_Chipsets"></a></p>
<h2>9xx Chipsets</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Core 2 Duo Chipsets">edit</a>]</div>
<p><a name="Core_2_Duo_Chipsets" id="Core_2_Duo_Chipsets"></a></p>
<h3><a href="/wiki/Core_2_Duo.html" title="Core 2 Duo">Core 2 Duo</a> Chipsets</h3>
<p>All Core 2 Duo chipsets also support Pentium D, Pentium 4 and Celeron D processors.</p>
<p>Detail Table:</p>
<table class="wikitable">
<tr>
<th>Chipset</th>
<th>Code Name</th>
<th>Part numbers</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Processors</th>
<th>Extreme Processors</th>
<th>FSB</th>
<th>SMP</th>
<th>Memory types</th>
<th>Max. memory</th>
<th>Memory banks</th>
<th>Parity/ECC</th>
<th>PCI Type</th>
<th>Graphics</th>
</tr>
<tr>
<td>975X</td>
<td>Glenwood</td>
<td></td>
<td>ICH7/ICH7R/ICH7-DH</td>
<td>June 2006</td>
<td>Core 2 Duo</td>
<td>Core 2 Extreme, Pentium Extreme</td>
<td>533/800/1066 MHz</td>
<td>No</td>
<td>DDR2 533/667</td>
<td>8GB</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>1x PCI-Express x16 or 2x PCI-Express x 8</td>
</tr>
<tr>
<td>P965</td>
<td>Broadwater</td>
<td></td>
<td>ICH8/ICH8R/ICH8-DH</td>
<td>June 2006</td>
<td>Core 2 Duo</td>
<td>-</td>
<td>533/800/1066 MHz</td>
<td>No</td>
<td>DDR2 533/667/800</td>
<td>8GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>PCI-Express x16</td>
</tr>
</table>
<p>Summary:</p>
<ul>
<li>975X (Glenwood)
<ul>
<li>Update of 955X, with support for ATI Crossfire Dual Graphics solutions and 65 nm processors (including Core 2 Duo, though due to voltage differences, few 975X motherboards support Core 2 Duo).</li>
</ul>
</li>
<li>P965 (Broadwater)
<ul>
<li>Update on 945P, no native PATA support, improved memory controller with support for DDR-II at 800MHz and formal Core 2 Duo support.</li>
</ul>
</li>
<li>G965 (BroadwaterG)
<ul>
<li>A version of P965 that has a <a href="/wiki/Intel_GMA.html" title="Intel GMA">GMA X3000</a> integrated graphics core.</li>
</ul>
</li>
<li>Q965 (Broadwater)
<ul>
<li>Expected G965 intended for Intel's vPro office computing brand, with GMA 3000 instead of GMA X3000. Supports an ADD2 card to add a second display.
<ul>
<li>Sub-versions:</li>
<li>Q963 - Q965 without an external graphics interface or support for ADD2.</li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium 4/D/XE Chipsets">edit</a>]</div>
<p><a name="Pentium_4.2FD.2FXE_Chipsets" id="Pentium_4.2FD.2FXE_Chipsets"></a></p>
<h3>Pentium 4/<a href="/wiki/Pentium_D.html" title="Pentium D">D</a>/<a href="/wiki/Pentium_Extreme_Edition.html" title="Pentium Extreme Edition">XE</a> Chipsets</h3>
<ul>
<li>915P (Grantsdale)
<ul>
<li>Supports Pentium 4 on an 800 MHz bus. Uses DDR memory up to 400 MHz, or <a href="/wiki/DDR2_SDRAM.html" title="DDR2 SDRAM">DDR-II</a> at 533 MHz. Replaces AGP and CSA with PCI Express, and also supports "Matrix RAID", a RAID mode designed to allow the usage of RAID levels 0 and 1 with two hard drives.
<ul>
<li>Sub-versions:</li>
<li>915PL - Cut-down version of 915P with no support for DDR-II and only supporting 2GB of memory.</li>
</ul>
</li>
</ul>
</li>
<li>915G (Grantsdale-G)
<ul>
<li>915P with an integrated graphics core <a href="/wiki/Intel_GMA.html" title="Intel GMA">GMA 900</a>. The core is compliant with Vertex and Pixel shader versions 2.0, and has similar functionality to GeForce FX 5200 64bit and Radeon 9100 IGP, though it does not have Transform &amp; Lighting (T&amp;L) features.
<ul>
<li>Sub-versions:</li>
<li>915GL - Same feature reductions as 915PL, but supports 4GB of memory. No support for external graphics cards.</li>
<li>915GV - Same as 915G, but has no way of adding an external graphics card.</li>
<li>910GL - No support for external graphics cards or 800 MHz bus.</li>
</ul>
</li>
</ul>
</li>
<li>925X (Alderwood)
<ul>
<li>Higher end version of 915. Supports another PAT-like mode and ECC memory, and exclusively uses DDR-II RAM.
<ul>
<li>Sub-versions:</li>
<li>925XE - Supports a 1066 MHz bus.</li>
</ul>
</li>
</ul>
</li>
<li>945P (Lakeport)
<ul>
<li>Update on 915P, with support for Serial ATA II, RAID mode 5, an improved memory controller with support for DDR-II at 667 MHz and additional PCI-Express lanes. Support for DDR-I is dropped. Formal dual-core support was added to this chipset.
<ul>
<li>Sub-versions:</li>
<li>945PL - No support for 1066 MHz bus, only supports 2GB of memory.</li>
</ul>
</li>
</ul>
</li>
<li>945G (Lakeport-G)
<ul>
<li>A version of the 945P that has a <a href="/wiki/Intel_GMA.html" title="Intel GMA">GMA 950</a> integrated graphics core, supports a 1066 MHz bus.
<ul>
<li>Sub-versions:</li>
<li>945GZ - Same feature reductions as 945PL but with an integrated graphics core. No support for external graphics cards.</li>
</ul>
</li>
</ul>
</li>
<li>955X (Glenwood)
<ul>
<li>Update for 925X, with additional features of "Lakeport" eg. PAT features and ECC memory, and uses DDR2.</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium M Chipsets">edit</a>]</div>
<p><a name="Pentium_M_Chipsets_2" id="Pentium_M_Chipsets_2"></a></p>
<h3><a href="/wiki/Pentium_M.html" title="Pentium M">Pentium M</a> Chipsets</h3>
<ul>
<li>910GML</li>
<li>910GMZ</li>
<li>915PM (Alviso)
<ul>
<li>Mobile equivalent to 915P chipset.</li>
</ul>
</li>
<li>915GM (Alviso-GM)
<ul>
<li>Mobile equivalent to 915G chipset</li>
</ul>
</li>
<li>945PM/GM (Calistoga)</li>
</ul>
<p><i>Note: Officially, no 9xx chipset can have its FSB adjusted more than 10% outside of "normal" values (i.e. 533 MHz, 800 MHz and 1066 MHz). Some manufacturers have managed to circumvent this feature.</i></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Notes">edit</a>]</div>
<p><a name="Notes" id="Notes"></a></p>
<h2>Notes</h2>
<p><cite id="fn_1"><a  title="">Note 1:</a></cite> The Pentium Pro, Pentium II/III, and the Celerons based on them are essentially the same design with minor internal revisions and varying cache designs. Because of this, the same chipset can be used for <a href="/wiki/Socket_8.html" title="Socket 8">Socket 8</a>, <a href="/wiki/Socket_370.html" title="Socket 370">Socket 370</a>, <a href="/wiki/Slot_1.html" title="Slot 1">Slot 1</a>, or <a href="/wiki/Slot_2.html" title="Slot 2">Slot 2</a> designs with any CPU in the <a href="/wiki/Intel_P6.html" title="Intel P6">P6</a> family. In practice however, newer chipset designs are usually only made for the newer processor packages, and older ones may not be updated to accommodate for recent package designs. In addition, certain chipsets may be implemented in motherboards with different processor packages, much like how the 440FX could be used either with a Socket 8 Pentium Pro or Slot 1 Pentium II.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: External links">edit</a>]</div>
<p><a name="External_links" id="External_links"></a></p>
<h2>External links</h2>
<ul>
<li><a  class="external text" title="http://developer.intel.com/products/chipsets/">Intel Chipsets Product List</a></li>
<li><a  class="external text" title="http://users.erols.com/chare/chipsets.htm">Chris Hare's Chipset Specs</a></li>
</ul>


<!-- Saved in parser cache with key enwiki:pcache:idhash:411523-0!1!0!default!!en!2 and timestamp 20060909100825 -->
<div class="printfooter">
Retrieved from "<a </div>
			<div id="catlinks"><p class='catlinks'><a  title="Special:Categories">Categories</a>: <span dir='ltr'><a  title="Category:Motherboard">Motherboard</a></span> | <span dir='ltr'><a  title="Category:Intel">Intel</a></span> | <span dir='ltr'><a  title="Category:Computer lists">Computer lists</a></span></p></div>			<!-- end content -->
			<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<ul>
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/List_of_Intel_chipsets.html">Article</a></li>
				 <li id="ca-talk"><a >Discussion</a></li>
				 <li id="ca-edit"><a >Edit this page</a></li>
				 <li id="ca-history"><a >History</a></li>
		</ul>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a >Sign in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(/images/wiki-en.png);" href="/wiki/Main_Page.html" title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage"><a href="/wiki/Main_Page.html">Main Page</a></li>
				<li id="n-portal"><a >Community Portal</a></li>
				<li id="n-Featured-articles"><a >Featured articles</a></li>
				<li id="n-currentevents"><a >Current events</a></li>
				<li id="n-recentchanges"><a >Recent changes</a></li>
				<li id="n-randompage"><a >Random article</a></li>
				<li id="n-help"><a >Help</a></li>
				<li id="n-contact"><a >Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a >Donations</a></li>
			</ul>
		</div>
	</div>
		<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/wiki/Special:Search" id="searchform"><div>
				<input id="searchInput" name="search" type="text" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" value="Search" />
			</div></form>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a >What links here</a></li>
				<li id="t-recentchangeslinked"><a >Related changes</a></li>
<li id="t-upload"><a >Upload file</a></li>
<li id="t-specialpages"><a >Special pages</a></li>
				<li id="t-print"><a >Printable version</a></li>				<li id="t-permalink"><a >Permanent link</a></li><li id="t-cite"><a >Cite this article</a></li>			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a ><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="MediaWiki" /></a></div>
				<div id="f-copyrightico"><a ><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
				<li id="lastmod"> This page was last modified 06:38, 19 August 2006.</li>
				<li id="copyright">All text is available under the terms of the <a class='internal'  title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal'  title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the Wikimedia Foundation, Inc.<br /></li>
				<li id="privacy"><a  title="wikimedia:Privacy policy">Privacy policy</a></li>
				<li id="about"><a  title="Wikipedia:About">About Wikipedia</a></li>
				<li id="disclaimer"><a  title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
		
	
		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
</div>
<!-- Served by srv50 in 0.118 secs. --></body></html>
