# Object-Detection-on-FPGA



## Step 1

Using vivado we connect the DPU ip with ZYNQ Ultrascale MPSoC with required clocks and resets
The block diagram is as follows
![Hardware](hardware.png)
Exact steps to be taken to create this could be found ![here](https://github.com/Xilinx/Vitis-AI/blob/master/dsa/DPU-TRD/prj/Vivado/README.md)
