#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jul 10 13:27:35 2021
# Process ID: 15248
# Current directory: C:/Users/simge/OneDrive/Masaüstü/dcd-playground
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14996 C:\Users\simge\OneDrive\Masaüstü\dcd-playground\DCD_Final.xpr
# Log file: C:/Users/simge/OneDrive/Masaüstü/dcd-playground/vivado.log
# Journal file: C:/Users/simge/OneDrive/Masaüstü/dcd-playground\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 681.066 ; gain = 57.965
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.srcs/sources_1/new/Executer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Executer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.srcs/sources_1/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.srcs/sources_1/new/Nbitfulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nbitfulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.srcs/sources_1/new/PCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.srcs/sources_1/new/Processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.srcs/sources_1/new/dataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.srcs/sources_1/new/extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.srcs/sources_1/new/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.sim/sim_1/behav/xsim'
"xelab -wto 2a58b531f6a246958f49ccdec22b13cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2a58b531f6a246958f49ccdec22b13cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.srcs/sources_1/new/Processor.sv:40]
WARNING: [VRFC 10-3823] variable 'mux2Res' might have multiple concurrent drivers [C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.srcs/sources_1/new/Executer.sv:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Nbitfulladder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.Executer
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/simge/OneDrive/Masaüstü/dcd-playground/DCD_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 723.324 ; gain = 27.945
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 10 13:28:45 2021...
