[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenForDec/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 203
LIB: work
FILE: ${SURELOG_DIR}/tests/GenForDec/dut.sv
n<> u<202> t<Top_level_rule> c<1> l<2:1> el<21:1>
  n<> u<1> t<Null_rule> p<202> s<201> l<2:1> el<2:1>
  n<> u<201> t<Source_text> p<202> c<200> l<2:1> el<20:10>
    n<> u<200> t<Description> p<201> c<199> l<2:1> el<20:10>
      n<> u<199> t<Module_declaration> p<200> c<5> l<2:1> el<20:10>
        n<> u<5> t<Module_nonansi_header> p<199> c<2> s<51> l<2:1> el<2:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<2:1> el<2:7>
          n<top> u<3> t<StringConst> p<5> s<4> l<2:8> el<2:11>
          n<> u<4> t<List_of_ports> p<5> l<2:11> el<2:13>
        n<> u<51> t<Module_item> p<199> c<50> s<97> l<4:4> el<6:7>
          n<> u<50> t<Non_port_module_item> p<51> c<49> l<4:4> el<6:7>
            n<> u<49> t<Module_or_generate_item> p<50> c<48> l<4:4> el<6:7>
              n<> u<48> t<Module_common_item> p<49> c<47> l<4:4> el<6:7>
                n<> u<47> t<Loop_generate_construct> p<48> c<11> l<4:4> el<6:7>
                  n<> u<11> t<Genvar_initialization> p<47> c<6> s<21> l<4:9> el<4:14>
                    n<i> u<6> t<StringConst> p<11> s<10> l<4:9> el<4:10>
                    n<> u<10> t<Constant_expression> p<11> c<9> l<4:13> el<4:14>
                      n<> u<9> t<Constant_primary> p<10> c<8> l<4:13> el<4:14>
                        n<> u<8> t<Primary_literal> p<9> c<7> l<4:13> el<4:14>
                          n<3> u<7> t<IntConst> p<8> l<4:13> el<4:14>
                  n<> u<21> t<Constant_expression> p<47> c<15> s<24> l<4:16> el<4:21>
                    n<> u<15> t<Constant_expression> p<21> c<14> s<20> l<4:16> el<4:17>
                      n<> u<14> t<Constant_primary> p<15> c<13> l<4:16> el<4:17>
                        n<> u<13> t<Primary_literal> p<14> c<12> l<4:16> el<4:17>
                          n<i> u<12> t<StringConst> p<13> l<4:16> el<4:17>
                    n<> u<20> t<BinOp_Great> p<21> s<19> l<4:18> el<4:19>
                    n<> u<19> t<Constant_expression> p<21> c<18> l<4:20> el<4:21>
                      n<> u<18> t<Constant_primary> p<19> c<17> l<4:20> el<4:21>
                        n<> u<17> t<Primary_literal> p<18> c<16> l<4:20> el<4:21>
                          n<0> u<16> t<IntConst> p<17> l<4:20> el<4:21>
                  n<> u<24> t<Genvar_iteration> p<47> c<22> s<46> l<4:24> el<4:27>
                    n<i> u<22> t<StringConst> p<24> s<23> l<4:24> el<4:25>
                    n<> u<23> t<IncDec_MinusMinus> p<24> l<4:25> el<4:27>
                  n<> u<46> t<Generate_item> p<47> c<45> l<4:29> el<6:7>
                    n<> u<45> t<Generate_begin_end_block> p<46> c<43> l<4:29> el<6:7>
                      n<> u<43> t<Generate_item> p<45> c<42> s<44> l<5:7> el<5:28>
                        n<> u<42> t<Module_or_generate_item> p<43> c<41> l<5:7> el<5:28>
                          n<> u<41> t<Module_common_item> p<42> c<40> l<5:7> el<5:28>
                            n<> u<40> t<Continuous_assign> p<41> c<39> l<5:7> el<5:28>
                              n<> u<39> t<List_of_net_assignments> p<40> c<38> l<5:14> el<5:27>
                                n<> u<38> t<Net_assignment> p<39> c<33> l<5:14> el<5:27>
                                  n<> u<33> t<Net_lvalue> p<38> c<26> s<37> l<5:14> el<5:20>
                                    n<> u<26> t<Ps_or_hierarchical_identifier> p<33> c<25> s<32> l<5:14> el<5:17>
                                      n<tmp> u<25> t<StringConst> p<26> l<5:14> el<5:17>
                                    n<> u<32> t<Constant_select> p<33> c<31> l<5:17> el<5:20>
                                      n<> u<31> t<Constant_bit_select> p<32> c<30> l<5:17> el<5:20>
                                        n<> u<30> t<Constant_expression> p<31> c<29> l<5:18> el<5:19>
                                          n<> u<29> t<Constant_primary> p<30> c<28> l<5:18> el<5:19>
                                            n<> u<28> t<Primary_literal> p<29> c<27> l<5:18> el<5:19>
                                              n<i> u<27> t<StringConst> p<28> l<5:18> el<5:19>
                                  n<> u<37> t<Expression> p<38> c<36> l<5:23> el<5:27>
                                    n<> u<36> t<Primary> p<37> c<35> l<5:23> el<5:27>
                                      n<> u<35> t<Primary_literal> p<36> c<34> l<5:23> el<5:27>
                                        n<> u<34> t<Number_1Tickb1> p<35> l<5:23> el<5:27>
                      n<> u<44> t<END> p<45> l<6:4> el<6:7>
        n<> u<97> t<Module_item> p<199> c<96> s<147> l<8:4> el<10:7>
          n<> u<96> t<Non_port_module_item> p<97> c<95> l<8:4> el<10:7>
            n<> u<95> t<Module_or_generate_item> p<96> c<94> l<8:4> el<10:7>
              n<> u<94> t<Module_common_item> p<95> c<93> l<8:4> el<10:7>
                n<> u<93> t<Loop_generate_construct> p<94> c<57> l<8:4> el<10:7>
                  n<> u<57> t<Genvar_initialization> p<93> c<52> s<67> l<8:9> el<8:14>
                    n<i> u<52> t<StringConst> p<57> s<56> l<8:9> el<8:10>
                    n<> u<56> t<Constant_expression> p<57> c<55> l<8:13> el<8:14>
                      n<> u<55> t<Constant_primary> p<56> c<54> l<8:13> el<8:14>
                        n<> u<54> t<Primary_literal> p<55> c<53> l<8:13> el<8:14>
                          n<0> u<53> t<IntConst> p<54> l<8:13> el<8:14>
                  n<> u<67> t<Constant_expression> p<93> c<61> s<70> l<8:16> el<8:21>
                    n<> u<61> t<Constant_expression> p<67> c<60> s<66> l<8:16> el<8:17>
                      n<> u<60> t<Constant_primary> p<61> c<59> l<8:16> el<8:17>
                        n<> u<59> t<Primary_literal> p<60> c<58> l<8:16> el<8:17>
                          n<i> u<58> t<StringConst> p<59> l<8:16> el<8:17>
                    n<> u<66> t<BinOp_Less> p<67> s<65> l<8:18> el<8:19>
                    n<> u<65> t<Constant_expression> p<67> c<64> l<8:20> el<8:21>
                      n<> u<64> t<Constant_primary> p<65> c<63> l<8:20> el<8:21>
                        n<> u<63> t<Primary_literal> p<64> c<62> l<8:20> el<8:21>
                          n<2> u<62> t<IntConst> p<63> l<8:20> el<8:21>
                  n<> u<70> t<Genvar_iteration> p<93> c<68> s<92> l<8:24> el<8:27>
                    n<i> u<68> t<StringConst> p<70> s<69> l<8:24> el<8:25>
                    n<> u<69> t<IncDec_PlusPlus> p<70> l<8:25> el<8:27>
                  n<> u<92> t<Generate_item> p<93> c<91> l<8:29> el<10:7>
                    n<> u<91> t<Generate_begin_end_block> p<92> c<89> l<8:29> el<10:7>
                      n<> u<89> t<Generate_item> p<91> c<88> s<90> l<9:7> el<9:28>
                        n<> u<88> t<Module_or_generate_item> p<89> c<87> l<9:7> el<9:28>
                          n<> u<87> t<Module_common_item> p<88> c<86> l<9:7> el<9:28>
                            n<> u<86> t<Continuous_assign> p<87> c<85> l<9:7> el<9:28>
                              n<> u<85> t<List_of_net_assignments> p<86> c<84> l<9:14> el<9:27>
                                n<> u<84> t<Net_assignment> p<85> c<79> l<9:14> el<9:27>
                                  n<> u<79> t<Net_lvalue> p<84> c<72> s<83> l<9:14> el<9:20>
                                    n<> u<72> t<Ps_or_hierarchical_identifier> p<79> c<71> s<78> l<9:14> el<9:17>
                                      n<tmp> u<71> t<StringConst> p<72> l<9:14> el<9:17>
                                    n<> u<78> t<Constant_select> p<79> c<77> l<9:17> el<9:20>
                                      n<> u<77> t<Constant_bit_select> p<78> c<76> l<9:17> el<9:20>
                                        n<> u<76> t<Constant_expression> p<77> c<75> l<9:18> el<9:19>
                                          n<> u<75> t<Constant_primary> p<76> c<74> l<9:18> el<9:19>
                                            n<> u<74> t<Primary_literal> p<75> c<73> l<9:18> el<9:19>
                                              n<i> u<73> t<StringConst> p<74> l<9:18> el<9:19>
                                  n<> u<83> t<Expression> p<84> c<82> l<9:23> el<9:27>
                                    n<> u<82> t<Primary> p<83> c<81> l<9:23> el<9:27>
                                      n<> u<81> t<Primary_literal> p<82> c<80> l<9:23> el<9:27>
                                        n<> u<80> t<Number_1Tickb1> p<81> l<9:23> el<9:27>
                      n<> u<90> t<END> p<91> l<10:4> el<10:7>
        n<> u<147> t<Module_item> p<199> c<146> s<197> l<12:4> el<14:7>
          n<> u<146> t<Non_port_module_item> p<147> c<145> l<12:4> el<14:7>
            n<> u<145> t<Module_or_generate_item> p<146> c<144> l<12:4> el<14:7>
              n<> u<144> t<Module_common_item> p<145> c<143> l<12:4> el<14:7>
                n<> u<143> t<Loop_generate_construct> p<144> c<103> l<12:4> el<14:7>
                  n<> u<103> t<Genvar_initialization> p<143> c<98> s<113> l<12:9> el<12:14>
                    n<i> u<98> t<StringConst> p<103> s<102> l<12:9> el<12:10>
                    n<> u<102> t<Constant_expression> p<103> c<101> l<12:13> el<12:14>
                      n<> u<101> t<Constant_primary> p<102> c<100> l<12:13> el<12:14>
                        n<> u<100> t<Primary_literal> p<101> c<99> l<12:13> el<12:14>
                          n<0> u<99> t<IntConst> p<100> l<12:13> el<12:14>
                  n<> u<113> t<Constant_expression> p<143> c<107> s<120> l<12:16> el<12:21>
                    n<> u<107> t<Constant_expression> p<113> c<106> s<112> l<12:16> el<12:17>
                      n<> u<106> t<Constant_primary> p<107> c<105> l<12:16> el<12:17>
                        n<> u<105> t<Primary_literal> p<106> c<104> l<12:16> el<12:17>
                          n<i> u<104> t<StringConst> p<105> l<12:16> el<12:17>
                    n<> u<112> t<BinOp_Less> p<113> s<111> l<12:18> el<12:19>
                    n<> u<111> t<Constant_expression> p<113> c<110> l<12:20> el<12:21>
                      n<> u<110> t<Constant_primary> p<111> c<109> l<12:20> el<12:21>
                        n<> u<109> t<Primary_literal> p<110> c<108> l<12:20> el<12:21>
                          n<2> u<108> t<IntConst> p<109> l<12:20> el<12:21>
                  n<> u<120> t<Genvar_iteration> p<143> c<114> s<142> l<12:24> el<12:28>
                    n<i> u<114> t<StringConst> p<120> s<115> l<12:24> el<12:25>
                    n<> u<115> t<AssignOp_Add> p<120> s<119> l<12:25> el<12:27>
                    n<> u<119> t<Constant_expression> p<120> c<118> l<12:27> el<12:28>
                      n<> u<118> t<Constant_primary> p<119> c<117> l<12:27> el<12:28>
                        n<> u<117> t<Primary_literal> p<118> c<116> l<12:27> el<12:28>
                          n<1> u<116> t<IntConst> p<117> l<12:27> el<12:28>
                  n<> u<142> t<Generate_item> p<143> c<141> l<12:30> el<14:7>
                    n<> u<141> t<Generate_begin_end_block> p<142> c<139> l<12:30> el<14:7>
                      n<> u<139> t<Generate_item> p<141> c<138> s<140> l<13:7> el<13:28>
                        n<> u<138> t<Module_or_generate_item> p<139> c<137> l<13:7> el<13:28>
                          n<> u<137> t<Module_common_item> p<138> c<136> l<13:7> el<13:28>
                            n<> u<136> t<Continuous_assign> p<137> c<135> l<13:7> el<13:28>
                              n<> u<135> t<List_of_net_assignments> p<136> c<134> l<13:14> el<13:27>
                                n<> u<134> t<Net_assignment> p<135> c<129> l<13:14> el<13:27>
                                  n<> u<129> t<Net_lvalue> p<134> c<122> s<133> l<13:14> el<13:20>
                                    n<> u<122> t<Ps_or_hierarchical_identifier> p<129> c<121> s<128> l<13:14> el<13:17>
                                      n<tmp> u<121> t<StringConst> p<122> l<13:14> el<13:17>
                                    n<> u<128> t<Constant_select> p<129> c<127> l<13:17> el<13:20>
                                      n<> u<127> t<Constant_bit_select> p<128> c<126> l<13:17> el<13:20>
                                        n<> u<126> t<Constant_expression> p<127> c<125> l<13:18> el<13:19>
                                          n<> u<125> t<Constant_primary> p<126> c<124> l<13:18> el<13:19>
                                            n<> u<124> t<Primary_literal> p<125> c<123> l<13:18> el<13:19>
                                              n<i> u<123> t<StringConst> p<124> l<13:18> el<13:19>
                                  n<> u<133> t<Expression> p<134> c<132> l<13:23> el<13:27>
                                    n<> u<132> t<Primary> p<133> c<131> l<13:23> el<13:27>
                                      n<> u<131> t<Primary_literal> p<132> c<130> l<13:23> el<13:27>
                                        n<> u<130> t<Number_1Tickb1> p<131> l<13:23> el<13:27>
                      n<> u<140> t<END> p<141> l<14:4> el<14:7>
        n<> u<197> t<Module_item> p<199> c<196> s<198> l<16:3> el<18:7>
          n<> u<196> t<Non_port_module_item> p<197> c<195> l<16:3> el<18:7>
            n<> u<195> t<Module_or_generate_item> p<196> c<194> l<16:3> el<18:7>
              n<> u<194> t<Module_common_item> p<195> c<193> l<16:3> el<18:7>
                n<> u<193> t<Loop_generate_construct> p<194> c<153> l<16:3> el<18:7>
                  n<> u<153> t<Genvar_initialization> p<193> c<148> s<163> l<16:8> el<16:13>
                    n<i> u<148> t<StringConst> p<153> s<152> l<16:8> el<16:9>
                    n<> u<152> t<Constant_expression> p<153> c<151> l<16:12> el<16:13>
                      n<> u<151> t<Constant_primary> p<152> c<150> l<16:12> el<16:13>
                        n<> u<150> t<Primary_literal> p<151> c<149> l<16:12> el<16:13>
                          n<3> u<149> t<IntConst> p<150> l<16:12> el<16:13>
                  n<> u<163> t<Constant_expression> p<193> c<157> s<170> l<16:15> el<16:20>
                    n<> u<157> t<Constant_expression> p<163> c<156> s<162> l<16:15> el<16:16>
                      n<> u<156> t<Constant_primary> p<157> c<155> l<16:15> el<16:16>
                        n<> u<155> t<Primary_literal> p<156> c<154> l<16:15> el<16:16>
                          n<i> u<154> t<StringConst> p<155> l<16:15> el<16:16>
                    n<> u<162> t<BinOp_Great> p<163> s<161> l<16:17> el<16:18>
                    n<> u<161> t<Constant_expression> p<163> c<160> l<16:19> el<16:20>
                      n<> u<160> t<Constant_primary> p<161> c<159> l<16:19> el<16:20>
                        n<> u<159> t<Primary_literal> p<160> c<158> l<16:19> el<16:20>
                          n<0> u<158> t<IntConst> p<159> l<16:19> el<16:20>
                  n<> u<170> t<Genvar_iteration> p<193> c<164> s<192> l<16:23> el<16:27>
                    n<i> u<164> t<StringConst> p<170> s<165> l<16:23> el<16:24>
                    n<> u<165> t<AssignOp_Sub> p<170> s<169> l<16:24> el<16:26>
                    n<> u<169> t<Constant_expression> p<170> c<168> l<16:26> el<16:27>
                      n<> u<168> t<Constant_primary> p<169> c<167> l<16:26> el<16:27>
                        n<> u<167> t<Primary_literal> p<168> c<166> l<16:26> el<16:27>
                          n<1> u<166> t<IntConst> p<167> l<16:26> el<16:27>
                  n<> u<192> t<Generate_item> p<193> c<191> l<16:29> el<18:7>
                    n<> u<191> t<Generate_begin_end_block> p<192> c<189> l<16:29> el<18:7>
                      n<> u<189> t<Generate_item> p<191> c<188> s<190> l<17:7> el<17:28>
                        n<> u<188> t<Module_or_generate_item> p<189> c<187> l<17:7> el<17:28>
                          n<> u<187> t<Module_common_item> p<188> c<186> l<17:7> el<17:28>
                            n<> u<186> t<Continuous_assign> p<187> c<185> l<17:7> el<17:28>
                              n<> u<185> t<List_of_net_assignments> p<186> c<184> l<17:14> el<17:27>
                                n<> u<184> t<Net_assignment> p<185> c<179> l<17:14> el<17:27>
                                  n<> u<179> t<Net_lvalue> p<184> c<172> s<183> l<17:14> el<17:20>
                                    n<> u<172> t<Ps_or_hierarchical_identifier> p<179> c<171> s<178> l<17:14> el<17:17>
                                      n<tmp> u<171> t<StringConst> p<172> l<17:14> el<17:17>
                                    n<> u<178> t<Constant_select> p<179> c<177> l<17:17> el<17:20>
                                      n<> u<177> t<Constant_bit_select> p<178> c<176> l<17:17> el<17:20>
                                        n<> u<176> t<Constant_expression> p<177> c<175> l<17:18> el<17:19>
                                          n<> u<175> t<Constant_primary> p<176> c<174> l<17:18> el<17:19>
                                            n<> u<174> t<Primary_literal> p<175> c<173> l<17:18> el<17:19>
                                              n<i> u<173> t<StringConst> p<174> l<17:18> el<17:19>
                                  n<> u<183> t<Expression> p<184> c<182> l<17:23> el<17:27>
                                    n<> u<182> t<Primary> p<183> c<181> l<17:23> el<17:27>
                                      n<> u<181> t<Primary_literal> p<182> c<180> l<17:23> el<17:27>
                                        n<> u<180> t<Number_1Tickb1> p<181> l<17:23> el<17:27>
                      n<> u<190> t<END> p<191> l<18:4> el<18:7>
        n<> u<198> t<ENDMODULE> p<199> l<20:1> el<20:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenForDec/dut.sv:2:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenForDec/dut.sv:2:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             6
Begin                                                  4
BitSelect                                              4
Constant                                              14
ContAssign                                             4
Design                                                 1
GenFor                                                 4
Module                                                 1
Operation                                              6
RefObj                                                12
RefVar                                                 4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenForDec/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiInternalScope:
  \_GenFor: (work@top), line:4:4, endln:6:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiFullName:work@top
    |vpiVariables:
    \_RefVar: (work@top.i), line:4:9, endln:4:10
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiName:i
      |vpiFullName:work@top.i
    |vpiInternalScope:
    \_Begin: (work@top), line:4:29, endln:6:7
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiFullName:work@top
      |vpiImportTypespec:
      \_LogicNet: (work@top.tmp), line:5:17, endln:5:20
        |vpiParent:
        \_Begin: (work@top), line:4:29, endln:6:7
        |vpiName:tmp
        |vpiFullName:work@top.tmp
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@top.i), line:5:18, endln:5:19
        |vpiParent:
        \_Begin: (work@top), line:4:29, endln:6:7
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiNetType:1
      |vpiStmt:
      \_ContAssign: , line:5:14, endln:5:27
        |vpiParent:
        \_Begin: (work@top), line:4:29, endln:6:7
        |vpiRhs:
        \_Constant: , line:5:23, endln:5:27
          |vpiParent:
          \_ContAssign: , line:5:14, endln:5:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_BitSelect: (work@top.tmp), line:5:17, endln:5:20
          |vpiParent:
          \_ContAssign: , line:5:14, endln:5:27
          |vpiName:tmp
          |vpiFullName:work@top.tmp
          |vpiActual:
          \_LogicNet: (work@top.tmp), line:5:17, endln:5:20
          |vpiIndex:
          \_RefObj: (work@top.i), line:5:18, endln:5:19
            |vpiParent:
            \_BitSelect: (work@top.tmp), line:5:17, endln:5:20
            |vpiName:i
            |vpiFullName:work@top.i
            |vpiActual:
            \_LogicNet: (work@top.i), line:5:18, endln:5:19
    |vpiImportTypespec:
    \_RefVar: (work@top.i), line:4:9, endln:4:10
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:4:16, endln:4:17
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:4:24, endln:4:25
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:4:9, endln:4:14
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiRhs:
      \_Constant: , line:4:13, endln:4:14
        |vpiParent:
        \_Assignment: , line:4:9, endln:4:14
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@top.i), line:4:9, endln:4:10
    |vpiCondition:
    \_Operation: , line:4:16, endln:4:21
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiOpType:18
      |vpiOperand:
      \_RefObj: (work@top.i), line:4:16, endln:4:17
        |vpiParent:
        \_Operation: , line:4:16, endln:4:21
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:4:16, endln:4:17
      |vpiOperand:
      \_Constant: , line:4:20, endln:4:21
        |vpiParent:
        \_Operation: , line:4:16, endln:4:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiForIncStmt:
    \_Operation: , line:4:24, endln:4:27
      |vpiParent:
      \_GenFor: (work@top), line:4:4, endln:6:7
      |vpiOpType:64
      |vpiOperand:
      \_RefObj: (work@top.i), line:4:24, endln:4:25
        |vpiParent:
        \_Operation: , line:4:24, endln:4:27
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:4:24, endln:4:25
    |vpiStmt:
    \_Begin: (work@top), line:4:29, endln:6:7
  |vpiInternalScope:
  \_GenFor: (work@top), line:8:4, endln:10:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiFullName:work@top
    |vpiVariables:
    \_RefVar: (work@top.i), line:8:9, endln:8:10
      |vpiParent:
      \_GenFor: (work@top), line:8:4, endln:10:7
      |vpiName:i
      |vpiFullName:work@top.i
    |vpiInternalScope:
    \_Begin: (work@top), line:8:29, endln:10:7
      |vpiParent:
      \_GenFor: (work@top), line:8:4, endln:10:7
      |vpiFullName:work@top
      |vpiImportTypespec:
      \_LogicNet: (work@top.tmp), line:9:17, endln:9:20
        |vpiParent:
        \_Begin: (work@top), line:8:29, endln:10:7
        |vpiName:tmp
        |vpiFullName:work@top.tmp
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@top.i), line:9:18, endln:9:19
        |vpiParent:
        \_Begin: (work@top), line:8:29, endln:10:7
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiNetType:1
      |vpiStmt:
      \_ContAssign: , line:9:14, endln:9:27
        |vpiParent:
        \_Begin: (work@top), line:8:29, endln:10:7
        |vpiRhs:
        \_Constant: , line:9:23, endln:9:27
          |vpiParent:
          \_ContAssign: , line:9:14, endln:9:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_BitSelect: (work@top.tmp), line:9:17, endln:9:20
          |vpiParent:
          \_ContAssign: , line:9:14, endln:9:27
          |vpiName:tmp
          |vpiFullName:work@top.tmp
          |vpiActual:
          \_LogicNet: (work@top.tmp), line:9:17, endln:9:20
          |vpiIndex:
          \_RefObj: (work@top.i), line:9:18, endln:9:19
            |vpiParent:
            \_BitSelect: (work@top.tmp), line:9:17, endln:9:20
            |vpiName:i
            |vpiFullName:work@top.i
            |vpiActual:
            \_LogicNet: (work@top.i), line:9:18, endln:9:19
    |vpiImportTypespec:
    \_RefVar: (work@top.i), line:8:9, endln:8:10
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:8:16, endln:8:17
      |vpiParent:
      \_GenFor: (work@top), line:8:4, endln:10:7
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:8:24, endln:8:25
      |vpiParent:
      \_GenFor: (work@top), line:8:4, endln:10:7
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:8:9, endln:8:14
      |vpiParent:
      \_GenFor: (work@top), line:8:4, endln:10:7
      |vpiRhs:
      \_Constant: , line:8:13, endln:8:14
        |vpiParent:
        \_Assignment: , line:8:9, endln:8:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@top.i), line:8:9, endln:8:10
    |vpiCondition:
    \_Operation: , line:8:16, endln:8:21
      |vpiParent:
      \_GenFor: (work@top), line:8:4, endln:10:7
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@top.i), line:8:16, endln:8:17
        |vpiParent:
        \_Operation: , line:8:16, endln:8:21
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:8:16, endln:8:17
      |vpiOperand:
      \_Constant: , line:8:20, endln:8:21
        |vpiParent:
        \_Operation: , line:8:16, endln:8:21
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiForIncStmt:
    \_Operation: , line:8:24, endln:8:27
      |vpiParent:
      \_GenFor: (work@top), line:8:4, endln:10:7
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@top.i), line:8:24, endln:8:25
        |vpiParent:
        \_Operation: , line:8:24, endln:8:27
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:8:24, endln:8:25
    |vpiStmt:
    \_Begin: (work@top), line:8:29, endln:10:7
  |vpiInternalScope:
  \_GenFor: (work@top), line:12:4, endln:14:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiFullName:work@top
    |vpiVariables:
    \_RefVar: (work@top.i), line:12:9, endln:12:10
      |vpiParent:
      \_GenFor: (work@top), line:12:4, endln:14:7
      |vpiName:i
      |vpiFullName:work@top.i
    |vpiInternalScope:
    \_Begin: (work@top), line:12:30, endln:14:7
      |vpiParent:
      \_GenFor: (work@top), line:12:4, endln:14:7
      |vpiFullName:work@top
      |vpiImportTypespec:
      \_LogicNet: (work@top.tmp), line:13:17, endln:13:20
        |vpiParent:
        \_Begin: (work@top), line:12:30, endln:14:7
        |vpiName:tmp
        |vpiFullName:work@top.tmp
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@top.i), line:13:18, endln:13:19
        |vpiParent:
        \_Begin: (work@top), line:12:30, endln:14:7
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiNetType:1
      |vpiStmt:
      \_ContAssign: , line:13:14, endln:13:27
        |vpiParent:
        \_Begin: (work@top), line:12:30, endln:14:7
        |vpiRhs:
        \_Constant: , line:13:23, endln:13:27
          |vpiParent:
          \_ContAssign: , line:13:14, endln:13:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_BitSelect: (work@top.tmp), line:13:17, endln:13:20
          |vpiParent:
          \_ContAssign: , line:13:14, endln:13:27
          |vpiName:tmp
          |vpiFullName:work@top.tmp
          |vpiActual:
          \_LogicNet: (work@top.tmp), line:13:17, endln:13:20
          |vpiIndex:
          \_RefObj: (work@top.i), line:13:18, endln:13:19
            |vpiParent:
            \_BitSelect: (work@top.tmp), line:13:17, endln:13:20
            |vpiName:i
            |vpiFullName:work@top.i
            |vpiActual:
            \_LogicNet: (work@top.i), line:13:18, endln:13:19
    |vpiImportTypespec:
    \_RefVar: (work@top.i), line:12:9, endln:12:10
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:12:16, endln:12:17
      |vpiParent:
      \_GenFor: (work@top), line:12:4, endln:14:7
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:12:24, endln:12:25
      |vpiParent:
      \_GenFor: (work@top), line:12:4, endln:14:7
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:12:9, endln:12:14
      |vpiParent:
      \_GenFor: (work@top), line:12:4, endln:14:7
      |vpiRhs:
      \_Constant: , line:12:13, endln:12:14
        |vpiParent:
        \_Assignment: , line:12:9, endln:12:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@top.i), line:12:9, endln:12:10
    |vpiCondition:
    \_Operation: , line:12:16, endln:12:21
      |vpiParent:
      \_GenFor: (work@top), line:12:4, endln:14:7
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@top.i), line:12:16, endln:12:17
        |vpiParent:
        \_Operation: , line:12:16, endln:12:21
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:12:16, endln:12:17
      |vpiOperand:
      \_Constant: , line:12:20, endln:12:21
        |vpiParent:
        \_Operation: , line:12:16, endln:12:21
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiForIncStmt:
    \_Assignment: , line:12:24, endln:12:28
      |vpiParent:
      \_GenFor: (work@top), line:12:4, endln:14:7
      |vpiOpType:24
      |vpiRhs:
      \_Constant: , line:12:27, endln:12:28
        |vpiParent:
        \_Assignment: , line:12:24, endln:12:28
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiLhs:
      \_RefObj: (work@top.i), line:12:24, endln:12:25
        |vpiParent:
        \_Assignment: , line:12:24, endln:12:28
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:12:24, endln:12:25
    |vpiStmt:
    \_Begin: (work@top), line:12:30, endln:14:7
  |vpiInternalScope:
  \_GenFor: (work@top), line:16:3, endln:18:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiFullName:work@top
    |vpiVariables:
    \_RefVar: (work@top.i), line:16:8, endln:16:9
      |vpiParent:
      \_GenFor: (work@top), line:16:3, endln:18:7
      |vpiName:i
      |vpiFullName:work@top.i
    |vpiInternalScope:
    \_Begin: (work@top), line:16:29, endln:18:7
      |vpiParent:
      \_GenFor: (work@top), line:16:3, endln:18:7
      |vpiFullName:work@top
      |vpiImportTypespec:
      \_LogicNet: (work@top.tmp), line:17:17, endln:17:20
        |vpiParent:
        \_Begin: (work@top), line:16:29, endln:18:7
        |vpiName:tmp
        |vpiFullName:work@top.tmp
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@top.i), line:17:18, endln:17:19
        |vpiParent:
        \_Begin: (work@top), line:16:29, endln:18:7
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiNetType:1
      |vpiStmt:
      \_ContAssign: , line:17:14, endln:17:27
        |vpiParent:
        \_Begin: (work@top), line:16:29, endln:18:7
        |vpiRhs:
        \_Constant: , line:17:23, endln:17:27
          |vpiParent:
          \_ContAssign: , line:17:14, endln:17:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_BitSelect: (work@top.tmp), line:17:17, endln:17:20
          |vpiParent:
          \_ContAssign: , line:17:14, endln:17:27
          |vpiName:tmp
          |vpiFullName:work@top.tmp
          |vpiActual:
          \_LogicNet: (work@top.tmp), line:17:17, endln:17:20
          |vpiIndex:
          \_RefObj: (work@top.i), line:17:18, endln:17:19
            |vpiParent:
            \_BitSelect: (work@top.tmp), line:17:17, endln:17:20
            |vpiName:i
            |vpiFullName:work@top.i
            |vpiActual:
            \_LogicNet: (work@top.i), line:17:18, endln:17:19
    |vpiImportTypespec:
    \_RefVar: (work@top.i), line:16:8, endln:16:9
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:16:15, endln:16:16
      |vpiParent:
      \_GenFor: (work@top), line:16:3, endln:18:7
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@top.i), line:16:23, endln:16:24
      |vpiParent:
      \_GenFor: (work@top), line:16:3, endln:18:7
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:16:8, endln:16:13
      |vpiParent:
      \_GenFor: (work@top), line:16:3, endln:18:7
      |vpiRhs:
      \_Constant: , line:16:12, endln:16:13
        |vpiParent:
        \_Assignment: , line:16:8, endln:16:13
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@top.i), line:16:8, endln:16:9
    |vpiCondition:
    \_Operation: , line:16:15, endln:16:20
      |vpiParent:
      \_GenFor: (work@top), line:16:3, endln:18:7
      |vpiOpType:18
      |vpiOperand:
      \_RefObj: (work@top.i), line:16:15, endln:16:16
        |vpiParent:
        \_Operation: , line:16:15, endln:16:20
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:16:15, endln:16:16
      |vpiOperand:
      \_Constant: , line:16:19, endln:16:20
        |vpiParent:
        \_Operation: , line:16:15, endln:16:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiForIncStmt:
    \_Assignment: , line:16:23, endln:16:27
      |vpiParent:
      \_GenFor: (work@top), line:16:3, endln:18:7
      |vpiOpType:11
      |vpiRhs:
      \_Constant: , line:16:26, endln:16:27
        |vpiParent:
        \_Assignment: , line:16:23, endln:16:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiLhs:
      \_RefObj: (work@top.i), line:16:23, endln:16:24
        |vpiParent:
        \_Assignment: , line:16:23, endln:16:27
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:16:23, endln:16:24
    |vpiStmt:
    \_Begin: (work@top), line:16:29, endln:18:7
  |vpiDefName:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
