// Seed: 1515260076
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    output wand id_3,
    input tri0 id_4,
    output wand id_5,
    output tri id_6,
    output wire id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri id_12,
    input wire id_13,
    input uwire id_14,
    input wand id_15,
    input tri0 id_16,
    input tri0 id_17,
    output uwire id_18,
    output wor id_19,
    input uwire id_20,
    output tri0 id_21,
    input tri id_22,
    input wor id_23,
    input supply1 id_24,
    input uwire id_25,
    input tri1 id_26,
    input wire id_27,
    input supply1 id_28
);
  assign id_0 = 1;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input uwire id_4,
    input uwire id_5,
    output wire id_6,
    input wand id_7,
    output uwire id_8,
    output tri id_9,
    input wand id_10,
    output wire id_11,
    output uwire id_12,
    input uwire id_13,
    input wand id_14,
    output supply1 id_15
);
  always begin
    id_9 = id_7;
  end
  module_0(
      id_6,
      id_10,
      id_14,
      id_1,
      id_5,
      id_1,
      id_11,
      id_12,
      id_14,
      id_14,
      id_3,
      id_3,
      id_7,
      id_10,
      id_2,
      id_14,
      id_3,
      id_3,
      id_8,
      id_12,
      id_3,
      id_8,
      id_7,
      id_7,
      id_7,
      id_13,
      id_14,
      id_5,
      id_7
  );
endmodule
