INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado/lab2/lab2.srcs/sim_1/new/tb_task6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_task6
