// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2025 by arancormonk <180709949+arancormonk@users.noreply.github.com>
 */

/*
 * Simulate grant → C_MOVE (TS2→TS1) → P_CLEAR and verify return-to-CC.
 */

#include <assert.h>
#include <stdio.h>
#include <string.h>
#include <time.h>

#include <dsd-neo/core/dsd.h>
#include <dsd-neo/protocol/dmr/dmr_trunk_sm.h>

// --- Stubs for external symbols referenced by dmr_csbk.c ---

uint64_t
ConvertBitIntoBytes(uint8_t* bits, uint32_t n) {
    uint64_t v = 0ULL;
    for (uint32_t i = 0; i < n; i++) {
        v = (v << 1) | (uint64_t)(bits[i] & 1);
    }
    return v;
}

void
watchdog_event_history(dsd_opts* opts, dsd_state* state, uint8_t slot) {
    (void)opts;
    (void)state;
    (void)slot;
}

void
watchdog_event_current(dsd_opts* opts, dsd_state* state, uint8_t slot) {
    (void)opts;
    (void)state;
    (void)slot;
}

void
watchdog_event_datacall(dsd_opts* opts, dsd_state* state, uint32_t src, uint32_t dst, char* data_string, uint8_t slot) {
    (void)opts;
    (void)state;
    (void)src;
    (void)dst;
    (void)data_string;
    (void)slot;
}

void
rotate_symbol_out_file(dsd_opts* opts, dsd_state* state) {
    (void)opts;
    (void)state;
}

// Rig/RTL helpers
bool
SetFreq(int sockfd, long int freq) {
    (void)sockfd;
    (void)freq;
    return false;
}

bool
SetModulation(int sockfd, int bandwidth) {
    (void)sockfd;
    (void)bandwidth;
    return false;
}

long int
GetCurrentFreq(int sockfd) {
    (void)sockfd;
    return 0;
}
struct RtlSdrContext;
struct RtlSdrContext* g_rtl_ctx = 0;

int
rtl_stream_tune(struct RtlSdrContext* ctx, uint32_t center_freq_hz) {
    (void)ctx;
    (void)center_freq_hz;
    return 0;
}

// SM tuner/reset stubs
void
trunk_tune_to_freq(dsd_opts* opts, dsd_state* state, long int freq) {
    if (!opts || !state || freq <= 0) {
        return;
    }
    state->p25_vc_freq[0] = state->p25_vc_freq[1] = freq;
    state->trunk_vc_freq[0] = state->trunk_vc_freq[1] = freq;
    opts->p25_is_tuned = 1;
    opts->trunk_is_tuned = 1;
    state->last_vc_sync_time = time(NULL);
}

void
return_to_cc(dsd_opts* opts, dsd_state* state) {
    if (opts) {
        opts->p25_is_tuned = 0;
        opts->trunk_is_tuned = 0;
    }
    if (state) {
        state->p25_vc_freq[0] = state->p25_vc_freq[1] = 0;
        state->trunk_vc_freq[0] = state->trunk_vc_freq[1] = 0;
    }
}

void
dmr_reset_blocks(dsd_opts* opts, dsd_state* state) {
    (void)opts;
    (void)state;
}

// CRC8 helper used in CSBK path (provide a trivial non-zero value)
uint8_t
crc8(uint8_t bits[], unsigned int len) {
    (void)bits;
    (void)len;
    return 0xFF;
}

// Audio drain helper referenced by tuner paths
void
dsd_drain_audio_output(dsd_opts* opts) {
    (void)opts;
}

// --- Helpers ---
static void
init_env(dsd_opts* opts, dsd_state* state) {
    memset(opts, 0, sizeof(*opts));
    memset(state, 0, sizeof(*state));
    opts->p25_trunk = 1;
    opts->trunk_enable = 1;
    opts->trunk_hangtime = 0.0f;    // immediate release on clear
    state->p25_cc_freq = 851000000; // mock CC
}

// Compose a minimal C_MOVE CSBK + MBC absolute channel parms
static void
build_cmove_apcn(uint8_t* bits, uint8_t* bytes, uint16_t apcn, uint16_t rx_int_mhz, uint16_t rx_step_125hz,
                 uint8_t slot) {
    memset(bits, 0, 256);
    memset(bytes, 0, 48);
    // Opcode (low 6 bits of first byte) = 57
    bytes[0] = (uint8_t)(57 & 0x3F);
    // LPCN field (bits 16..27) = 0xFFF (absolute)
    for (int i = 0; i < 12; i++) {
        bits[16 + i] = ((0xFFFu >> (11 - i)) & 1u);
    }
    // Slot bit (bit 28) — 0 => TS1, 1 => TS2
    bits[28] = (slot & 1u);
    // MBC CDEFTYPE (bits 112..115) = 0 (absolute channel parms)
    // APCN (bits 118..129)
    for (int i = 0; i < 12; i++) {
        bits[118 + i] = ((apcn >> (11 - i)) & 1u);
    }
    // RX_INT (bits 153..162) 10 bits
    for (int i = 0; i < 10; i++) {
        bits[153 + i] = ((rx_int_mhz >> (9 - i)) & 1u);
    }
    // RX_STEP (bits 163..175) 13 bits
    for (int i = 0; i < 13; i++) {
        bits[163 + i] = ((rx_step_125hz >> (12 - i)) & 1u);
    }
}

static void
build_pclear(uint8_t* bits, uint8_t* bytes) {
    memset(bits, 0, 256);
    memset(bytes, 0, 48);
    // Opcode = 46
    bytes[0] = (uint8_t)(46 & 0x3F);
}

extern void dmr_cspdu(dsd_opts*, dsd_state*, uint8_t*, uint8_t*, uint32_t, uint32_t);

int
main(int argc, char** argv) {
    (void)argc;
    (void)argv;
    dsd_opts opts;
    dsd_state state;
    init_env(&opts, &state);

    // Step 1: tune to initial VC via SM grant (pretend TS2 voice ongoing)
    long f1 = 852000000;
    dmr_sm_on_group_grant(&opts, &state, f1, /*lpcn*/ 0x0010, /*tg*/ 1001, /*src*/ 222);
    assert(opts.p25_is_tuned == 1);
    state.currentslot = 1; // slot 2 context in data path
    state.dmrburstR = 16;  // voice on TS2
    state.dmrburstL = 9;   // idle on TS1

    // Step 2: issue C_MOVE to TS1 with new absolute channel (e.g., 853.500000 MHz)
    uint8_t bits[256];
    uint8_t bytes[48];
    uint16_t apcn = 0x0456;
    uint16_t rx_int = 853;                                            // MHz
    uint16_t rx_step = 4000;                                          // 4000 * 125 Hz = 500 kHz
    long f2 = 853000000 + 4000 * 125;                                 // 853.500000 MHz
    build_cmove_apcn(bits, bytes, apcn, rx_int, rx_step, /*slot*/ 0); // TS1
    dmr_cspdu(&opts, &state, bits, bytes, /*crc ok*/ 1, /*errs*/ 0);
    assert(opts.p25_is_tuned == 1);
    assert(state.p25_vc_freq[0] == f2);
    // After move, opposite slot should clear; destination slot shows voice
    assert(state.dmrburstL == 16);
    assert(state.dmrburstR == 9);

    // Step 3: P_CLEAR on the active slot, then SM should return to CC immediately
    // Set current slot context to TS1 for P_CLEAR evaluation
    state.currentslot = 0;
    build_pclear(bits, bytes);
    dmr_cspdu(&opts, &state, bits, bytes, /*crc ok*/ 1, /*errs*/ 0);

    assert(opts.p25_is_tuned == 0);
    assert(state.p25_vc_freq[0] == 0);
    assert(state.p25_vc_freq[1] == 0);

    printf("DMR_T3_MOVE_RELEASE: OK\n");
    return 0;
}
