Command: /home/Yasir_Alqulayti/DV/uvm/project_spi/tb/./simv -l sim.log +UVM_TESTNAME=wb_write_read_test +UVM_VERBOSITY=UVM_HIGH -timescale 1ns/1ns
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP1_Full64; Runtime version W-2024.09-SP1_Full64;  Mar 19 15:17 2025
----------------------------------------------------------------
UVM-1.1d.Synopsys
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test wb_write_read_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------
Name                           Type                       Size  Value     
--------------------------------------------------------------------------
uvm_test_top                   wb_write_read_test         -     @465      
  tb                           testbench                  -     @482      
    clk_rst                    clock_and_reset_env        -     @501      
      agent                    clock_and_reset_agent      -     @508      
        driver                 clock_and_reset_driver     -     @519      
          rsp_port             uvm_analysis_port          -     @534      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          seq_item_port        uvm_seq_item_pull_port     -     @526      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          recording_detail     uvm_verbosity              32    UVM_FULL  
        sequencer              clock_and_reset_sequencer  -     @542      
          rsp_export           uvm_analysis_export        -     @549      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          seq_item_export      uvm_seq_item_pull_imp      -     @643      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          recording_detail     uvm_verbosity              32    UVM_FULL  
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        recording_detail       uvm_verbosity              32    UVM_FULL  
      recording_detail         uvm_verbosity              32    UVM_FULL  
    wb                         wb_env                     -     @494      
      masters[0]               wb_master_agent            -     @659      
        driver                 wb_master_driver           -     @805      
          rsp_port             uvm_analysis_port          -     @820      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          seq_item_port        uvm_seq_item_pull_port     -     @812      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          master_id            integral                   32    'h0       
          recording_detail     uvm_verbosity              32    UVM_FULL  
        monitor                wb_master_monitor          -     @681      
          item_collected_port  uvm_analysis_port          -     @688      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          master_id            integral                   32    'h0       
          recording_detail     uvm_verbosity              32    UVM_FULL  
        sequencer              wb_master_sequencer        -     @696      
          rsp_export           uvm_analysis_export        -     @703      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          seq_item_export      uvm_seq_item_pull_imp      -     @797      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          master_id            integral                   32    'h0       
          recording_detail     uvm_verbosity              32    UVM_FULL  
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        master_id              integral                   32    'h0       
        recording_detail       uvm_verbosity              32    UVM_FULL  
      slaves[0]                wb_slave_agent             -     @666      
        driver                 wb_slave_driver            -     @971      
          rsp_port             uvm_analysis_port          -     @986      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          seq_item_port        uvm_seq_item_pull_port     -     @978      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          slave_id             integral                   32    'h0       
          recording_detail     uvm_verbosity              32    UVM_FULL  
        monitor                wb_slave_monitor           -     @847      
          item_collected_port  uvm_analysis_port          -     @854      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          slave_id             integral                   32    'h0       
          recording_detail     uvm_verbosity              32    UVM_FULL  
        sequencer              wb_slave_sequencer         -     @862      
          rsp_export           uvm_analysis_export        -     @869      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          seq_item_export      uvm_seq_item_pull_imp      -     @963      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          slave_id             integral                   32    'h0       
          recording_detail     uvm_verbosity              32    UVM_FULL  
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        slave_id               integral                   32    'h0       
        recording_detail       uvm_verbosity              32    UVM_FULL  
      num_masters              integral                   32    'h1       
      num_slaves               integral                   32    'h1       
      recording_detail         uvm_verbosity              32    UVM_FULL  
    recording_detail           uvm_verbosity              32    UVM_FULL  
--------------------------------------------------------------------------

UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../wb/sv/../sv/wb_master_seqs.sv(26) @ 0: uvm_test_top.tb.wb.masters[0].sequencer@@wb_write_read_seq [wb_write_read_seq] raise objection
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../wb/sv/../sv/wb_master_seqs.sv(63) @ 0: uvm_test_top.tb.wb.masters[0].sequencer@@wb_write_read_seq [wb_write_read_seq] Executing sequence
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../wb/sv/../sv/wb_master_driver.sv(32) @ 0: uvm_test_top.tb.wb.masters[0].driver [wb_master_driver] --------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                    
--------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @1171                                                    
  op_type                      op_type_enum    1     wb_write                                                 
  addr                         integral        32    'h2                                                      
  din                          integral        8     'hd8                                                     
  dout                         integral        8     'hxx                                                     
  begin_time                   time            64    0                                                        
  depth                        int             32    'd2                                                      
  parent sequence (name)       string          17    wb_write_read_seq                                        
  parent sequence (full name)  string          57    uvm_test_top.tb.wb.masters[0].sequencer.wb_write_read_seq
  sequencer                    string          39    uvm_test_top.tb.wb.masters[0].sequencer                  
--------------------------------------------------------------------------------------------------------------



⭐slave drv reciving din:d8 at add:2 at 25 ns


UVM_INFO ../wb/sv/../sv/wb_master_monitor.sv(47) @ 45: uvm_test_top.tb.wb.masters[0].monitor [wb_master_monitor] transaction collected :
------------------------------------------
Name        Type            Size  Value   
------------------------------------------
tr_collect  wb_transaction  -     @1179   
  op_type   op_type_enum    1     wb_write
  addr      integral        32    'h2     
  din       integral        8     'hd8    
  dout      integral        8     'h0     
------------------------------------------

UVM_INFO ../wb/sv/../sv/wb_master_driver.sv(32) @ 45: uvm_test_top.tb.wb.masters[0].driver [wb_master_driver] --------------------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                                    
--------------------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @1196                                                    
  op_type                      op_type_enum    1     wb_read                                                  
  addr                         integral        32    'h2                                                      
  din                          integral        8     'haf                                                     
  dout                         integral        8     'hxx                                                     
  begin_time                   time            64    45                                                       
  depth                        int             32    'd2                                                      
  parent sequence (name)       string          17    wb_write_read_seq                                        
  parent sequence (full name)  string          57    uvm_test_top.tb.wb.masters[0].sequencer.wb_write_read_seq
  sequencer                    string          39    uvm_test_top.tb.wb.masters[0].sequencer                  
--------------------------------------------------------------------------------------------------------------



⭐ slave drv sending dout:0x24 at 55 ns


UVM_INFO ../wb/sv/../sv/wb_master_monitor.sv(47) @ 75: uvm_test_top.tb.wb.masters[0].monitor [wb_master_monitor] transaction collected :
-----------------------------------------
Name        Type            Size  Value  
-----------------------------------------
tr_collect  wb_transaction  -     @1187  
  op_type   op_type_enum    1     wb_read
  addr      integral        32    'h2    
  din       integral        8     'h0    
  dout      integral        8     'h24   
-----------------------------------------

UVM_INFO ../wb/sv/../sv/wb_master_seqs.sv(41) @ 75: uvm_test_top.tb.wb.masters[0].sequencer@@wb_write_read_seq [wb_write_read_seq] drop objection
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 75: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 75: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 75: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 75: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 75: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 75: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 75: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 75: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   35
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[UVMTOP]     1
[clk10_rst5_seq]    13
[clock_and_reset_sequence]    13
[wb_master_driver]     2
[wb_master_monitor]     2
[wb_write_read_seq]     3
$finish called from file "/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_root.svh", line 437.
$finish at simulation time                   75
           V C S   S i m u l a t i o n   R e p o r t 
Time: 75 ns
CPU Time:      0.260 seconds;       Data structure size:   0.4Mb
Wed Mar 19 15:17:19 2025
