ModuleName week04first
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 160 ,X2: 296 ,Y2: 160
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 208 ,X2: 296 ,Y2: 208
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 160 ,X2: 464 ,Y2: 160
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 304 ,X2: 352 ,Y2: 304
Edge X1: 352 ,Y1: 256 ,X2: 352 ,Y2: 304
End
Branches
End
End
Ports
Port Left: 168 Top: 160 ,Orientation: 0
Portname: Din ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 168 Top: 208 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 464 Top: 160 ,Orientation: 0
Portname: Qout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 304 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 320 Top: 152
Name: s5
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
End
Texts
End
Links
End
