#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_002E4480 .scope module, "Exemplo0043" "Exemplo0043" 2 62;
 .timescale 0 0;
v008F3310_0 .net "clock", 0 0, v008F4768_0; 1 drivers
v008F3368_0 .net "p1", 0 0, v008F4710_0; 1 drivers
v008F33C0_0 .net "p2", 0 0, v002F4CD0_0; 1 drivers
v008FFCF8_0 .net "p3", 0 0, v002F5918_0; 1 drivers
v008FFD50_0 .net "p4", 0 0, v002F8CD8_0; 1 drivers
S_002E4728 .scope module, "clk" "clock" 2 65, 3 1, S_002E4480;
 .timescale 0 0;
v008F4768_0 .var "clk", 0 0;
S_002E46A0 .scope module, "pls1" "pulse1" 2 69, 2 7, S_002E4480;
 .timescale 0 0;
v002F4D28_0 .alias "clock", 0 0, v008F3310_0;
v008F4710_0 .var "signal", 0 0;
S_002E4618 .scope module, "pls2" "pulse2" 2 70, 2 23, S_002E4480;
 .timescale 0 0;
v002F4C78_0 .alias "clock", 0 0, v008F3310_0;
v002F4CD0_0 .var "signal", 0 0;
E_002D06E8 .event posedge, v002F8B28_0;
S_002E4590 .scope module, "pls3" "pulse3" 2 71, 2 35, S_002E4480;
 .timescale 0 0;
v002F58C0_0 .alias "clock", 0 0, v008F3310_0;
v002F5918_0 .var "signal", 0 0;
S_002E4508 .scope module, "pls4" "pulse4" 2 72, 2 48, S_002E4480;
 .timescale 0 0;
v002F8B28_0 .alias "clock", 0 0, v008F3310_0;
v002F8CD8_0 .var "signal", 0 0;
E_002F6B30 .event negedge, v002F8B28_0;
    .scope S_002E4728;
T_0 ;
    %set/v v008F4768_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_002E4728;
T_1 ;
    %delay 12, 0;
    %load/v 8, v008F4768_0, 1;
    %inv 8, 1;
    %set/v v008F4768_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_002E46A0;
T_2 ;
    %wait E_002D06E8;
    %set/v v008F4710_0, 1, 1;
    %delay 4, 0;
    %set/v v008F4710_0, 0, 1;
    %delay 4, 0;
    %set/v v008F4710_0, 1, 1;
    %delay 4, 0;
    %set/v v008F4710_0, 0, 1;
    %delay 4, 0;
    %set/v v008F4710_0, 1, 1;
    %delay 4, 0;
    %set/v v008F4710_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_002E4618;
T_3 ;
    %wait E_002D06E8;
    %set/v v002F4CD0_0, 1, 1;
    %delay 5, 0;
    %set/v v002F4CD0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_002E4590;
T_4 ;
    %wait E_002F6B30;
    %set/v v002F5918_0, 1, 1;
    %delay 15, 0;
    %set/v v002F5918_0, 0, 1;
    %delay 15, 0;
    %set/v v002F5918_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_002E4508;
T_5 ;
    %wait E_002F6B30;
    %set/v v002F8CD8_0, 1, 1;
    %delay 20, 0;
    %set/v v002F8CD8_0, 0, 1;
    %delay 20, 0;
    %set/v v002F8CD8_0, 1, 1;
    %delay 20, 0;
    %set/v v002F8CD8_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_002E4480;
T_6 ;
    %vpi_call 2 75 "$display", "Exemplo0043 - Pedro Ballona - 427455";
    %vpi_call 2 76 "$dumpfile", "Exemplo043.vcd";
    %vpi_call 2 77 "$dumpvars", 2'sb01, v008F3310_0, v008F3368_0, v008F33C0_0, v008FFCF8_0, v008FFD50_0;
    %delay 480, 0;
    %vpi_call 2 79 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "D:\New Pedro\escola\puc cc\2o period - 2S2011\ARQ1 - Arquitetura de computadores\exercicios\guia6\Exemplo043.v";
    "./clock.v";
