# started on Tue Jan 14 15:01:08 2025

1802.16	msec	task-clock:u	1802161475	100.00	1.000	CPUs utilized
0		context-switches:u	1802161475	100.00	0.000	/sec
0		cpu-migrations:u	1802161475	100.00	0.000	/sec
33		page-faults:u	1802161475	100.00	18.311	/sec
4319315379		cycles:u	898389551	49.00	2.397	GHz
6489671148		instructions:u	902376686	50.00	1.50	insn per cycle
2181513671		branches:u	906176646	50.00	1.210	G/sec
4460		branch-misses:u	906175574	50.00	0.00	of all branches
76575		L1-dcache-loads:u	906175442	50.00	42.491	K/sec
3752		L1-dcache-load-misses:u	906157104	50.00	4.90	of all L1-dcache accesses
7790		LLC-loads:u	906156140	50.00	4.323	K/sec
716		LLC-load-misses:u	771782514	42.00	9.19	of all LL-cache accesses
4287124685		L1-icache-loads:u	767986624	42.00	2.379	G/sec
7		L1-icache-load-misses:u	767984293	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	767985253	42.00	0.000	/sec
0		dTLB-load-misses:u	768003758	42.00		
4275954182		iTLB-loads:u	768004023	42.00	2.373	G/sec
0		iTLB-load-misses:u	768004793	42.00		
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
