// Seed: 4024777516
module module_0 (
    id_1
);
  output wire id_1;
  wire id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_18;
  module_0(
      id_16
  );
  assign id_5 = id_18;
  always @(posedge 1) @(negedge 1 or posedge 1'b0) id_18 <= #id_6 id_13[1];
  uwire id_19 = 1, id_20;
  id_21(
      1
  );
  wire id_22;
  wire id_23, id_24;
  wire id_25 = id_25;
endmodule
