{
  "id": "gl_packet-beta_00463",
  "source": "gitlab",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/47f8a16641658f570a69c3af3c9724b29ea39187/docs/markdown/assets/RTLAmba/axi4_interconnect_2x2_mon.mmd",
  "source_note": "collected_from_github_additional",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "diagram_type": "packet-beta",
  "code": "%%{init: {'theme': 'neutral', 'themeVariables': { 'fontSize': '14px'}}}%%\nflowchart TB\n    subgraph Masters[\"AXI Masters\"]\n        M0[\"Master 0\"]\n        M1[\"Master 1\"]\n    end\n\n    subgraph axi4_interconnect_2x2_mon[\"axi4_interconnect_2x2_mon\"]\n        subgraph Crossbar[\"2x2 Crossbar\"]\n            subgraph M0_Path[\"Master 0 Path\"]\n                M0_ARB[\"Address decode\\n& arbitration\"]\n            end\n            subgraph M1_Path[\"Master 1 Path\"]\n                M1_ARB[\"Address decode\\n& arbitration\"]\n            end\n        end\n\n        subgraph Monitors[\"Embedded Monitors\"]\n            MON_M0[\"Master 0 Monitor\\n(rd + wr)\"]\n            MON_M1[\"Master 1 Monitor\\n(rd + wr)\"]\n            MON_S0[\"Slave 0 Monitor\"]\n            MON_S1[\"Slave 1 Monitor\"]\n        end\n\n        subgraph MonBus_Arb[\"Monitor Bus Arbiter\"]\n            ARB[\"Combine monitor\\npackets\"]\n        end\n    end\n\n    subgraph Slaves[\"AXI Slaves\"]\n        S0[\"Slave 0\"]\n        S1[\"Slave 1\"]\n    end\n\n    subgraph MonBus[\"Monitor Output\"]\n        MONBUS[\"monbus_packet[63:0]\"]\n    end\n\n    M0 --> M0_Path\n    M1 --> M1_Path\n    M0_Path --> S0\n    M0_Path --> S1\n    M1_Path --> S0\n    M1_Path --> S1\n    M0 --> MON_M0\n    M1 --> MON_M1\n    S0 --> MON_S0\n    S1 --> MON_S1\n    Monitors --> MonBus_Arb\n    MonBus_Arb --> MONBUS\n",
  "content_size": 1301,
  "collected_at": "2026-02-06T14:10:13.281238",
  "compilation_status": "failed",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z",
  "compilation_error": "[WinError 2] 系统找不到指定的文件。"
}