# Systolic_Arrays
This repo contains an implementation of a 2x2 Systolic Array using Verilog HDL. The testbench is also included in the design file. 
