Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Jul 28 15:01:17 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.620        0.000                      0                12936        0.016        0.000                      0                12936        4.020        0.000                       0                  3781  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.620        0.000                      0                12936        0.016        0.000                      0                12936        4.020        0.000                       0                  3781  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 1.550ns (17.980%)  route 7.071ns (82.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=37, routed)          6.436    10.893    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/s_axi_control_WSTRB[1]
    SLICE_X105Y12        LUT6 (Prop_lut6_I0_O)        0.124    11.017 r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_6_i_18/O
                         net (fo=1, routed)           0.634    11.651    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_6_i_18_n_0
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.664    12.843    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_6/CLKARDCLK
                         clock pessimism              0.115    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.272    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_6
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/select_ln26_1_reg_6494_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 2.442ns (27.096%)  route 6.570ns (72.904%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.748     3.042    design_1_i/simple_pipeline_ip_0/inst/ap_clk
    SLICE_X29Y48         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.419     3.461 f  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start_reg_reg/Q
                         net (fo=73, routed)          0.675     4.136    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start_reg
    SLICE_X30Y48         LUT3 (Prop_lut3_I2_O)        0.322     4.458 f  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/nbi_fu_342[0]_i_1/O
                         net (fo=1170, routed)        1.929     6.386    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/clear
    SLICE_X38Y61         LUT4 (Prop_lut4_I2_O)        0.341     6.727 f  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/rv2_reg_6469[17]_i_12/O
                         net (fo=1, routed)           0.414     7.142    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/rv2_reg_6469[17]_i_12_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.348     7.490 f  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/rv2_reg_6469[17]_i_4/O
                         net (fo=1, routed)           0.853     8.343    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/rv2_reg_6469[17]_i_4_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.467 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/rv2_reg_6469[17]_i_2/O
                         net (fo=4, routed)           1.191     9.659    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/rv2_reg_6469[17]_i_2_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.783 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/icmp_ln31_reg_6479[0]_i_15/O
                         net (fo=2, routed)           0.533    10.315    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/icmp_ln31_reg_6479[0]_i_15_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.841 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/select_ln26_1_reg_6494_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.841    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/select_ln26_1_reg_6494_reg[0]_i_3_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/select_ln26_1_reg_6494_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.975    11.930    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/icmp_ln33_fu_5111_p2
    SLICE_X50Y50         LUT4 (Prop_lut4_I0_O)        0.124    12.054 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U/select_ln26_1_reg_6494[0]_i_1/O
                         net (fo=1, routed)           0.000    12.054    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/flow_control_loop_pipe_sequential_init_U_n_169
    SLICE_X50Y50         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/select_ln26_1_reg_6494_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.467    12.646    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_clk
    SLICE_X50Y50         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/select_ln26_1_reg_6494_reg[0]/C
                         clock pessimism              0.115    12.761    
                         clock uncertainty           -0.154    12.607    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.077    12.684    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/select_ln26_1_reg_6494_reg[0]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 1.458ns (17.075%)  route 7.081ns (82.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=206, routed)         6.497    10.861    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/s_axi_control_WVALID
    SLICE_X90Y12         LUT6 (Prop_lut6_I1_O)        0.124    10.985 r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_6_i_17/O
                         net (fo=1, routed)           0.584    11.570    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_6_i_17_n_0
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.660    12.839    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_6/CLKARDCLK
                         clock pessimism              0.115    12.954    
                         clock uncertainty           -0.154    12.800    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.268    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_6
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/rv1_reg_6452_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 1.306ns (14.913%)  route 7.451ns (85.087%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 12.991 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.640     2.934    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_clk
    SLICE_X51Y50         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/rv1_reg_6452_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/rv1_reg_6452_reg[17]/Q
                         net (fo=19, routed)          1.590     4.980    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/rv1_reg_6452[17]
    SLICE_X62Y47         LUT5 (Prop_lut5_I4_O)        0.150     5.130 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[22]_i_8/O
                         net (fo=3, routed)           0.499     5.629    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[22]_i_8_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.328     5.957 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[20]_i_7/O
                         net (fo=2, routed)           0.638     6.595    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[20]_i_7_n_0
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.719 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[18]_i_6/O
                         net (fo=2, routed)           0.510     7.229    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[18]_i_6_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.353 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[17]_i_4/O
                         net (fo=5, routed)           0.869     8.222    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[17]_i_4_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.124     8.346 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/mem_reg_0_0_3_i_19/O
                         net (fo=24, routed)          3.345    11.691    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_5_1[15]
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.812    12.991    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_5/CLKBWRCLK
                         clock pessimism              0.129    13.120    
                         clock uncertainty           -0.154    12.965    
    RAMB36_X4Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    12.450    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_5
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 1.550ns (18.334%)  route 6.904ns (81.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=37, routed)          6.324    10.781    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/s_axi_control_WSTRB[1]
    SLICE_X90Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.905 r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_7_i_18/O
                         net (fo=1, routed)           0.580    11.485    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_7_i_18_n_0
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.655    12.834    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_7/CLKARDCLK
                         clock pessimism              0.115    12.949    
                         clock uncertainty           -0.154    12.795    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.263    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_7
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/rv1_reg_6452_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 1.306ns (14.973%)  route 7.416ns (85.027%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 12.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.640     2.934    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_clk
    SLICE_X51Y50         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/rv1_reg_6452_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/rv1_reg_6452_reg[17]/Q
                         net (fo=19, routed)          1.590     4.980    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/rv1_reg_6452[17]
    SLICE_X62Y47         LUT5 (Prop_lut5_I4_O)        0.150     5.130 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[22]_i_8/O
                         net (fo=3, routed)           0.499     5.629    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[22]_i_8_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.328     5.957 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[20]_i_7/O
                         net (fo=2, routed)           0.638     6.595    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[20]_i_7_n_0
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.719 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[18]_i_6/O
                         net (fo=2, routed)           0.510     7.229    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[18]_i_6_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.353 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[17]_i_4/O
                         net (fo=5, routed)           0.869     8.222    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[17]_i_4_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.124     8.346 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/mem_reg_0_0_3_i_19/O
                         net (fo=24, routed)          3.310    11.656    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_5_1[15]
    RAMB36_X5Y23         RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.819    12.998    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X5Y23         RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_5/CLKBWRCLK
                         clock pessimism              0.129    13.127    
                         clock uncertainty           -0.154    12.972    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    12.457    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_5
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 1.550ns (18.572%)  route 6.796ns (81.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=40, routed)          6.221    10.678    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/s_axi_control_WSTRB[2]
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.802 r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_1_i_19__0/O
                         net (fo=1, routed)           0.575    11.377    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_1_i_19__0_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.618    12.797    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_1/CLKARDCLK
                         clock pessimism              0.115    12.912    
                         clock uncertainty           -0.154    12.758    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.226    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_1
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -11.377    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 1.458ns (17.400%)  route 6.921ns (82.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=206, routed)         6.347    10.711    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/s_axi_control_WVALID
    SLICE_X90Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.835 r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_7_i_17/O
                         net (fo=1, routed)           0.575    11.410    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_7_i_17_n_0
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.647    12.826    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_7/CLKARDCLK
                         clock pessimism              0.129    12.955    
                         clock uncertainty           -0.154    12.801    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.269    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_7
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/rv1_reg_6452_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 1.306ns (15.074%)  route 7.358ns (84.926%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 13.002 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.640     2.934    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_clk
    SLICE_X51Y50         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/rv1_reg_6452_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/rv1_reg_6452_reg[17]/Q
                         net (fo=19, routed)          1.590     4.980    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/rv1_reg_6452[17]
    SLICE_X62Y47         LUT5 (Prop_lut5_I4_O)        0.150     5.130 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[22]_i_8/O
                         net (fo=3, routed)           0.499     5.629    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[22]_i_8_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.328     5.957 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[20]_i_7/O
                         net (fo=2, routed)           0.638     6.595    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[20]_i_7_n_0
    SLICE_X62Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.719 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[18]_i_6/O
                         net (fo=2, routed)           0.510     7.229    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[18]_i_6_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.353 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[17]_i_4/O
                         net (fo=5, routed)           0.869     8.222    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[17]_i_4_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.124     8.346 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/mem_reg_0_0_3_i_19/O
                         net (fo=24, routed)          3.252    11.598    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_1_5_1[15]
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.823    13.002    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5/CLKBWRCLK
                         clock pessimism              0.129    13.131    
                         clock uncertainty           -0.154    12.976    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    12.461    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 1.550ns (18.496%)  route 6.830ns (81.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 12.847 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=37, routed)          4.081     8.538    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/s_axi_control_WSTRB[1]
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.662 r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_i_19__0/O
                         net (fo=4, routed)           2.749    11.411    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/int_code_ram_be1[1]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.668    12.847    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_0/CLKARDCLK
                         clock pessimism              0.115    12.962    
                         clock uncertainty           -0.154    12.808    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.276    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_0
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                  0.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_29_0_reg_953_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_29_3_reg_4837_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.098%)  route 0.184ns (52.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.557     0.893    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_29_0_reg_953_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_29_0_reg_953_reg[6]/Q
                         net (fo=3, routed)           0.184     1.241    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_29_0_reg_953[6]
    SLICE_X42Y49         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_29_3_reg_4837_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.830     1.196    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_29_3_reg_4837_reg[6]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.059     1.225    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_29_3_reg_4837_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_24_0_reg_898_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_24_3_reg_4772_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.593%)  route 0.215ns (60.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.555     0.891    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_clk
    SLICE_X48Y53         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_24_0_reg_898_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_24_0_reg_898_reg[10]/Q
                         net (fo=3, routed)           0.215     1.247    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_24_0_reg_898[10]
    SLICE_X53Y53         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_24_3_reg_4772_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.820     1.186    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_clk
    SLICE_X53Y53         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_24_3_reg_4772_reg[10]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y53         FDRE (Hold_fdre_C_D)         0.047     1.198    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_24_3_reg_4772_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_start_pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.942%)  route 0.189ns (56.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.577     0.913    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_clk
    SLICE_X30Y51         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_start_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_start_pc_reg[13]/Q
                         net (fo=3, routed)           0.189     1.249    design_1_i/simple_pipeline_ip_0/inst/start_pc[13]
    SLICE_X31Y47         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.859     1.225    design_1_i/simple_pipeline_ip_0/inst/ap_clk
    SLICE_X31Y47         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[13]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)        -0.006     1.189    design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_start_pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.431%)  route 0.269ns (65.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.577     0.913    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_clk
    SLICE_X29Y52         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_start_pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_start_pc_reg[8]/Q
                         net (fo=3, routed)           0.269     1.322    design_1_i/simple_pipeline_ip_0/inst/start_pc[8]
    SLICE_X30Y47         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.859     1.225    design_1_i/simple_pipeline_ip_0/inst/ap_clk
    SLICE_X30Y47         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[8]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.063     1.258    design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_start_pc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.996%)  route 0.238ns (65.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.577     0.913    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_clk
    SLICE_X29Y52         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_start_pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_start_pc_reg[9]/Q
                         net (fo=3, routed)           0.238     1.278    design_1_i/simple_pipeline_ip_0/inst/start_pc[9]
    SLICE_X30Y47         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.859     1.225    design_1_i/simple_pipeline_ip_0/inst/ap_clk
    SLICE_X30Y47         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[9]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.010     1.205    design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_31_0_reg_975_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_31_3_reg_4863_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.515%)  route 0.251ns (60.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.563     0.899    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_clk
    SLICE_X46Y49         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_31_0_reg_975_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_31_0_reg_975_reg[0]/Q
                         net (fo=3, routed)           0.251     1.314    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_31_0_reg_975[0]
    SLICE_X48Y51         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_31_3_reg_4863_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.825     1.191    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_clk
    SLICE_X48Y51         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_31_3_reg_4863_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.078     1.239    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_31_3_reg_4863_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_start_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.745%)  route 0.265ns (65.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.576     0.912    design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_clk
    SLICE_X29Y53         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_start_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_start_pc_reg[2]/Q
                         net (fo=3, routed)           0.265     1.317    design_1_i/simple_pipeline_ip_0/inst/start_pc[2]
    SLICE_X31Y47         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.859     1.225    design_1_i/simple_pipeline_ip_0/inst/ap_clk
    SLICE_X31Y47         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[2]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.047     1.242    design_1_i/simple_pipeline_ip_0/inst/e_to_f_target_pc_V_reg_615_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_18_0_reg_832_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_18_3_reg_4694_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.882%)  route 0.241ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.549     0.885    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_clk
    SLICE_X49Y67         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_18_0_reg_832_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_18_0_reg_832_reg[26]/Q
                         net (fo=3, routed)           0.241     1.267    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_18_0_reg_832[26]
    SLICE_X52Y68         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_18_3_reg_4694_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.811     1.177    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_clk
    SLICE_X52Y68         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_18_3_reg_4694_reg[26]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.047     1.189    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_18_3_reg_4694_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.112    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_30_0_reg_964_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_30_3_reg_4850_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.283%)  route 0.253ns (60.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.563     0.899    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_clk
    SLICE_X42Y48         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_30_0_reg_964_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_30_0_reg_964_reg[1]/Q
                         net (fo=3, routed)           0.253     1.316    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/reg_file_30_0_reg_964[1]
    SLICE_X44Y50         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_30_3_reg_4850_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.825     1.191    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_clk
    SLICE_X44Y50         FDRE                                         r  design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_30_3_reg_4850_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.072     1.233    design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_30_3_reg_4850_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y12  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y16  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y28  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y24  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y15  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y16  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y10  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y0   design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y13  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y17  design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y72  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y72  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y77  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y77  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y74  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y74  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y72  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y72  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y77  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y77  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y76  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y74  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y74  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.238ns  (logic 0.124ns (5.541%)  route 2.114ns (94.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.595     1.595    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y87         LUT1 (Prop_lut1_I0_O)        0.124     1.719 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.518     2.238    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        1.475     2.654    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.045ns (5.296%)  route 0.805ns (94.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.612     0.612    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.657 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.192     0.850    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3781, routed)        0.820     1.186    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





