
Loading design for application trce from file xo3l_verilog_xo3l_verilog.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon Feb 14 14:02:58 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Based on the preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_pixclk" 24.180000 MHz ;
            851 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 30.427ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[2]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[8]  (to w_pixclk +)

   Delay:              10.779ns  (42.5% logic, 57.5% route), 11 logic levels.

 Constraint Details:

     10.779ns physical path delay genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_169 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.427ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C29B.CLK to     R18C29B.Q1 genblk4.u_colorbar_gen/SLICE_10 (from w_pixclk)
ROUTE         5     1.360     R18C29B.Q1 to     R17C29B.C1 genblk4.u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.452     R17C29B.C1 to     R17C29B.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R17C29B.F1 to     R17C29B.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R17C29B.C0 to     R17C29B.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.851     R17C29B.F0 to     R16C29C.A1 genblk4.u_colorbar_gen/N_55
CTOF_DEL    ---     0.452     R16C29C.A1 to     R16C29C.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE        13     1.243     R16C29C.F1 to     R15C30A.A1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R15C30A.A1 to     R15C30A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.180     R15C30A.F1 to     R14C29A.B0 genblk4.u_colorbar_gen/N_12_i
C0TOFCO_DE  ---     0.905     R14C29A.B0 to    R14C29A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R14C29A.FCO to    R14C29B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R14C29B.FCI to    R14C29B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R14C29B.FCO to    R14C29C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R14C29C.FCI to    R14C29C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R14C29C.FCO to    R14C29D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R14C29D.FCI to    R14C29D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R14C29D.FCO to    R14C30A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R14C30A.FCI to     R14C30A.F1 genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     1.180     R14C30A.F1 to     R15C29C.B1 genblk4.u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R15C29C.B1 to     R15C29C.F1 genblk4.u_colorbar_gen/SLICE_169
ROUTE         1     0.000     R15C29C.F1 to    R15C29C.DI1 genblk4.u_colorbar_gen/un65_linecnt[8] (to w_pixclk)
                  --------
                   10.779   (42.5% logic, 57.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C29B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R15C29C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.622ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[2]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[10]  (to w_pixclk +)

   Delay:              10.584ns  (44.7% logic, 55.3% route), 12 logic levels.

 Constraint Details:

     10.584ns physical path delay genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_170 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.622ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C29B.CLK to     R18C29B.Q1 genblk4.u_colorbar_gen/SLICE_10 (from w_pixclk)
ROUTE         5     1.360     R18C29B.Q1 to     R17C29B.C1 genblk4.u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.452     R17C29B.C1 to     R17C29B.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R17C29B.F1 to     R17C29B.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R17C29B.C0 to     R17C29B.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.851     R17C29B.F0 to     R16C29C.A1 genblk4.u_colorbar_gen/N_55
CTOF_DEL    ---     0.452     R16C29C.A1 to     R16C29C.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE        13     1.243     R16C29C.F1 to     R15C30A.A1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R15C30A.A1 to     R15C30A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.180     R15C30A.F1 to     R14C29A.B0 genblk4.u_colorbar_gen/N_12_i
C0TOFCO_DE  ---     0.905     R14C29A.B0 to    R14C29A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R14C29A.FCO to    R14C29B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R14C29B.FCI to    R14C29B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R14C29B.FCO to    R14C29C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R14C29C.FCI to    R14C29C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R14C29C.FCO to    R14C29D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R14C29D.FCI to    R14C29D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R14C29D.FCO to    R14C30A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R14C30A.FCI to    R14C30A.FCO genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R14C30A.FCO to    R14C30B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R14C30B.FCI to     R14C30B.F1 genblk4.u_colorbar_gen/SLICE_0
ROUTE         1     0.839     R14C30B.F1 to     R16C29C.D0 genblk4.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R16C29C.D0 to     R16C29C.F0 genblk4.u_colorbar_gen/SLICE_170
ROUTE         1     0.000     R16C29C.F0 to    R16C29C.DI0 genblk4.u_colorbar_gen/un65_linecnt[10] (to w_pixclk)
                  --------
                   10.584   (44.7% logic, 55.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C29B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R16C29C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[0]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[8]  (to w_pixclk +)

   Delay:              10.349ns  (44.3% logic, 55.7% route), 11 logic levels.

 Constraint Details:

     10.349ns physical path delay genblk4.u_colorbar_gen/SLICE_171 to genblk4.u_colorbar_gen/SLICE_169 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.857ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_171 to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28B.CLK to     R17C28B.Q0 genblk4.u_colorbar_gen/SLICE_171 (from w_pixclk)
ROUTE         6     0.930     R17C28B.Q0 to     R17C29B.B1 genblk4.u_colorbar_gen/pixcnt[0]
CTOF_DEL    ---     0.452     R17C29B.B1 to     R17C29B.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R17C29B.F1 to     R17C29B.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R17C29B.C0 to     R17C29B.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.851     R17C29B.F0 to     R16C29C.A1 genblk4.u_colorbar_gen/N_55
CTOF_DEL    ---     0.452     R16C29C.A1 to     R16C29C.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE        13     1.243     R16C29C.F1 to     R15C30A.A1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R15C30A.A1 to     R15C30A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.180     R15C30A.F1 to     R14C29A.B0 genblk4.u_colorbar_gen/N_12_i
C0TOFCO_DE  ---     0.905     R14C29A.B0 to    R14C29A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R14C29A.FCO to    R14C29B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R14C29B.FCI to    R14C29B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R14C29B.FCO to    R14C29C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R14C29C.FCI to    R14C29C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R14C29C.FCO to    R14C29D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R14C29D.FCI to    R14C29D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R14C29D.FCO to    R14C30A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R14C30A.FCI to     R14C30A.F1 genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     1.180     R14C30A.F1 to     R15C29C.B1 genblk4.u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R15C29C.B1 to     R15C29C.F1 genblk4.u_colorbar_gen/SLICE_169
ROUTE         1     0.000     R15C29C.F1 to    R15C29C.DI1 genblk4.u_colorbar_gen/un65_linecnt[8] (to w_pixclk)
                  --------
                   10.349   (44.3% logic, 55.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C28B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R15C29C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.902ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[1]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[8]  (to w_pixclk +)

   Delay:              10.304ns  (44.5% logic, 55.5% route), 11 logic levels.

 Constraint Details:

     10.304ns physical path delay genblk4.u_colorbar_gen/SLICE_171 to genblk4.u_colorbar_gen/SLICE_169 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.902ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_171 to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28B.CLK to     R17C28B.Q1 genblk4.u_colorbar_gen/SLICE_171 (from w_pixclk)
ROUTE         5     0.885     R17C28B.Q1 to     R17C29B.A1 genblk4.u_colorbar_gen/pixcnt[1]
CTOF_DEL    ---     0.452     R17C29B.A1 to     R17C29B.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R17C29B.F1 to     R17C29B.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R17C29B.C0 to     R17C29B.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.851     R17C29B.F0 to     R16C29C.A1 genblk4.u_colorbar_gen/N_55
CTOF_DEL    ---     0.452     R16C29C.A1 to     R16C29C.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE        13     1.243     R16C29C.F1 to     R15C30A.A1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R15C30A.A1 to     R15C30A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.180     R15C30A.F1 to     R14C29A.B0 genblk4.u_colorbar_gen/N_12_i
C0TOFCO_DE  ---     0.905     R14C29A.B0 to    R14C29A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R14C29A.FCO to    R14C29B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R14C29B.FCI to    R14C29B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R14C29B.FCO to    R14C29C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R14C29C.FCI to    R14C29C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R14C29C.FCO to    R14C29D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R14C29D.FCI to    R14C29D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R14C29D.FCO to    R14C30A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R14C30A.FCI to     R14C30A.F1 genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     1.180     R14C30A.F1 to     R15C29C.B1 genblk4.u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R15C29C.B1 to     R15C29C.F1 genblk4.u_colorbar_gen/SLICE_169
ROUTE         1     0.000     R15C29C.F1 to    R15C29C.DI1 genblk4.u_colorbar_gen/un65_linecnt[8] (to w_pixclk)
                  --------
                   10.304   (44.5% logic, 55.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C28B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R15C29C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.995ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[2]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[4]  (to w_pixclk +)

   Delay:              10.211ns  (42.0% logic, 58.0% route), 9 logic levels.

 Constraint Details:

     10.211ns physical path delay genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_168 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.995ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C29B.CLK to     R18C29B.Q1 genblk4.u_colorbar_gen/SLICE_10 (from w_pixclk)
ROUTE         5     1.360     R18C29B.Q1 to     R17C29B.C1 genblk4.u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.452     R17C29B.C1 to     R17C29B.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R17C29B.F1 to     R17C29B.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R17C29B.C0 to     R17C29B.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.851     R17C29B.F0 to     R16C29C.A1 genblk4.u_colorbar_gen/N_55
CTOF_DEL    ---     0.452     R16C29C.A1 to     R16C29C.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE        13     1.243     R16C29C.F1 to     R15C30A.A1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R15C30A.A1 to     R15C30A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.180     R15C30A.F1 to     R14C29A.B0 genblk4.u_colorbar_gen/N_12_i
C0TOFCO_DE  ---     0.905     R14C29A.B0 to    R14C29A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R14C29A.FCO to    R14C29B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R14C29B.FCI to    R14C29B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R14C29B.FCO to    R14C29C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOF1_DE  ---     0.569    R14C29C.FCI to     R14C29C.F1 genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.904     R14C29C.F1 to     R15C29D.B1 genblk4.u_colorbar_gen/un2_linecnt_cry_3_0_S1
CTOF_DEL    ---     0.452     R15C29D.B1 to     R15C29D.F1 genblk4.u_colorbar_gen/SLICE_168
ROUTE         1     0.000     R15C29D.F1 to    R15C29D.DI1 genblk4.u_colorbar_gen/un65_linecnt[4] (to w_pixclk)
                  --------
                   10.211   (42.0% logic, 58.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C29B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R15C29D.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.047ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[2]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[3]  (to w_pixclk +)

   Delay:              10.159ns  (41.7% logic, 58.3% route), 9 logic levels.

 Constraint Details:

     10.159ns physical path delay genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_168 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 31.047ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C29B.CLK to     R18C29B.Q1 genblk4.u_colorbar_gen/SLICE_10 (from w_pixclk)
ROUTE         5     1.360     R18C29B.Q1 to     R17C29B.C1 genblk4.u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.452     R17C29B.C1 to     R17C29B.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R17C29B.F1 to     R17C29B.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R17C29B.C0 to     R17C29B.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.851     R17C29B.F0 to     R16C29C.A1 genblk4.u_colorbar_gen/N_55
CTOF_DEL    ---     0.452     R16C29C.A1 to     R16C29C.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE        13     1.243     R16C29C.F1 to     R15C30A.A1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R15C30A.A1 to     R15C30A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.180     R15C30A.F1 to     R14C29A.B0 genblk4.u_colorbar_gen/N_12_i
C0TOFCO_DE  ---     0.905     R14C29A.B0 to    R14C29A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R14C29A.FCO to    R14C29B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R14C29B.FCI to    R14C29B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R14C29B.FCO to    R14C29C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOF0_DE  ---     0.517    R14C29C.FCI to     R14C29C.F0 genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.904     R14C29C.F0 to     R15C29D.B0 genblk4.u_colorbar_gen/un2_linecnt_cry_3_0_S0
CTOF_DEL    ---     0.452     R15C29D.B0 to     R15C29D.F0 genblk4.u_colorbar_gen/SLICE_168
ROUTE         1     0.000     R15C29D.F0 to    R15C29D.DI0 genblk4.u_colorbar_gen/un65_linecnt[3] (to w_pixclk)
                  --------
                   10.159   (41.7% logic, 58.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C29B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R15C29D.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[0]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[10]  (to w_pixclk +)

   Delay:              10.154ns  (46.6% logic, 53.4% route), 12 logic levels.

 Constraint Details:

     10.154ns physical path delay genblk4.u_colorbar_gen/SLICE_171 to genblk4.u_colorbar_gen/SLICE_170 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 31.052ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_171 to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28B.CLK to     R17C28B.Q0 genblk4.u_colorbar_gen/SLICE_171 (from w_pixclk)
ROUTE         6     0.930     R17C28B.Q0 to     R17C29B.B1 genblk4.u_colorbar_gen/pixcnt[0]
CTOF_DEL    ---     0.452     R17C29B.B1 to     R17C29B.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R17C29B.F1 to     R17C29B.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R17C29B.C0 to     R17C29B.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.851     R17C29B.F0 to     R16C29C.A1 genblk4.u_colorbar_gen/N_55
CTOF_DEL    ---     0.452     R16C29C.A1 to     R16C29C.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE        13     1.243     R16C29C.F1 to     R15C30A.A1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R15C30A.A1 to     R15C30A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.180     R15C30A.F1 to     R14C29A.B0 genblk4.u_colorbar_gen/N_12_i
C0TOFCO_DE  ---     0.905     R14C29A.B0 to    R14C29A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R14C29A.FCO to    R14C29B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R14C29B.FCI to    R14C29B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R14C29B.FCO to    R14C29C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R14C29C.FCI to    R14C29C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R14C29C.FCO to    R14C29D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R14C29D.FCI to    R14C29D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R14C29D.FCO to    R14C30A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R14C30A.FCI to    R14C30A.FCO genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R14C30A.FCO to    R14C30B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R14C30B.FCI to     R14C30B.F1 genblk4.u_colorbar_gen/SLICE_0
ROUTE         1     0.839     R14C30B.F1 to     R16C29C.D0 genblk4.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R16C29C.D0 to     R16C29C.F0 genblk4.u_colorbar_gen/SLICE_170
ROUTE         1     0.000     R16C29C.F0 to    R16C29C.DI0 genblk4.u_colorbar_gen/un65_linecnt[10] (to w_pixclk)
                  --------
                   10.154   (46.6% logic, 53.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C28B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R16C29C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.097ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[1]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[10]  (to w_pixclk +)

   Delay:              10.109ns  (46.8% logic, 53.2% route), 12 logic levels.

 Constraint Details:

     10.109ns physical path delay genblk4.u_colorbar_gen/SLICE_171 to genblk4.u_colorbar_gen/SLICE_170 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 31.097ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_171 to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28B.CLK to     R17C28B.Q1 genblk4.u_colorbar_gen/SLICE_171 (from w_pixclk)
ROUTE         5     0.885     R17C28B.Q1 to     R17C29B.A1 genblk4.u_colorbar_gen/pixcnt[1]
CTOF_DEL    ---     0.452     R17C29B.A1 to     R17C29B.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R17C29B.F1 to     R17C29B.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R17C29B.C0 to     R17C29B.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.851     R17C29B.F0 to     R16C29C.A1 genblk4.u_colorbar_gen/N_55
CTOF_DEL    ---     0.452     R16C29C.A1 to     R16C29C.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE        13     1.243     R16C29C.F1 to     R15C30A.A1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R15C30A.A1 to     R15C30A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.180     R15C30A.F1 to     R14C29A.B0 genblk4.u_colorbar_gen/N_12_i
C0TOFCO_DE  ---     0.905     R14C29A.B0 to    R14C29A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R14C29A.FCO to    R14C29B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R14C29B.FCI to    R14C29B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R14C29B.FCO to    R14C29C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R14C29C.FCI to    R14C29C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R14C29C.FCO to    R14C29D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R14C29D.FCI to    R14C29D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R14C29D.FCO to    R14C30A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R14C30A.FCI to    R14C30A.FCO genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R14C30A.FCO to    R14C30B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R14C30B.FCI to     R14C30B.F1 genblk4.u_colorbar_gen/SLICE_0
ROUTE         1     0.839     R14C30B.F1 to     R16C29C.D0 genblk4.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R16C29C.D0 to     R16C29C.F0 genblk4.u_colorbar_gen/SLICE_170
ROUTE         1     0.000     R16C29C.F0 to    R16C29C.DI0 genblk4.u_colorbar_gen/un65_linecnt[10] (to w_pixclk)
                  --------
                   10.109   (46.8% logic, 53.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C28B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R16C29C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[2]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[6]  (to w_pixclk +)

   Delay:              10.016ns  (44.3% logic, 55.7% route), 10 logic levels.

 Constraint Details:

     10.016ns physical path delay genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_169 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 31.190ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C29B.CLK to     R18C29B.Q1 genblk4.u_colorbar_gen/SLICE_10 (from w_pixclk)
ROUTE         5     1.360     R18C29B.Q1 to     R17C29B.C1 genblk4.u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.452     R17C29B.C1 to     R17C29B.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R17C29B.F1 to     R17C29B.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R17C29B.C0 to     R17C29B.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.851     R17C29B.F0 to     R16C29C.A1 genblk4.u_colorbar_gen/N_55
CTOF_DEL    ---     0.452     R16C29C.A1 to     R16C29C.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE        13     1.243     R16C29C.F1 to     R15C30A.A1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R15C30A.A1 to     R15C30A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.180     R15C30A.F1 to     R14C29A.B0 genblk4.u_colorbar_gen/N_12_i
C0TOFCO_DE  ---     0.905     R14C29A.B0 to    R14C29A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R14C29A.FCO to    R14C29B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R14C29B.FCI to    R14C29B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R14C29B.FCO to    R14C29C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R14C29C.FCI to    R14C29C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R14C29C.FCO to    R14C29D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOF1_DE  ---     0.569    R14C29D.FCI to     R14C29D.F1 genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.563     R14C29D.F1 to     R15C29C.D0 genblk4.u_colorbar_gen/un2_linecnt_cry_5_0_S1
CTOF_DEL    ---     0.452     R15C29C.D0 to     R15C29C.F0 genblk4.u_colorbar_gen/SLICE_169
ROUTE         1     0.000     R15C29C.F0 to    R15C29C.DI0 genblk4.u_colorbar_gen/un65_linecnt[6] (to w_pixclk)
                  --------
                   10.016   (44.3% logic, 55.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C29B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R15C29C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.211ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[3]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[8]  (to w_pixclk +)

   Delay:               9.995ns  (45.8% logic, 54.2% route), 11 logic levels.

 Constraint Details:

      9.995ns physical path delay genblk4.u_colorbar_gen/SLICE_9 to genblk4.u_colorbar_gen/SLICE_169 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 31.211ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_9 to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C29C.CLK to     R18C29C.Q0 genblk4.u_colorbar_gen/SLICE_9 (from w_pixclk)
ROUTE         5     0.576     R18C29C.Q0 to     R17C29B.D1 genblk4.u_colorbar_gen/pixcnt[3]
CTOF_DEL    ---     0.452     R17C29B.D1 to     R17C29B.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R17C29B.F1 to     R17C29B.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R17C29B.C0 to     R17C29B.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.851     R17C29B.F0 to     R16C29C.A1 genblk4.u_colorbar_gen/N_55
CTOF_DEL    ---     0.452     R16C29C.A1 to     R16C29C.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE        13     1.243     R16C29C.F1 to     R15C30A.A1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R15C30A.A1 to     R15C30A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.180     R15C30A.F1 to     R14C29A.B0 genblk4.u_colorbar_gen/N_12_i
C0TOFCO_DE  ---     0.905     R14C29A.B0 to    R14C29A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R14C29A.FCO to    R14C29B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R14C29B.FCI to    R14C29B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R14C29B.FCO to    R14C29C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R14C29C.FCI to    R14C29C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R14C29C.FCO to    R14C29D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R14C29D.FCI to    R14C29D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R14C29D.FCO to    R14C30A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R14C30A.FCI to     R14C30A.F1 genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     1.180     R14C30A.F1 to     R15C29C.B1 genblk4.u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R15C29C.B1 to     R15C29C.F1 genblk4.u_colorbar_gen/SLICE_169
ROUTE         1     0.000     R15C29C.F1 to    R15C29C.DI1 genblk4.u_colorbar_gen/un65_linecnt[8] (to w_pixclk)
                  --------
                    9.995   (45.8% logic, 54.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C29C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R15C29C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   91.500MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           D0_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           DCK_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.143ns (weighted slack = -0.206ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/hsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               6.216ns  (35.7% logic, 64.3% route), 5 logic levels.

 Constraint Details:

      6.216ns physical path delay genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189 exceeds
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 0.143ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28D.CLK to     R17C28D.Q0 genblk4.u_colorbar_gen/SLICE_307 (from w_pixclk)
ROUTE         4     1.294     R17C28D.Q0 to     R17C22D.D1 w_hsync
CTOF_DEL    ---     0.452     R17C22D.D1 to     R17C22D.F1 u_BYTE_PACKETIZER/SLICE_455
ROUTE         3     0.890     R17C22D.F1 to     R16C22D.B0 u_BYTE_PACKETIZER/HSYNC_end
CTOF_DEL    ---     0.452     R16C22D.B0 to     R16C22D.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.861     R16C22D.F0 to     R18C22A.D1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C22A.D1 to     R18C22A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         1     0.384     R18C22A.F1 to     R18C22B.C0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R18C22B.C0 to     R18C22B.F0 u_BYTE_PACKETIZER/SLICE_406
ROUTE         1     0.570     R18C22B.F0 to     R18C22A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    6.216   (35.7% logic, 64.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C28D.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R18C22A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.107ns (weighted slack = -0.154ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               6.180ns  (35.9% logic, 64.1% route), 5 logic levels.

 Constraint Details:

      6.180ns physical path delay genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189 exceeds
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 0.107ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C29B.CLK to     R15C29B.Q0 genblk4.u_colorbar_gen/SLICE_308 (from w_pixclk)
ROUTE         7     1.294     R15C29B.Q0 to     R16C22C.D0 w_vsync
CTOF_DEL    ---     0.452     R16C22C.D0 to     R16C22C.F0 SLICE_285
ROUTE         1     0.854     R16C22C.F0 to     R16C22D.A0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R16C22D.A0 to     R16C22D.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.861     R16C22D.F0 to     R18C22A.D1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C22A.D1 to     R18C22A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         1     0.384     R18C22A.F1 to     R18C22B.C0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R18C22B.C0 to     R18C22B.F0 u_BYTE_PACKETIZER/SLICE_406
ROUTE         1     0.570     R18C22B.F0 to     R18C22A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    6.180   (35.9% logic, 64.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R15C29B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R18C22A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.010ns (weighted slack = -0.014ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/hsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_vc[1]  (to byte_clk +)

   Delay:               6.083ns  (29.0% logic, 71.0% route), 4 logic levels.

 Constraint Details:

      6.083ns physical path delay genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/u_packetheader/SLICE_408 exceeds
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 0.010ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/u_packetheader/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28D.CLK to     R17C28D.Q0 genblk4.u_colorbar_gen/SLICE_307 (from w_pixclk)
ROUTE         4     1.294     R17C28D.Q0 to     R17C22D.D1 w_hsync
CTOF_DEL    ---     0.452     R17C22D.D1 to     R17C22D.F1 u_BYTE_PACKETIZER/SLICE_455
ROUTE         3     0.890     R17C22D.F1 to     R16C22D.B0 u_BYTE_PACKETIZER/HSYNC_end
CTOF_DEL    ---     0.452     R16C22D.B0 to     R16C22D.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.861     R16C22D.F0 to     R18C22A.D0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C22A.D0 to     R18C22A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         6     1.273     R18C22A.F0 to     R17C19A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    6.083   (29.0% logic, 71.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C28D.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_packetheader/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R17C19A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.026ns (weighted slack = 0.037ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_vc[1]  (to byte_clk +)

   Delay:               6.047ns  (29.2% logic, 70.8% route), 4 logic levels.

 Constraint Details:

      6.047ns physical path delay genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_408 meets
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 0.026ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C29B.CLK to     R15C29B.Q0 genblk4.u_colorbar_gen/SLICE_308 (from w_pixclk)
ROUTE         7     1.294     R15C29B.Q0 to     R16C22C.D0 w_vsync
CTOF_DEL    ---     0.452     R16C22C.D0 to     R16C22C.F0 SLICE_285
ROUTE         1     0.854     R16C22C.F0 to     R16C22D.A0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R16C22D.A0 to     R16C22D.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.861     R16C22D.F0 to     R18C22A.D0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C22A.D0 to     R18C22A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         6     1.273     R18C22A.F0 to     R17C19A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    6.047   (29.2% logic, 70.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R15C29B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_packetheader/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R17C19A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.076ns (weighted slack = 0.109ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/hsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               5.997ns  (37.0% logic, 63.0% route), 5 logic levels.

 Constraint Details:

      5.997ns physical path delay genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189 meets
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 0.076ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28D.CLK to     R17C28D.Q0 genblk4.u_colorbar_gen/SLICE_307 (from w_pixclk)
ROUTE         4     1.294     R17C28D.Q0 to     R17C22D.D0 w_hsync
CTOF_DEL    ---     0.452     R17C22D.D0 to     R17C22D.F0 u_BYTE_PACKETIZER/SLICE_455
ROUTE         3     0.671     R17C22D.F0 to     R16C22D.C0 u_BYTE_PACKETIZER/HSYNC_start
CTOF_DEL    ---     0.452     R16C22D.C0 to     R16C22D.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.861     R16C22D.F0 to     R18C22A.D1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C22A.D1 to     R18C22A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         1     0.384     R18C22A.F1 to     R18C22B.C0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R18C22B.C0 to     R18C22B.F0 u_BYTE_PACKETIZER/SLICE_406
ROUTE         1     0.570     R18C22B.F0 to     R18C22A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    5.997   (37.0% logic, 63.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C28D.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R18C22A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.184ns (weighted slack = 0.265ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               5.889ns  (37.6% logic, 62.4% route), 5 logic levels.

 Constraint Details:

      5.889ns physical path delay genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189 meets
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 0.184ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C29B.CLK to     R15C29B.Q0 genblk4.u_colorbar_gen/SLICE_308 (from w_pixclk)
ROUTE         7     1.313     R15C29B.Q0 to     R16C22D.D1 w_vsync
CTOF_DEL    ---     0.452     R16C22D.D1 to     R16C22D.F1 u_BYTE_PACKETIZER/SLICE_223
ROUTE         1     0.544     R16C22D.F1 to     R16C22D.D0 u_BYTE_PACKETIZER/VSYNC_end
CTOF_DEL    ---     0.452     R16C22D.D0 to     R16C22D.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.861     R16C22D.F0 to     R18C22A.D1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C22A.D1 to     R18C22A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         1     0.384     R18C22A.F1 to     R18C22B.C0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R18C22B.C0 to     R18C22B.F0 u_BYTE_PACKETIZER/SLICE_406
ROUTE         1     0.570     R18C22B.F0 to     R18C22A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    5.889   (37.6% logic, 62.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R15C29B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R18C22A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.209ns (weighted slack = 0.301ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/hsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_vc[1]  (to byte_clk +)

   Delay:               5.864ns  (30.1% logic, 69.9% route), 4 logic levels.

 Constraint Details:

      5.864ns physical path delay genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/u_packetheader/SLICE_408 meets
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 0.209ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/u_packetheader/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28D.CLK to     R17C28D.Q0 genblk4.u_colorbar_gen/SLICE_307 (from w_pixclk)
ROUTE         4     1.294     R17C28D.Q0 to     R17C22D.D0 w_hsync
CTOF_DEL    ---     0.452     R17C22D.D0 to     R17C22D.F0 u_BYTE_PACKETIZER/SLICE_455
ROUTE         3     0.671     R17C22D.F0 to     R16C22D.C0 u_BYTE_PACKETIZER/HSYNC_start
CTOF_DEL    ---     0.452     R16C22D.C0 to     R16C22D.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.861     R16C22D.F0 to     R18C22A.D0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C22A.D0 to     R18C22A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         6     1.273     R18C22A.F0 to     R17C19A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    5.864   (30.1% logic, 69.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C28D.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_packetheader/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R17C19A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.288ns (weighted slack = 0.415ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/hsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_dt[1]  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/q_dt[0]

   Delay:               5.785ns  (30.5% logic, 69.5% route), 4 logic levels.

 Constraint Details:

      5.785ns physical path delay genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/SLICE_218 meets
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 0.288ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28D.CLK to     R17C28D.Q0 genblk4.u_colorbar_gen/SLICE_307 (from w_pixclk)
ROUTE         4     1.294     R17C28D.Q0 to     R17C22D.D1 w_hsync
CTOF_DEL    ---     0.452     R17C22D.D1 to     R17C22D.F1 u_BYTE_PACKETIZER/SLICE_455
ROUTE         3     0.890     R17C22D.F1 to     R16C22D.B0 u_BYTE_PACKETIZER/HSYNC_end
CTOF_DEL    ---     0.452     R16C22D.B0 to     R16C22D.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.861     R16C22D.F0 to     R18C22A.D0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C22A.D0 to     R18C22A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         6     0.975     R18C22A.F0 to     R17C22B.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    5.785   (30.5% logic, 69.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C28D.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R17C22B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.288ns (weighted slack = 0.415ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/hsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_dt[5]  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/q_dt[4]

   Delay:               5.785ns  (30.5% logic, 69.5% route), 4 logic levels.

 Constraint Details:

      5.785ns physical path delay genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/SLICE_220 meets
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 0.288ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C28D.CLK to     R17C28D.Q0 genblk4.u_colorbar_gen/SLICE_307 (from w_pixclk)
ROUTE         4     1.294     R17C28D.Q0 to     R17C22D.D1 w_hsync
CTOF_DEL    ---     0.452     R17C22D.D1 to     R17C22D.F1 u_BYTE_PACKETIZER/SLICE_455
ROUTE         3     0.890     R17C22D.F1 to     R16C22D.B0 u_BYTE_PACKETIZER/HSYNC_end
CTOF_DEL    ---     0.452     R16C22D.B0 to     R16C22D.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.861     R16C22D.F0 to     R18C22A.D0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C22A.D0 to     R18C22A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         6     0.975     R18C22A.F0 to     R17C22C.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    5.785   (30.5% logic, 69.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C28D.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R17C22C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.317ns (weighted slack = 0.456ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_vc[1]  (to byte_clk +)

   Delay:               5.756ns  (30.7% logic, 69.3% route), 4 logic levels.

 Constraint Details:

      5.756ns physical path delay genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_408 meets
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 0.317ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C29B.CLK to     R15C29B.Q0 genblk4.u_colorbar_gen/SLICE_308 (from w_pixclk)
ROUTE         7     1.313     R15C29B.Q0 to     R16C22D.D1 w_vsync
CTOF_DEL    ---     0.452     R16C22D.D1 to     R16C22D.F1 u_BYTE_PACKETIZER/SLICE_223
ROUTE         1     0.544     R16C22D.F1 to     R16C22D.D0 u_BYTE_PACKETIZER/VSYNC_end
CTOF_DEL    ---     0.452     R16C22D.D0 to     R16C22D.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.861     R16C22D.F0 to     R18C22A.D0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C22A.D0 to     R18C22A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         6     1.273     R18C22A.F0 to     R17C19A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    5.756   (30.7% logic, 69.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R15C29B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_packetheader/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R17C19A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  73.839MHz is the maximum frequency for this preference.


================================================================================
Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
This section of the Trace report will identify any inherent timing rule violations
in the design. These rules may be affected by other preferences.


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.061ns meets timing requirement of 6.691ns by 4.630ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.747   (13.0% logic, 87.0% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.686   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.564   (13.4% logic, 86.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.732   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.061ns meets timing requirement of 6.691ns by 4.630ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.747   (13.0% logic, 87.0% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.686   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.564   (13.4% logic, 86.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.732   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 1.254ns meets timing requirement of 6.691ns by 5.437ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.517     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.169 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    1.519   (54.8% logic, 45.2% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.973ns meets timing requirement of -6.576ns by 7.549ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.538   (13.5% logic, 86.5% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.543     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.189 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    1.565   (53.2% logic, 46.8% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
Internal Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            746 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.599ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               8.632ns  (22.9% logic, 77.1% route), 4 logic levels.

 Constraint Details:

      8.632ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 5.599ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.296     R12C16B.Q0 to     R14C15A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R14C15A.B1 to     R14C15A.F1 u_LP_HS_DELAY_CNTRL/SLICE_286
ROUTE        64     2.582     R14C15A.F1 to     R12C14A.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R12C14A.B0 to     R12C14A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_118
ROUTE         1     0.885     R12C14A.F0 to     R12C14D.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_27
CTOOFX_DEL  ---     0.661     R12C14D.B1 to   R12C14D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4/SLICE_322
ROUTE         1     1.895   R12C14D.OFX0 to  IOL_T14A.TXD4 byte_D1_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    8.632   (22.9% logic, 77.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.769ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               8.462ns  (23.3% logic, 76.7% route), 4 logic levels.

 Constraint Details:

      8.462ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 5.769ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.296     R12C16B.Q0 to     R14C15A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R14C15A.B1 to     R14C15A.F1 u_LP_HS_DELAY_CNTRL/SLICE_286
ROUTE        64     2.608     R14C15A.F1 to      R9C18A.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452      R9C18A.B0 to      R9C18A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_112
ROUTE         1     1.180      R9C18A.F0 to      R8C16C.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_35
CTOOFX_DEL  ---     0.661      R8C16C.B0 to    R8C16C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNI7GHI4/SLICE_330
ROUTE         1     1.404    R8C16C.OFX0 to  IOL_T16A.TXD4 byte_D0_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    8.462   (23.3% logic, 76.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               8.413ns  (23.5% logic, 76.5% route), 4 logic levels.

 Constraint Details:

      8.413ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 5.818ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     0.954     R12C16B.Q0 to     R12C17C.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R12C17C.B1 to     R12C17C.F1 SLICE_443
ROUTE        64     2.685     R12C17C.F1 to     R11C16B.C1 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452     R11C16B.C1 to     R11C16B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_104
ROUTE         1     0.954     R11C16B.F1 to     R10C17D.C1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_50
CTOOFX_DEL  ---     0.661     R10C17D.C1 to   R10C17D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_2/SLICE_331
ROUTE         1     1.846   R10C17D.OFX0 to  IOL_T16A.TXD3 byte_D0_out[3] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    8.413   (23.5% logic, 76.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.830ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               8.401ns  (23.5% logic, 76.5% route), 4 logic levels.

 Constraint Details:

      8.401ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 5.830ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.296     R12C16B.Q0 to     R14C15A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R14C15A.B1 to     R14C15A.F1 u_LP_HS_DELAY_CNTRL/SLICE_286
ROUTE        64     2.219     R14C15A.F1 to     R12C14B.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R12C14B.B1 to     R12C14B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_119
ROUTE         1     0.954     R12C14B.F1 to     R11C15D.C1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_30
CTOOFX_DEL  ---     0.661     R11C15D.C1 to   R11C15D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_2/SLICE_335
ROUTE         1     1.958   R11C15D.OFX0 to  IOL_T14A.TXD7 byte_D1_out[7] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    8.401   (23.5% logic, 76.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.872ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               8.359ns  (23.6% logic, 76.4% route), 4 logic levels.

 Constraint Details:

      8.359ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 5.872ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     0.954     R12C16B.Q0 to     R12C17C.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R12C17C.B1 to     R12C17C.F1 SLICE_443
ROUTE        64     2.685     R12C17C.F1 to     R11C16B.C0 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452     R11C16B.C0 to     R11C16B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_104
ROUTE         1     0.851     R11C16B.F0 to     R11C17B.A1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_49
CTOOFX_DEL  ---     0.661     R11C17B.A1 to   R11C17B.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_1/SLICE_332
ROUTE         1     1.895   R11C17B.OFX0 to  IOL_T16A.TXD2 byte_D0_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    8.359   (23.6% logic, 76.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.927ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               8.304ns  (23.8% logic, 76.2% route), 4 logic levels.

 Constraint Details:

      8.304ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 5.927ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.296     R12C16B.Q0 to     R14C15A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R14C15A.B1 to     R14C15A.F1 u_LP_HS_DELAY_CNTRL/SLICE_286
ROUTE        64     2.237     R14C15A.F1 to     R10C18A.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R10C18A.B1 to     R10C18A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/SLICE_115
ROUTE         1     0.839     R10C18A.F1 to     R11C17C.D0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_32
CTOOFX_DEL  ---     0.661     R11C17C.D0 to   R11C17C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_333
ROUTE         1     1.958   R11C17C.OFX0 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    8.304   (23.8% logic, 76.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 5.959ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               8.272ns  (23.9% logic, 76.1% route), 4 logic levels.

 Constraint Details:

      8.272ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 5.959ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.296     R12C16B.Q0 to     R14C15A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R14C15A.B1 to     R14C15A.F1 u_LP_HS_DELAY_CNTRL/SLICE_286
ROUTE        64     2.225     R14C15A.F1 to     R10C17B.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R10C17B.B0 to     R10C17B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_128
ROUTE         1     0.882     R10C17B.F0 to     R11C17B.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_17
CTOOFX_DEL  ---     0.661     R11C17B.B1 to   R11C17B.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_1/SLICE_332
ROUTE         1     1.895   R11C17B.OFX0 to  IOL_T16A.TXD2 byte_D0_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    8.272   (23.9% logic, 76.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 6.027ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               8.204ns  (24.1% logic, 75.9% route), 4 logic levels.

 Constraint Details:

      8.204ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 6.027ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.296     R12C16B.Q0 to     R14C15A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R14C15A.B1 to     R14C15A.F1 u_LP_HS_DELAY_CNTRL/SLICE_286
ROUTE        64     2.608     R14C15A.F1 to      R9C18B.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452      R9C18B.B1 to      R9C18B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_113
ROUTE         1     0.839      R9C18B.F1 to      R8C16A.D0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_38
CTOOFX_DEL  ---     0.661      R8C16A.D0 to    R8C16A.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNI7GHI4_2/SLICE_327
ROUTE         1     1.487    R8C16A.OFX0 to  IOL_T16A.TXD7 byte_D0_out[7] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    8.204   (24.1% logic, 75.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 6.041ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               8.190ns  (24.1% logic, 75.9% route), 4 logic levels.

 Constraint Details:

      8.190ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 6.041ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.296     R12C16B.Q0 to     R14C15A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R14C15A.B1 to     R14C15A.F1 u_LP_HS_DELAY_CNTRL/SLICE_286
ROUTE        64     2.223     R14C15A.F1 to     R10C14B.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R10C14B.B1 to     R10C14B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_110
ROUTE         1     0.851     R10C14B.F1 to     R10C15D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_42
CTOOFX_DEL  ---     0.661     R10C15D.A0 to   R10C15D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_2/SLICE_323
ROUTE         1     1.846   R10C15D.OFX0 to  IOL_T14A.TXD3 byte_D1_out[3] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    8.190   (24.1% logic, 75.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 6.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               8.174ns  (24.1% logic, 75.9% route), 4 logic levels.

 Constraint Details:

      8.174ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 6.057ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        21     0.715     R12C16B.Q1 to     R12C17C.C1 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R12C17C.C1 to     R12C17C.F1 SLICE_443
ROUTE        64     2.685     R12C17C.F1 to     R11C16B.C1 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452     R11C16B.C1 to     R11C16B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_104
ROUTE         1     0.954     R11C16B.F1 to     R10C17D.C1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_50
CTOOFX_DEL  ---     0.661     R10C17D.C1 to   R10C17D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_2/SLICE_331
ROUTE         1     1.846   R10C17D.OFX0 to  IOL_T16A.TXD3 byte_D0_out[3] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    8.174   (24.1% logic, 75.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

Report:  129.299MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_pixclk" 24.180000 MHz  |             |             |
;                                       |   24.180 MHz|   91.500 MHz|  11  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |   75.000 MHz|   73.839 MHz|   5 *
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |   75.000 MHz|  129.299 MHz|   4  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
u_BYTE_PACKETIZER/w_edge_detect_3       |       5|       3|    100.00%
                                        |        |        |
u_BYTE_PACKETIZER/u_packetheader/un1_q_l|        |        |
ong_pkt_indicator_1_1                   |       1|       2|     66.67%
                                        |        |        |
u_BYTE_PACKETIZER/u_packetheader/un1_q_l|        |        |
ong_pkt_indicator_1_i                   |       1|       2|     66.67%
                                        |        |        |
u_BYTE_PACKETIZER/HSYNC_end             |       3|       2|     66.67%
                                        |        |        |
w_hsync                                 |       4|       2|     66.67%
                                        |        |        |
u_BYTE_PACKETIZER/u_packetheader/un1_q_l|        |        |
ong_pkt_indicator_1_1_i                 |       6|       1|     33.33%
                                        |        |        |
u_BYTE_PACKETIZER/VSYNC_start           |       1|       1|     33.33%
                                        |        |        |
w_vsync                                 |       7|       1|     33.33%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC   Loads: 29
   Covered under: FREQUENCY NET "w_pixclk" 24.180000 MHz ;

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: byte_clk   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC
      Covered under: Timing Rule Check   Transfers: 4

   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC
      Covered under: Timing Rule Check   Transfers: 2

   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: byte_clk   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 219
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: CLKOS   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 3  Score: 374
Cumulative negative slack: 374

Constraints cover 11848 paths, 7 nets, and 3730 connections (99.20% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon Feb 14 14:02:59 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_pixclk" 24.180000 MHz ;
            851 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[0]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.326ns  (40.8% logic, 59.2% route), 1 logic levels.

 Constraint Details:

      0.326ns physical path delay genblk4.u_colorbar_gen/SLICE_18 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.072ns skew requirement (totaling 0.123ns) by 0.203ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_18 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C26A.CLK to     R21C26A.Q1 genblk4.u_colorbar_gen/SLICE_18 (from w_pixclk)
ROUTE         2     0.193     R21C26A.Q1 to EBR_R20C24.DI0 w_pixdata[0] (to w_pixclk)
                  --------
                    0.326   (40.8% logic, 59.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.425        OSC.OSC to    R21C26A.CLK w_pixclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R20C24.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[6]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.326ns  (40.8% logic, 59.2% route), 1 logic levels.

 Constraint Details:

      0.326ns physical path delay genblk4.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.072ns skew requirement (totaling 0.123ns) by 0.203ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C26D.CLK to     R21C26D.Q1 genblk4.u_colorbar_gen/SLICE_15 (from w_pixclk)
ROUTE         2     0.193     R21C26D.Q1 to EBR_R20C24.DI6 w_pixdata[6] (to w_pixclk)
                  --------
                    0.326   (40.8% logic, 59.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.425        OSC.OSC to    R21C26D.CLK w_pixclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R20C24.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.220ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[5]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.343ns  (38.8% logic, 61.2% route), 1 logic levels.

 Constraint Details:

      0.343ns physical path delay genblk4.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.072ns skew requirement (totaling 0.123ns) by 0.220ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C26D.CLK to     R21C26D.Q0 genblk4.u_colorbar_gen/SLICE_15 (from w_pixclk)
ROUTE         2     0.210     R21C26D.Q0 to EBR_R20C24.DI5 w_pixdata[5] (to w_pixclk)
                  --------
                    0.343   (38.8% logic, 61.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.425        OSC.OSC to    R21C26D.CLK w_pixclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R20C24.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.220ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[4]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.343ns  (38.8% logic, 61.2% route), 1 logic levels.

 Constraint Details:

      0.343ns physical path delay genblk4.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.072ns skew requirement (totaling 0.123ns) by 0.220ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C26C.CLK to     R21C26C.Q1 genblk4.u_colorbar_gen/SLICE_16 (from w_pixclk)
ROUTE         2     0.210     R21C26C.Q1 to EBR_R20C24.DI4 w_pixdata[4] (to w_pixclk)
                  --------
                    0.343   (38.8% logic, 61.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.425        OSC.OSC to    R21C26C.CLK w_pixclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R20C24.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[9]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.426ns  (31.2% logic, 68.8% route), 1 logic levels.

 Constraint Details:

      0.426ns physical path delay genblk4.u_colorbar_gen/SLICE_13 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.072ns skew requirement (totaling 0.123ns) by 0.303ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_13 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C27B.CLK to     R21C27B.Q0 genblk4.u_colorbar_gen/SLICE_13 (from w_pixclk)
ROUTE         2     0.293     R21C27B.Q0 to EBR_R20C27.DI1 w_pixdata[9] (to w_pixclk)
                  --------
                    0.426   (31.2% logic, 68.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.425        OSC.OSC to    R21C27B.CLK w_pixclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R20C27.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[2]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.427ns  (31.1% logic, 68.9% route), 1 logic levels.

 Constraint Details:

      0.427ns physical path delay genblk4.u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.072ns skew requirement (totaling 0.123ns) by 0.304ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C26B.CLK to     R21C26B.Q1 genblk4.u_colorbar_gen/SLICE_17 (from w_pixclk)
ROUTE         2     0.294     R21C26B.Q1 to EBR_R20C24.DI2 w_pixdata[2] (to w_pixclk)
                  --------
                    0.427   (31.1% logic, 68.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.425        OSC.OSC to    R21C26B.CLK w_pixclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R20C24.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.330ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[1]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.453ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.453ns physical path delay genblk4.u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.072ns skew requirement (totaling 0.123ns) by 0.330ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C26B.CLK to     R21C26B.Q0 genblk4.u_colorbar_gen/SLICE_17 (from w_pixclk)
ROUTE         2     0.320     R21C26B.Q0 to EBR_R20C24.DI1 w_pixdata[1] (to w_pixclk)
                  --------
                    0.453   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.425        OSC.OSC to    R21C26B.CLK w_pixclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R20C24.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.331ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[3]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.454ns  (29.3% logic, 70.7% route), 1 logic levels.

 Constraint Details:

      0.454ns physical path delay genblk4.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.072ns skew requirement (totaling 0.123ns) by 0.331ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C26C.CLK to     R21C26C.Q0 genblk4.u_colorbar_gen/SLICE_16 (from w_pixclk)
ROUTE         2     0.321     R21C26C.Q0 to EBR_R20C24.DI3 w_pixdata[3] (to w_pixclk)
                  --------
                    0.454   (29.3% logic, 70.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.425        OSC.OSC to    R21C26C.CLK w_pixclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R20C24.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[7]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/pixcnt[7]  (to w_pixclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay genblk4.u_colorbar_gen/SLICE_7 to genblk4.u_colorbar_gen/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_7 to genblk4.u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C30A.CLK to     R18C30A.Q0 genblk4.u_colorbar_gen/SLICE_7 (from w_pixclk)
ROUTE         6     0.132     R18C30A.Q0 to     R18C30A.A0 genblk4.u_colorbar_gen/pixcnt[7]
CTOF_DEL    ---     0.101     R18C30A.A0 to     R18C30A.F0 genblk4.u_colorbar_gen/SLICE_7
ROUTE         1     0.000     R18C30A.F0 to    R18C30A.DI0 genblk4.u_colorbar_gen/un7_pixcnt[7] (to w_pixclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R18C30A.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R18C30A.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/linecnt[5]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[5]  (to w_pixclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay genblk4.u_colorbar_gen/SLICE_2 to genblk4.u_colorbar_gen/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_2 to genblk4.u_colorbar_gen/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C29D.CLK to     R14C29D.Q0 genblk4.u_colorbar_gen/SLICE_2 (from w_pixclk)
ROUTE         5     0.132     R14C29D.Q0 to     R14C29D.A0 genblk4.u_colorbar_gen/linecnt[5]
CTOF_DEL    ---     0.101     R14C29D.A0 to     R14C29D.F0 genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000     R14C29D.F0 to    R14C29D.DI0 genblk4.u_colorbar_gen/un2_linecnt[5] (to w_pixclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R14C29D.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R14C29D.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[11]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1

   Delay:               0.267ns  (49.8% logic, 50.2% route), 2 logic levels.

 Constraint Details:

      0.267ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_460 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.136ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_460 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20D.CLK to     R18C20D.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_460 (from byte_clk)
ROUTE         1     0.134     R18C20D.Q1 to     R19C20C.D1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[11]
ZERO_DEL    ---     0.000     R19C20C.D1 to   R19C20C.WDO3 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3
ROUTE         1     0.000   R19C20C.WDO3 to    R19C20B.WD1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/WD3_INT (to byte_clk)
                  --------
                    0.267   (49.8% logic, 50.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_460:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R18C20D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R19C20B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/RAM1

   Delay:               0.270ns  (49.3% logic, 50.7% route), 2 logic levels.

 Constraint Details:

      0.270ns physical path delay SLICE_282 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/SLICE_92 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.139ns

 Physical Path Details:

      Data path SLICE_282 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C18D.CLK to     R11C18D.Q1 SLICE_282 (from byte_clk)
ROUTE         4     0.137     R11C18D.Q1 to     R11C18C.D1 u_LP_HS_DELAY_CNTRL/hold_data[0][3]
ZERO_DEL    ---     0.000     R11C18C.D1 to   R11C18C.WDO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/SLICE_90
ROUTE         1     0.000   R11C18C.WDO3 to    R11C18B.WD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/WD3_INT (to byte_clk)
                  --------
                    0.270   (49.3% logic, 50.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C18D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C18B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/RAM1

   Delay:               0.271ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay SLICE_282 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/SLICE_116 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.140ns

 Physical Path Details:

      Data path SLICE_282 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C18D.CLK to     R11C18D.Q1 SLICE_282 (from byte_clk)
ROUTE         4     0.138     R11C18D.Q1 to     R10C18C.D1 u_LP_HS_DELAY_CNTRL/hold_data[0][3]
ZERO_DEL    ---     0.000     R10C18C.D1 to   R10C18C.WDO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/SLICE_114
ROUTE         1     0.000   R10C18C.WDO3 to    R10C18B.WD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/WD3_INT (to byte_clk)
                  --------
                    0.271   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C18D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R10C18B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[14]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM1

   Delay:               0.271ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_79 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.0 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.140ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_79 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20C.CLK to     R17C20C.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_79 (from byte_clk)
ROUTE         1     0.138     R17C20C.Q0 to     R18C20C.C1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[14]
ZERO_DEL    ---     0.000     R18C20C.C1 to   R18C20C.WDO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4
ROUTE         1     0.000   R18C20C.WDO2 to    R18C20B.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/WD2_INT (to byte_clk)
                  --------
                    0.271   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R17C20C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R18C20B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/RAM1

   Delay:               0.272ns  (48.9% logic, 51.1% route), 2 logic levels.

 Constraint Details:

      0.272ns physical path delay SLICE_282 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/SLICE_92 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path SLICE_282 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C18D.CLK to     R11C18D.Q0 SLICE_282 (from byte_clk)
ROUTE         4     0.139     R11C18D.Q0 to     R11C18C.C1 u_LP_HS_DELAY_CNTRL/hold_data[0][2]
ZERO_DEL    ---     0.000     R11C18C.C1 to   R11C18C.WDO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/SLICE_90
ROUTE         1     0.000   R11C18C.WDO2 to    R11C18B.WD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/WD2_INT (to byte_clk)
                  --------
                    0.272   (48.9% logic, 51.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C18D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C18B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][3]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/RAM1

   Delay:               0.272ns  (48.9% logic, 51.1% route), 2 logic levels.

 Constraint Details:

      0.272ns physical path delay SLICE_282 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_104 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path SLICE_282 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C18D.CLK to     R11C18D.Q1 SLICE_282 (from byte_clk)
ROUTE         4     0.139     R11C18D.Q1 to     R11C16C.D1 u_LP_HS_DELAY_CNTRL/hold_data[0][3]
ZERO_DEL    ---     0.000     R11C16C.D1 to   R11C16C.WDO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_102
ROUTE         1     0.000   R11C16C.WDO3 to    R11C16B.WD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/WD3_INT (to byte_clk)
                  --------
                    0.272   (48.9% logic, 51.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C18D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C16B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[0]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM1

   Delay:               0.354ns  (37.6% logic, 62.4% route), 2 logic levels.

 Constraint Details:

      0.354ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_54 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_137 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.223ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_54 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16A.CLK to     R12C16A.Q1 u_LP_HS_DELAY_CNTRL/SLICE_54 (from byte_clk)
ROUTE        81     0.221     R12C16A.Q1 to     R10C16C.A0 u_LP_HS_DELAY_CNTRL/tmp1[0]
ZERO_DEL    ---     0.000     R10C16C.A0 to  R10C16C.WADO0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_135
ROUTE         2     0.000  R10C16C.WADO0 to   R10C16B.WAD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/WAD0_INT (to byte_clk)
                  --------
                    0.354   (37.6% logic, 62.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R12C16A.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R10C16B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[0]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/RAM0

   Delay:               0.354ns  (37.6% logic, 62.4% route), 2 logic levels.

 Constraint Details:

      0.354ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_54 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_103 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.223ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_54 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16A.CLK to     R12C16A.Q1 u_LP_HS_DELAY_CNTRL/SLICE_54 (from byte_clk)
ROUTE        81     0.221     R12C16A.Q1 to     R11C16C.A0 u_LP_HS_DELAY_CNTRL/tmp1[0]
ZERO_DEL    ---     0.000     R11C16C.A0 to  R11C16C.WADO0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_102
ROUTE         2     0.000  R11C16C.WADO0 to   R11C16A.WAD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/WAD0_INT (to byte_clk)
                  --------
                    0.354   (37.6% logic, 62.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R12C16A.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C16A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[2]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_7/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_7/RAM1

   Delay:               0.354ns  (37.6% logic, 62.4% route), 2 logic levels.

 Constraint Details:

      0.354ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_78 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_7.7 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.223ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_78 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_7.7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20D.CLK to     R17C20D.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_78 (from byte_clk)
ROUTE         1     0.221     R17C20D.Q1 to     R15C20C.C1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[2]
ZERO_DEL    ---     0.000     R15C20C.C1 to   R15C20C.WDO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_7
ROUTE         1     0.000   R15C20C.WDO2 to    R15C20B.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_7/WD2_INT (to byte_clk)
                  --------
                    0.354   (37.6% logic, 62.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R17C20D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_7.7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R15C20B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[0]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM0

   Delay:               0.354ns  (37.6% logic, 62.4% route), 2 logic levels.

 Constraint Details:

      0.354ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_54 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_136 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.223ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_54 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16A.CLK to     R12C16A.Q1 u_LP_HS_DELAY_CNTRL/SLICE_54 (from byte_clk)
ROUTE        81     0.221     R12C16A.Q1 to     R10C16C.A0 u_LP_HS_DELAY_CNTRL/tmp1[0]
ZERO_DEL    ---     0.000     R10C16C.A0 to  R10C16C.WADO0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_135
ROUTE         2     0.000  R10C16C.WADO0 to   R10C16A.WAD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/WAD0_INT (to byte_clk)
                  --------
                    0.354   (37.6% logic, 62.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R12C16A.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R10C16A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            746 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_1  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_443 to SLICE_443 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_443 to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17C.CLK to     R12C17C.Q1 SLICE_443 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         1     0.152     R12C17C.Q1 to     R12C17C.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_2 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R12C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R12C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_3  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_2  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_422 to SLICE_422 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_422 to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17B.CLK to     R12C17B.Q1 SLICE_422 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R12C17B.Q1 to     R12C17B.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_0 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R12C17B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R12C17B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_2  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_422 to SLICE_443 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_422 to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17B.CLK to     R12C17B.Q0 SLICE_422 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R12C17B.Q0 to     R12C17C.M1 u_DPHY_TX_INST/u_oDDRx4/opensync_1 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R12C17B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R12C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_443 to SLICE_422 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_443 to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17C.CLK to     R12C17C.Q0 SLICE_443 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.154     R12C17C.Q0 to     R12C17B.M1 u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R12C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R12C17B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_2

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_443 to SLICE_422 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_443 to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17C.CLK to     R12C17C.Q0 SLICE_443 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.150     R12C17C.Q0 to     R12C17B.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R12C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R12C17B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_0

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_443 to SLICE_443 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_443 to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17C.CLK to     R12C17C.Q0 SLICE_443 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.150     R12C17C.Q0 to     R12C17C.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R12C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R12C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.397ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_4/RAM1  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.794ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.794ns physical path delay u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_4/SLICE_125 to D0_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.397ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_4/SLICE_125 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276     R9C17B.WCK to      R9C17B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_4/SLICE_125 (from byte_clk)
ROUTE         1     0.053      R9C17B.F0 to      R9C16D.D1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_21
CTOOFX_DEL  ---     0.156      R9C16D.D1 to    R9C16D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNI7GHI4_1/SLICE_328
ROUTE         1     0.309    R9C16D.OFX0 to  IOL_T16A.TXD6 byte_D0_out[6] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.794   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_4/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.698    LPLL.CLKOS2 to     R9C17B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.119   (11.6% logic, 88.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.474ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/RAM0  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.871ns  (49.6% logic, 50.4% route), 2 logic levels.

 Constraint Details:

      0.871ns physical path delay u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_97 to D1_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.474ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_97 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276     R9C15A.WCK to      R9C15A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_97 (from byte_clk)
ROUTE         1     0.130      R9C15A.F0 to      R9C14D.A1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_55
CTOOFX_DEL  ---     0.156      R9C14D.A1 to    R9C14D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4/SLICE_326
ROUTE         1     0.309    R9C14D.OFX0 to  IOL_T14A.TXD0 byte_D1_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.871   (49.6% logic, 50.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.698    LPLL.CLKOS2 to     R9C15A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.119   (11.6% logic, 88.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.477ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.874ns  (15.2% logic, 84.8% route), 1 logic levels.

 Constraint Details:

      0.874ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_175 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.477ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_175 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C14C.CLK to     R18C14C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_175 (from byte_clk)
ROUTE         4     0.741     R18C14C.Q0 to  IOL_T21A.TXD0 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.874   (15.2% logic, 84.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.698    LPLL.CLKOS2 to    R18C14C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.119   (11.6% logic, 88.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.477ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.874ns  (15.2% logic, 84.8% route), 1 logic levels.

 Constraint Details:

      0.874ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_175 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.477ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_175 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C14C.CLK to     R18C14C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_175 (from byte_clk)
ROUTE         4     0.741     R18C14C.Q0 to  IOL_T21A.TXD2 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.874   (15.2% logic, 84.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.698    LPLL.CLKOS2 to    R18C14C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.119   (11.6% logic, 88.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.768ns meets timing requirement of 6.653ns by 5.885ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    1.108   (11.7% logic, 88.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.340   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    0.975   (12.5% logic, 87.5% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.353   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.768ns meets timing requirement of 6.653ns by 5.885ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    1.108   (11.7% logic, 88.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.340   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    0.975   (12.5% logic, 87.5% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.353   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of -0.054ns meets timing requirement of 6.653ns by 6.707ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    1.119   (11.6% logic, 88.4% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.210     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.130 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    1.173   (71.0% logic, 29.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.222ns meets timing requirement of -6.625ns by 6.403ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    0.964   (12.7% logic, 87.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.221     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.132 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    1.186   (70.2% logic, 29.8% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_pixclk" 24.180000 MHz  |             |             |
;                                       |     0.000 ns|     0.203 ns|   1  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.136 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC   Loads: 29
   Covered under: FREQUENCY NET "w_pixclk" 24.180000 MHz ;

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: byte_clk   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC
      Covered under: Timing Rule Check   Transfers: 4

   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC
      Covered under: Timing Rule Check   Transfers: 2

   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: byte_clk   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 219
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: CLKOS   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 11848 paths, 7 nets, and 3730 connections (99.20% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 3 (setup), 0 (hold)
Score: 374 (setup), 0 (hold)
Cumulative negative slack: 374 (374+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

