// Seed: 142054613
module module_0 (
    output tri0 id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    input tri id_7,
    input supply1 id_8
);
  assign id_0 = (1);
endmodule
module module_1 #(
    parameter id_5 = 32'd17
) (
    output wand id_0,
    input tri1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wire _id_5
    , id_9,
    input uwire id_6,
    input wire id_7
);
  assign id_9#(
      .id_4(1),
      .id_9(1),
      .id_7(-1)
  ) = id_7;
  assign id_9[id_5] = -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_1,
      id_7,
      id_4,
      id_6,
      id_7,
      id_3
  );
  assign modCall_1.id_5 = 0;
  logic id_10;
endmodule
