Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date             : Wed May 29 14:59:18 2019
| Host             : W7-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file mpatrol_top_power_routed.rpt -pb mpatrol_top_power_summary_routed.pb -rpx mpatrol_top_power_routed.rpx
| Design           : mpatrol_top
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.200        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.127        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        7 |       --- |             --- |
| Slice Logic              |     0.004 |    20312 |       --- |             --- |
|   LUT as Logic           |     0.003 |    11093 |     20800 |           53.33 |
|   Register               |    <0.001 |     6825 |     41600 |           16.41 |
|   CARRY4                 |    <0.001 |      304 |      8150 |            3.73 |
|   F7/F8 Muxes            |    <0.001 |      215 |     32600 |            0.66 |
|   LUT as Distributed RAM |    <0.001 |       32 |      9600 |            0.33 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   LUT as Shift Register  |    <0.001 |        5 |      9600 |            0.05 |
|   Others                 |     0.000 |      351 |       --- |             --- |
| Signals                  |     0.004 |    15110 |       --- |             --- |
| Block RAM                |     0.001 |     14.5 |        50 |           29.00 |
| MMCM                     |     0.115 |        1 |         5 |           20.00 |
| I/O                      |     0.002 |       41 |       170 |           24.12 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.200 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.011 |      0.010 |
| Vccaux    |       1.800 |     0.076 |       0.064 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------+-----------------+
| Clock              | Domain                          | Constraint (ns) |
+--------------------+---------------------------------+-----------------+
| clk12_relojes      | relojes/inst/clk12_relojes      |            83.3 |
| clk30_relojes      | relojes/inst/clk30_relojes      |            33.3 |
| clk50mhz           | clk50mhz                        |            20.0 |
| clkfbout_relojes   | relojes/inst/clkfbout_relojes   |            20.0 |
| clock_7164_relojes | relojes/inst/clock_7164_relojes |           139.6 |
+--------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| mpatrol_top                 |     0.127 |
|   pm                        |     0.010 |
|     moon_patrol_sound_board |     0.003 |
|       main_cpu              |     0.002 |
|     pace_inst               |     0.007 |
|       graphics_inst         |     0.005 |
|       platform_inst         |     0.002 |
|   relojes                   |     0.115 |
|     inst                    |     0.115 |
+-----------------------------+-----------+


