/* Generated by Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "fsm.sv:6.1-40.10" *)
module fsm(clk, rst, keyout, seq, state);
  (* src = "fsm.sv:7.17-7.20" *)
  input clk;
  wire clk;
  (* src = "fsm.sv:8.23-8.29" *)
  input [4:0] keyout;
  wire [4:0] keyout;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] keyout_SB_LUT4_I0_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_I2;
  (* enum_type = "$enum0" *)
  (* enum_value_0000 = "\\LS0" *)
  (* enum_value_0001 = "\\LS1" *)
  (* enum_value_0010 = "\\LS2" *)
  (* enum_value_0011 = "\\LS3" *)
  (* enum_value_0100 = "\\LS4" *)
  (* enum_value_0101 = "\\LS5" *)
  (* enum_value_0110 = "\\LS6" *)
  (* enum_value_0111 = "\\LS7" *)
  (* enum_value_1000 = "\\OPEN" *)
  (* enum_value_1001 = "\\ALARM" *)
  (* enum_value_1010 = "\\INIT" *)
  (* src = "fsm.sv:14.13-14.23" *)
  (* wiretype = "\\state_t" *)
  wire [3:0] next_state;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] next_state_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] next_state_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] next_state_SB_LUT4_O_3_I3;
  (* src = "fsm.sv:7.22-7.25" *)
  input rst;
  wire rst;
  (* src = "fsm.sv:9.24-9.27" *)
  input [31:0] seq;
  wire [31:0] seq;
  (* enum_type = "$enum0" *)
  (* enum_value_0000 = "\\LS0" *)
  (* enum_value_0001 = "\\LS1" *)
  (* enum_value_0010 = "\\LS2" *)
  (* enum_value_0011 = "\\LS3" *)
  (* enum_value_0100 = "\\LS4" *)
  (* enum_value_0101 = "\\LS5" *)
  (* enum_value_0110 = "\\LS6" *)
  (* enum_value_0111 = "\\LS7" *)
  (* enum_value_1000 = "\\OPEN" *)
  (* enum_value_1001 = "\\ALARM" *)
  (* enum_value_1010 = "\\INIT" *)
  (* src = "fsm.sv:10.20-10.25" *)
  (* wiretype = "\\state_t" *)
  output [3:0] state;
  wire [3:0] state;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) keyout_SB_LUT4_I0 (
    .I0(keyout[2]),
    .I1(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa95)
  ) keyout_SB_LUT4_I0_1 (
    .I0(keyout[1]),
    .I1(keyout_SB_LUT4_I0_1_I1[1]),
    .I2(keyout_SB_LUT4_I0_1_I1[2]),
    .I3(keyout_SB_LUT4_I0_1_I1[3]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) keyout_SB_LUT4_I0_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(state[2]),
    .I2(keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[1]),
    .I3(keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[2]),
    .O(keyout_SB_LUT4_I0_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_1 (
    .I0(seq[17]),
    .I1(state[1]),
    .I2(state[0]),
    .I3(keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[3]),
    .O(keyout_SB_LUT4_I0_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f5)
  ) keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(seq[29]),
    .I1(seq[25]),
    .I2(state[1]),
    .I3(state[0]),
    .O(keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3313)
  ) keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_2 (
    .I0(seq[21]),
    .I1(state[2]),
    .I2(state[1]),
    .I3(state[0]),
    .O(keyout_SB_LUT4_I0_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff35)
  ) keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(seq[13]),
    .I1(seq[5]),
    .I2(state[1]),
    .I3(state[0]),
    .O(keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(seq[9]),
    .I1(seq[1]),
    .I2(state[1]),
    .I3(state[0]),
    .O(keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) keyout_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(keyout[4]),
    .I3(state[3]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcd05)
  ) next_state_SB_LUT4_O (
    .I0(rst),
    .I1(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(next_state[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf8f)
  ) next_state_SB_LUT4_O_1 (
    .I0(rst),
    .I1(next_state_SB_LUT4_O_3_I3[1]),
    .I2(next_state_SB_LUT4_O_3_I3[2]),
    .I3(next_state_SB_LUT4_O_3_I3[3]),
    .O(next_state[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf8f)
  ) next_state_SB_LUT4_O_2 (
    .I0(rst),
    .I1(next_state_SB_LUT4_O_2_I1[1]),
    .I2(next_state_SB_LUT4_O_2_I1[2]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(next_state[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0031)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]),
    .I1(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]),
    .O(next_state_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0333)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(state[3]),
    .I2(state[2]),
    .I3(next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]),
    .O(next_state_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4002)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(state[3]),
    .I1(state[2]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fe)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3 (
    .I0(state[3]),
    .I1(state[0]),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(rst),
    .I2(state[3]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5155)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I1(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2100)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(keyout[3]),
    .I1(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(keyout[2]),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f5f)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(seq[22]),
    .I1(seq[18]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3133)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(seq[26]),
    .I1(state[2]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(seq[30]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h556a)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(keyout[0]),
    .I1(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[1]),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[2]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[3]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(seq[20]),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4c00)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(seq[4]),
    .I1(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[3]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(seq[8]),
    .I1(seq[0]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc4)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(seq[12]),
    .I1(state[2]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f5)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(seq[28]),
    .I1(seq[24]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00df)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(seq[7]),
    .I2(state[2]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(seq[11]),
    .I1(seq[3]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(seq[15]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4c00)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(seq[23]),
    .I1(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ff5)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(seq[31]),
    .I1(seq[19]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3133)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1 (
    .I0(seq[27]),
    .I1(state[2]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(state[3]),
    .I1(state[2]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1511)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(state[2]),
    .I1(state[1]),
    .I2(state[0]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(rst),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(keyout[1]),
    .I2(keyout[0]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(keyout[4]),
    .I2(keyout[3]),
    .I3(keyout[2]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(rst),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]),
    .O(next_state_SB_LUT4_O_3_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hadf8)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(state[3]),
    .I1(state[2]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(state[3]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) next_state_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(next_state_SB_LUT4_O_3_I2[0]),
    .I3(next_state_SB_LUT4_O_3_I3[3]),
    .O(next_state[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0110)
  ) next_state_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(rst),
    .I1(state[3]),
    .I2(state[2]),
    .I3(next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]),
    .O(next_state_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4c00)
  ) next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I1 (
    .I0(seq[2]),
    .I1(next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]),
    .I2(next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]),
    .I3(next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(seq[16]),
    .I2(state[2]),
    .I3(next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]),
    .O(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f5)
  ) next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(seq[14]),
    .I1(seq[10]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc4c)
  ) next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(seq[6]),
    .I1(state[2]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) next_state_SB_LUT4_O_3_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(state[3]),
    .I2(state[1]),
    .I3(state[0]),
    .O(next_state_SB_LUT4_O_3_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) next_state_SB_LUT4_O_3_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]),
    .I2(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]),
    .I3(next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]),
    .O(next_state_SB_LUT4_O_3_I3[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "fsm.sv:35.5-38.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR state_SB_DFFR_Q (
    .C(clk),
    .D(next_state[2]),
    .Q(state[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "fsm.sv:35.5-38.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR state_SB_DFFR_Q_1 (
    .C(clk),
    .D(next_state[0]),
    .Q(state[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "fsm.sv:35.5-38.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS state_SB_DFFS_Q (
    .C(clk),
    .D(next_state[3]),
    .Q(state[3]),
    .S(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "fsm.sv:35.5-38.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS state_SB_DFFS_Q_1 (
    .C(clk),
    .D(next_state[1]),
    .Q(state[1]),
    .S(rst)
  );
  assign next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] = keyout[3];
  assign next_state_SB_LUT4_O_3_I3[0] = rst;
  assign next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { keyout[0], keyout[1] };
  assign next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1:0] = { state[2], seq[7] };
  assign next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1[2:0] = { next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1], state[0], state[3] };
  assign next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0] = rst;
  assign keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[0] = state[2];
  assign { next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2], next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[0] } = { next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2], seq[4] };
  assign next_state_SB_LUT4_O_3_I2_SB_LUT4_O_I3[0] = seq[2];
  assign next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0] = state[3];
  assign next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0] = rst;
  assign next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] = keyout[2];
  assign { next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2], next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0] } = { next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2], seq[20] };
  assign keyout_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[2:0] = { state[0], state[1], seq[17] };
  assign next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2:0] = { state[0], state[1], state[2] };
  assign { next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2], next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0] } = { next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2], seq[23] };
  assign next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[0] = keyout[0];
  assign next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = rst;
  assign next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3:1] = { next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2], next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3], next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1[3] };
  assign keyout_SB_LUT4_I0_1_I1[0] = keyout[1];
  assign next_state_SB_LUT4_O_3_I2[1] = next_state_SB_LUT4_O_3_I3[3];
  assign { next_state_SB_LUT4_O_2_I1[3], next_state_SB_LUT4_O_2_I1[0] } = { next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3], rst };
endmodule
