

================================================================
== Vivado HLS Report for 'subconv_1x1_4_p'
================================================================
* Date:           Thu Dec 13 17:50:49 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1785793|  1785793|  1785793|  1785793|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  1785792|  1785792|     18602|          -|          -|    96|    no    |
        | + Loop 1.1          |    18600|    18600|      4650|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1      |     4648|     4648|      1162|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1  |     1152|     1152|        12|          -|          -|    96|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     426|    271|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        -|      -|     340|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1180|   1394|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U87  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fcmpdEe_x_U89  |ShuffleNetV2_fcmpdEe  |        0|      0|   66|  239|
    |ShuffleNetV2_fmulcud_x_U88  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  414|  950|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |ci_3_fu_328_p2       |     +    |      0|  26|  12|           7|           1|
    |co_9_fu_180_p2       |     +    |      0|  26|  12|           7|           1|
    |h_9_fu_316_p2        |     +    |      0|  14|   9|           3|           1|
    |tmp_132_fu_265_p2    |     +    |      0|  41|  17|          12|          12|
    |tmp_134_fu_306_p2    |     +    |      0|  44|  18|          13|          13|
    |tmp_138_fu_372_p2    |     +    |      0|  41|  17|          12|          12|
    |tmp_140_fu_403_p2    |     +    |      0|   0|  12|          13|          13|
    |tmp_141_fu_408_p2    |     +    |      0|  50|  20|          15|          15|
    |w_9_fu_413_p2        |     +    |      0|  14|   9|           1|           3|
    |tmp_128_fu_215_p2    |     -    |      0|  50|  20|          15|          15|
    |tmp_131_fu_245_p2    |     -    |      0|  38|  16|          11|          11|
    |tmp_133_fu_290_p2    |     -    |      0|  44|  18|          13|          13|
    |tmp_137_fu_362_p2    |     -    |      0|  38|  16|          11|          11|
    |tmp_139_fu_397_p2    |     -    |      0|   0|  12|          13|          13|
    |tmp_15_fu_462_p2     |    and   |      0|   0|   2|           1|           1|
    |exitcond1_fu_296_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond2_fu_255_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond3_fu_174_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_322_p2   |   icmp   |      0|   0|   4|           7|           7|
    |notlhs_fu_444_p2     |   icmp   |      0|   0|   4|           8|           2|
    |notrhs_fu_450_p2     |   icmp   |      0|   0|  13|          23|           1|
    |tmp_13_fu_456_p2     |    or    |      0|   0|   2|           1|           1|
    |output_r_d0          |  select  |      0|   0|  32|           1|          32|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 426| 271|         200|         191|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         25|    1|         25|
    |ci_reg_149     |    9|          2|    7|         14|
    |co_reg_102     |    9|          2|    7|         14|
    |grp_fu_160_p1  |   15|          3|   32|         96|
    |h_reg_113      |    9|          2|    3|          6|
    |sum_reg_137    |    9|          2|   32|         64|
    |w_reg_125      |    9|          2|    3|          6|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  173|         38|   85|        225|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  24|   0|   24|          0|
    |bias_addr_reg_493     |   7|   0|    7|          0|
    |bias_load_reg_582     |  32|   0|   32|          0|
    |ci_3_reg_532          |   7|   0|    7|          0|
    |ci_reg_149            |   7|   0|    7|          0|
    |co_9_reg_478          |   7|   0|    7|          0|
    |co_reg_102            |   7|   0|    7|          0|
    |h_reg_113             |   3|   0|    3|          0|
    |input_load_reg_567    |  32|   0|   32|          0|
    |output_addr_reg_519   |  12|   0|   12|          0|
    |result_reg_587        |  32|   0|   32|          0|
    |sum_reg_137           |  32|   0|   32|          0|
    |tmp_128_reg_483       |  10|   0|   15|          5|
    |tmp_133_reg_506       |  12|   0|   13|          1|
    |tmp_140_reg_537       |  13|   0|   13|          0|
    |tmp_141_reg_542       |  15|   0|   15|          0|
    |tmp_14_reg_594        |   1|   0|    1|          0|
    |tmp_179_cast_reg_488  |  11|   0|   12|          1|
    |tmp_61_cast_reg_514   |   3|   0|   13|         10|
    |tmp_63_reg_572        |  32|   0|   32|          0|
    |tmp_cast_reg_501      |   3|   0|   12|          9|
    |w_9_reg_547           |   3|   0|    3|          0|
    |w_reg_125             |   3|   0|    3|          0|
    |weight_load_reg_562   |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 340|   0|  366|         26|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_1x1_4_p | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_1x1_4_p | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_1x1_4_p | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_1x1_4_p | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_1x1_4_p | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_1x1_4_p | return value |
|input_r_address0   | out |   12|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   32|  ap_memory |     input_r     |     array    |
|weight_address0    | out |   14|  ap_memory |      weight     |     array    |
|weight_ce0         | out |    1|  ap_memory |      weight     |     array    |
|weight_q0          |  in |   32|  ap_memory |      weight     |     array    |
|bias_address0      | out |    7|  ap_memory |       bias      |     array    |
|bias_ce0           | out |    1|  ap_memory |       bias      |     array    |
|bias_q0            |  in |   32|  ap_memory |       bias      |     array    |
|output_r_address0  | out |   12|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	17  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	5  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_25 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:727
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_9, %.loopexit.loopexit ]

ST_2: exitcond3 (8)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:727
.loopexit:1  %exitcond3 = icmp eq i7 %co, -32

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_9 (10)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:727
.loopexit:3  %co_9 = add i7 %co, 1

ST_2: StgValue_30 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:727
.loopexit:4  br i1 %exitcond3, label %4, label %.preheader5.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:732
.preheader5.preheader:0  %tmp = zext i7 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:727
.preheader5.preheader:1  %tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %co, i7 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:727
.preheader5.preheader:2  %p_shl2_cast = zext i14 %tmp_s to i15

ST_2: tmp_127 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:727
.preheader5.preheader:3  %tmp_127 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %co, i5 0)

ST_2: p_shl3_cast (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:732
.preheader5.preheader:4  %p_shl3_cast = zext i12 %tmp_127 to i15

ST_2: tmp_128 (18)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:732
.preheader5.preheader:5  %tmp_128 = sub i15 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_129 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:727
.preheader5.preheader:6  %tmp_129 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:727
.preheader5.preheader:7  %p_shl_cast = zext i10 %tmp_129 to i11

ST_2: tmp_130 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:727
.preheader5.preheader:8  %tmp_130 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl1_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:735
.preheader5.preheader:9  %p_shl1_cast = zext i8 %tmp_130 to i11

ST_2: tmp_131 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:735
.preheader5.preheader:10  %tmp_131 = sub i11 %p_shl_cast, %p_shl1_cast

ST_2: tmp_179_cast (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:735
.preheader5.preheader:11  %tmp_179_cast = sext i11 %tmp_131 to i12

ST_2: bias_addr (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:734
.preheader5.preheader:12  %bias_addr = getelementptr [96 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_44 (26)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:728
.preheader5.preheader:13  br label %.preheader5

ST_2: StgValue_45 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:739
:0  ret void


 <State 3>: 4.66ns
ST_3: h (28)  [1/1] 0.00ns
.preheader5:0  %h = phi i3 [ %h_9, %3 ], [ 1, %.preheader5.preheader ]

ST_3: exitcond2 (29)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:728
.preheader5:1  %exitcond2 = icmp eq i3 %h, -3

ST_3: empty_45 (30)  [1/1] 0.00ns
.preheader5:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_49 (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:728
.preheader5:3  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader4.preheader

ST_3: tmp_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:735
.preheader4.preheader:0  %tmp_cast = zext i3 %h to i12

ST_3: tmp_132 (34)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:735
.preheader4.preheader:1  %tmp_132 = add i12 %tmp_cast, %tmp_179_cast

ST_3: tmp_64 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:735
.preheader4.preheader:2  %tmp_64 = trunc i12 %tmp_132 to i10

ST_3: p_shl4_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:735
.preheader4.preheader:3  %p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_64, i3 0)

ST_3: p_shl5_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:735
.preheader4.preheader:4  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_132, i1 false)

ST_3: tmp_133 (38)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:735
.preheader4.preheader:5  %tmp_133 = sub i13 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_56 (39)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:729
.preheader4.preheader:6  br label %.preheader4

ST_3: StgValue_57 (101)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.34ns
ST_4: w (41)  [1/1] 0.00ns
.preheader4:0  %w = phi i3 [ %w_9, %2 ], [ 1, %.preheader4.preheader ]

ST_4: exitcond1 (42)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:729
.preheader4:1  %exitcond1 = icmp eq i3 %w, -3

ST_4: empty_46 (43)  [1/1] 0.00ns
.preheader4:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_61 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:729
.preheader4:3  br i1 %exitcond1, label %3, label %.preheader.preheader

ST_4: tmp_61_cast (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:735
.preheader.preheader:0  %tmp_61_cast = zext i3 %w to i13

ST_4: tmp_134 (47)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:735
.preheader.preheader:1  %tmp_134 = add i13 %tmp_133, %tmp_61_cast

ST_4: tmp_184_cast (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:735
.preheader.preheader:2  %tmp_184_cast = zext i13 %tmp_134 to i64

ST_4: output_addr (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:735
.preheader.preheader:3  %output_addr = getelementptr [3456 x float]* %output_r, i64 0, i64 %tmp_184_cast

ST_4: StgValue_66 (50)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:731
.preheader.preheader:4  br label %.preheader

ST_4: h_9 (98)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:728
:0  %h_9 = add i3 %h, 1

ST_4: StgValue_68 (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:728
:1  br label %.preheader5


 <State 5>: 8.46ns
ST_5: sum (52)  [1/1] 0.00ns
.preheader:0  %sum = phi float [ %sum_10, %1 ], [ 0.000000e+00, %.preheader.preheader ]

ST_5: ci (53)  [1/1] 0.00ns
.preheader:1  %ci = phi i7 [ %ci_3, %1 ], [ 0, %.preheader.preheader ]

ST_5: exitcond (54)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:731
.preheader:2  %exitcond = icmp eq i7 %ci, -32

ST_5: empty_47 (55)  [1/1] 0.00ns
.preheader:3  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_5: ci_3 (56)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:731
.preheader:4  %ci_3 = add i7 %ci, 1

ST_5: StgValue_74 (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:731
.preheader:5  br i1 %exitcond, label %2, label %1

ST_5: tmp_62_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:731
:0  %tmp_62_cast = zext i7 %ci to i15

ST_5: tmp_135 (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:731
:1  %tmp_135 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci, i3 0)

ST_5: p_shl8_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:731
:2  %p_shl8_cast = zext i10 %tmp_135 to i11

ST_5: tmp_136 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:731
:3  %tmp_136 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci, i1 false)

ST_5: p_shl9_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:732
:4  %p_shl9_cast = zext i8 %tmp_136 to i11

ST_5: tmp_137 (64)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:732
:5  %tmp_137 = sub i11 %p_shl8_cast, %p_shl9_cast

ST_5: tmp_187_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:732
:6  %tmp_187_cast = sext i11 %tmp_137 to i12

ST_5: tmp_138 (66)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:732
:7  %tmp_138 = add i12 %tmp_cast, %tmp_187_cast

ST_5: tmp_66 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:732
:8  %tmp_66 = trunc i12 %tmp_138 to i10

ST_5: p_shl6_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:732
:9  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_66, i3 0)

ST_5: p_shl7_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:732
:10  %p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_138, i1 false)

ST_5: tmp_139 (70)  [1/1] 1.91ns  loc: acceleartor_hls_padding/components.cpp:732
:11  %tmp_139 = sub i13 %p_shl6_cast, %p_shl7_cast

ST_5: tmp_140 (71)  [1/1] 1.91ns  loc: acceleartor_hls_padding/components.cpp:732
:12  %tmp_140 = add i13 %tmp_61_cast, %tmp_139

ST_5: tmp_141 (74)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:732
:15  %tmp_141 = add i15 %tmp_62_cast, %tmp_128

ST_5: bias_load (83)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:734
:0  %bias_load = load float* %bias_addr, align 4

ST_5: w_9 (95)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:729
:12  %w_9 = add i3 1, %w


 <State 6>: 3.25ns
ST_6: tmp_192_cast (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:732
:13  %tmp_192_cast = zext i13 %tmp_140 to i64

ST_6: input_addr (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:732
:14  %input_addr = getelementptr [3456 x float]* %input_r, i64 0, i64 %tmp_192_cast

ST_6: tmp_193_cast (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:732
:16  %tmp_193_cast = sext i15 %tmp_141 to i64

ST_6: weight_addr (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:732
:17  %weight_addr = getelementptr [9216 x float]* %weight, i64 0, i64 %tmp_193_cast

ST_6: weight_load (77)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:732
:18  %weight_load = load float* %weight_addr, align 4

ST_6: input_load (78)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:732
:19  %input_load = load float* %input_addr, align 4


 <State 7>: 3.25ns
ST_7: weight_load (77)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:732
:18  %weight_load = load float* %weight_addr, align 4

ST_7: input_load (78)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:732
:19  %input_load = load float* %input_addr, align 4


 <State 8>: 5.70ns
ST_8: tmp_63 (79)  [4/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:732
:20  %tmp_63 = fmul float %weight_load, %input_load


 <State 9>: 5.70ns
ST_9: tmp_63 (79)  [3/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:732
:20  %tmp_63 = fmul float %weight_load, %input_load


 <State 10>: 5.70ns
ST_10: tmp_63 (79)  [2/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:732
:20  %tmp_63 = fmul float %weight_load, %input_load


 <State 11>: 5.70ns
ST_11: tmp_63 (79)  [1/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:732
:20  %tmp_63 = fmul float %weight_load, %input_load


 <State 12>: 7.26ns
ST_12: sum_10 (80)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:732
:21  %sum_10 = fadd float %sum, %tmp_63


 <State 13>: 7.26ns
ST_13: sum_10 (80)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:732
:21  %sum_10 = fadd float %sum, %tmp_63


 <State 14>: 7.26ns
ST_14: sum_10 (80)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:732
:21  %sum_10 = fadd float %sum, %tmp_63


 <State 15>: 7.26ns
ST_15: sum_10 (80)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:732
:21  %sum_10 = fadd float %sum, %tmp_63


 <State 16>: 7.26ns
ST_16: sum_10 (80)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:732
:21  %sum_10 = fadd float %sum, %tmp_63

ST_16: StgValue_108 (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:731
:22  br label %.preheader


 <State 17>: 3.25ns
ST_17: bias_load (83)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:734
:0  %bias_load = load float* %bias_addr, align 4


 <State 18>: 7.26ns
ST_18: result (84)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:734
:1  %result = fadd float %sum, %bias_load


 <State 19>: 7.26ns
ST_19: result (84)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:734
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (84)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:734
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (84)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:734
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (84)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:734
:1  %result = fadd float %sum, %bias_load


 <State 23>: 6.79ns
ST_23: tmp_14 (91)  [1/1] 6.79ns  loc: acceleartor_hls_padding/components.cpp:735
:8  %tmp_14 = fcmp ogt float %result, 0.000000e+00


 <State 24>: 8.53ns
ST_24: result_to_int (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:734
:2  %result_to_int = bitcast float %result to i32

ST_24: tmp_11 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:734
:3  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_to_int, i32 23, i32 30)

ST_24: tmp_65 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:734
:4  %tmp_65 = trunc i32 %result_to_int to i23

ST_24: notlhs (88)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:734
:5  %notlhs = icmp ne i8 %tmp_11, -1

ST_24: notrhs (89)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:734
:6  %notrhs = icmp eq i23 %tmp_65, 0

ST_24: tmp_13 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:734 (grouped into LUT with out node result_3)
:7  %tmp_13 = or i1 %notrhs, %notlhs

ST_24: tmp_15 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:735 (grouped into LUT with out node result_3)
:9  %tmp_15 = and i1 %tmp_13, %tmp_14

ST_24: result_3 (93)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:735 (out node of the LUT)
:10  %result_3 = select i1 %tmp_15, float %result, float 0.000000e+00

ST_24: StgValue_124 (94)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:735
:11  store float %result_3, float* %output_addr, align 4

ST_24: StgValue_125 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:729
:13  br label %.preheader4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_25   (br               ) [ 0111111111111111111111111]
co            (phi              ) [ 0010000000000000000000000]
exitcond3     (icmp             ) [ 0011111111111111111111111]
empty         (speclooptripcount) [ 0000000000000000000000000]
co_9          (add              ) [ 0111111111111111111111111]
StgValue_30   (br               ) [ 0000000000000000000000000]
tmp           (zext             ) [ 0000000000000000000000000]
tmp_s         (bitconcatenate   ) [ 0000000000000000000000000]
p_shl2_cast   (zext             ) [ 0000000000000000000000000]
tmp_127       (bitconcatenate   ) [ 0000000000000000000000000]
p_shl3_cast   (zext             ) [ 0000000000000000000000000]
tmp_128       (sub              ) [ 0001111111111111111111111]
tmp_129       (bitconcatenate   ) [ 0000000000000000000000000]
p_shl_cast    (zext             ) [ 0000000000000000000000000]
tmp_130       (bitconcatenate   ) [ 0000000000000000000000000]
p_shl1_cast   (zext             ) [ 0000000000000000000000000]
tmp_131       (sub              ) [ 0000000000000000000000000]
tmp_179_cast  (sext             ) [ 0001111111111111111111111]
bias_addr     (getelementptr    ) [ 0001111111111111111111111]
StgValue_44   (br               ) [ 0011111111111111111111111]
StgValue_45   (ret              ) [ 0000000000000000000000000]
h             (phi              ) [ 0001111111111111111111111]
exitcond2     (icmp             ) [ 0011111111111111111111111]
empty_45      (speclooptripcount) [ 0000000000000000000000000]
StgValue_49   (br               ) [ 0000000000000000000000000]
tmp_cast      (zext             ) [ 0000111111111111111111111]
tmp_132       (add              ) [ 0000000000000000000000000]
tmp_64        (trunc            ) [ 0000000000000000000000000]
p_shl4_cast   (bitconcatenate   ) [ 0000000000000000000000000]
p_shl5_cast   (bitconcatenate   ) [ 0000000000000000000000000]
tmp_133       (sub              ) [ 0000111111111111111111111]
StgValue_56   (br               ) [ 0011111111111111111111111]
StgValue_57   (br               ) [ 0111111111111111111111111]
w             (phi              ) [ 0000111111111111100000000]
exitcond1     (icmp             ) [ 0011111111111111111111111]
empty_46      (speclooptripcount) [ 0000000000000000000000000]
StgValue_61   (br               ) [ 0000000000000000000000000]
tmp_61_cast   (zext             ) [ 0000011111111111100000000]
tmp_134       (add              ) [ 0000000000000000000000000]
tmp_184_cast  (zext             ) [ 0000000000000000000000000]
output_addr   (getelementptr    ) [ 0000011111111111111111111]
StgValue_66   (br               ) [ 0011111111111111111111111]
h_9           (add              ) [ 0011111111111111111111111]
StgValue_68   (br               ) [ 0011111111111111111111111]
sum           (phi              ) [ 0000011111111111111111100]
ci            (phi              ) [ 0000010000000000000000000]
exitcond      (icmp             ) [ 0011111111111111111111111]
empty_47      (speclooptripcount) [ 0000000000000000000000000]
ci_3          (add              ) [ 0011111111111111111111111]
StgValue_74   (br               ) [ 0000000000000000000000000]
tmp_62_cast   (zext             ) [ 0000000000000000000000000]
tmp_135       (bitconcatenate   ) [ 0000000000000000000000000]
p_shl8_cast   (zext             ) [ 0000000000000000000000000]
tmp_136       (bitconcatenate   ) [ 0000000000000000000000000]
p_shl9_cast   (zext             ) [ 0000000000000000000000000]
tmp_137       (sub              ) [ 0000000000000000000000000]
tmp_187_cast  (sext             ) [ 0000000000000000000000000]
tmp_138       (add              ) [ 0000000000000000000000000]
tmp_66        (trunc            ) [ 0000000000000000000000000]
p_shl6_cast   (bitconcatenate   ) [ 0000000000000000000000000]
p_shl7_cast   (bitconcatenate   ) [ 0000000000000000000000000]
tmp_139       (sub              ) [ 0000000000000000000000000]
tmp_140       (add              ) [ 0000001000000000000000000]
tmp_141       (add              ) [ 0000001000000000000000000]
w_9           (add              ) [ 0011100000000000011111111]
tmp_192_cast  (zext             ) [ 0000000000000000000000000]
input_addr    (getelementptr    ) [ 0000000100000000000000000]
tmp_193_cast  (sext             ) [ 0000000000000000000000000]
weight_addr   (getelementptr    ) [ 0000000100000000000000000]
weight_load   (load             ) [ 0000000011110000000000000]
input_load    (load             ) [ 0000000011110000000000000]
tmp_63        (fmul             ) [ 0000000000001111100000000]
sum_10        (fadd             ) [ 0011111111111111111111111]
StgValue_108  (br               ) [ 0011111111111111111111111]
bias_load     (load             ) [ 0000000000000000001111100]
result        (fadd             ) [ 0000000000000000000000011]
tmp_14        (fcmp             ) [ 0000000000000000000000001]
result_to_int (bitcast          ) [ 0000000000000000000000000]
tmp_11        (partselect       ) [ 0000000000000000000000000]
tmp_65        (trunc            ) [ 0000000000000000000000000]
notlhs        (icmp             ) [ 0000000000000000000000000]
notrhs        (icmp             ) [ 0000000000000000000000000]
tmp_13        (or               ) [ 0000000000000000000000000]
tmp_15        (and              ) [ 0000000000000000000000000]
result_3      (select           ) [ 0000000000000000000000000]
StgValue_124  (store            ) [ 0000000000000000000000000]
StgValue_125  (br               ) [ 0011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="bias_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="7" slack="0"/>
<pin id="60" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="output_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="13" slack="0"/>
<pin id="67" dir="1" index="3" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="3"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="13" slack="0"/>
<pin id="78" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="81" class="1004" name="weight_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="15" slack="0"/>
<pin id="85" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/6 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="12" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_124_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="9"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/24 "/>
</bind>
</comp>

<comp id="102" class="1005" name="co_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="1"/>
<pin id="104" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="co_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="7" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="h_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="1"/>
<pin id="115" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="h_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="w_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="1"/>
<pin id="127" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="w_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="137" class="1005" name="sum_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="sum_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="32" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="149" class="1005" name="ci_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="1"/>
<pin id="151" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="ci_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="2"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_10/12 result/18 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_63/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_14_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_14/23 "/>
</bind>
</comp>

<comp id="174" class="1004" name="exitcond3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="7" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="co_9_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_9/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="14" slack="0"/>
<pin id="193" dir="0" index="1" bw="7" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_shl2_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="14" slack="0"/>
<pin id="201" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_127_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="0"/>
<pin id="205" dir="0" index="1" bw="7" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_127/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_shl3_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="0"/>
<pin id="213" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_128_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="14" slack="0"/>
<pin id="217" dir="0" index="1" bw="12" slack="0"/>
<pin id="218" dir="1" index="2" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_128/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_129_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="7" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_129/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_shl_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_130_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="7" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_130/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_shl1_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_131_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_131/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_179_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_179_cast/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exitcond2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_132_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="11" slack="1"/>
<pin id="268" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_132/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_64_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_shl4_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="13" slack="0"/>
<pin id="276" dir="0" index="1" bw="10" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_shl5_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="0"/>
<pin id="284" dir="0" index="1" bw="12" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_133_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="13" slack="0"/>
<pin id="292" dir="0" index="1" bw="13" slack="0"/>
<pin id="293" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_133/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="exitcond1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_61_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61_cast/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_134_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="13" slack="1"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_134/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_184_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="13" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_184_cast/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="h_9_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="1"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_9/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="exitcond_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="ci_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_3/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_62_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62_cast/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_135_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="7" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_135/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_shl8_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_136_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_136/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_shl9_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_137_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_137/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_187_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="0"/>
<pin id="370" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_187_cast/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_138_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="2"/>
<pin id="374" dir="0" index="1" bw="11" slack="0"/>
<pin id="375" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_138/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_66_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_66/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_shl6_cast_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="13" slack="0"/>
<pin id="383" dir="0" index="1" bw="10" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_shl7_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="13" slack="0"/>
<pin id="391" dir="0" index="1" bw="12" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_139_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="13" slack="0"/>
<pin id="399" dir="0" index="1" bw="13" slack="0"/>
<pin id="400" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_139/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_140_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="1"/>
<pin id="405" dir="0" index="1" bw="13" slack="0"/>
<pin id="406" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_140/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_141_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="15" slack="3"/>
<pin id="411" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_141/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="w_9_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="3" slack="1"/>
<pin id="416" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_9/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_192_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="13" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_192_cast/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_193_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="15" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_193_cast/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="result_to_int_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="2"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="result_to_int/24 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_11_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="0" index="3" bw="6" slack="0"/>
<pin id="435" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/24 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_65_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/24 "/>
</bind>
</comp>

<comp id="444" class="1004" name="notlhs_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/24 "/>
</bind>
</comp>

<comp id="450" class="1004" name="notrhs_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="23" slack="0"/>
<pin id="452" dir="0" index="1" bw="23" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/24 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_13_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_13/24 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_15_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="1"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15/24 "/>
</bind>
</comp>

<comp id="467" class="1004" name="result_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="2"/>
<pin id="470" dir="0" index="2" bw="32" slack="0"/>
<pin id="471" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_3/24 "/>
</bind>
</comp>

<comp id="478" class="1005" name="co_9_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="7" slack="0"/>
<pin id="480" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_9 "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp_128_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="15" slack="3"/>
<pin id="485" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_128 "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_179_cast_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="1"/>
<pin id="490" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_179_cast "/>
</bind>
</comp>

<comp id="493" class="1005" name="bias_addr_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="7" slack="3"/>
<pin id="495" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_cast_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="12" slack="2"/>
<pin id="503" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_133_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="13" slack="1"/>
<pin id="508" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_133 "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_61_cast_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="13" slack="1"/>
<pin id="516" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_cast "/>
</bind>
</comp>

<comp id="519" class="1005" name="output_addr_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="9"/>
<pin id="521" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="524" class="1005" name="h_9_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="1"/>
<pin id="526" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_9 "/>
</bind>
</comp>

<comp id="532" class="1005" name="ci_3_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ci_3 "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_140_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="13" slack="1"/>
<pin id="539" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_140 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_141_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="15" slack="1"/>
<pin id="544" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_141 "/>
</bind>
</comp>

<comp id="547" class="1005" name="w_9_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="1"/>
<pin id="549" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_9 "/>
</bind>
</comp>

<comp id="552" class="1005" name="input_addr_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="12" slack="1"/>
<pin id="554" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="557" class="1005" name="weight_addr_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="14" slack="1"/>
<pin id="559" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="562" class="1005" name="weight_load_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="567" class="1005" name="input_load_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp_63_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="577" class="1005" name="sum_10_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_10 "/>
</bind>
</comp>

<comp id="582" class="1005" name="bias_load_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="587" class="1005" name="result_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_14_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="32" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="74" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="124"><net_src comp="117" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="137" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="106" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="106" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="106" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="106" pin="4"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="106" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="199" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="106" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="106" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="229" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="117" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="117" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="26" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="265" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="274" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="282" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="129" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="129" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="320"><net_src comp="113" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="153" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="153" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="16" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="153" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="24" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="153" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="28" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="153" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="30" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="346" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="26" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="42" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="372" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="30" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="381" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="389" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="334" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="34" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="125" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="426"><net_src comp="423" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="48" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="50" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="443"><net_src comp="427" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="430" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="52" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="440" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="54" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="444" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="44" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="474"><net_src comp="467" pin="3"/><net_sink comp="98" pin=1"/></net>

<net id="481"><net_src comp="180" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="486"><net_src comp="215" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="491"><net_src comp="251" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="496"><net_src comp="56" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="504"><net_src comp="261" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="509"><net_src comp="290" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="517"><net_src comp="302" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="522"><net_src comp="63" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="527"><net_src comp="316" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="535"><net_src comp="328" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="540"><net_src comp="403" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="545"><net_src comp="408" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="550"><net_src comp="413" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="555"><net_src comp="74" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="560"><net_src comp="81" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="565"><net_src comp="88" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="570"><net_src comp="93" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="575"><net_src comp="165" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="580"><net_src comp="160" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="585"><net_src comp="70" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="590"><net_src comp="160" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="597"><net_src comp="169" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="462" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: weight | {}
	Port: bias | {}
	Port: output_r | {24 }
 - Input state : 
	Port: subconv_1x1_4_p : input_r | {6 7 }
	Port: subconv_1x1_4_p : weight | {6 7 }
	Port: subconv_1x1_4_p : bias | {5 17 }
	Port: subconv_1x1_4_p : output_r | {}
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		co_9 : 1
		StgValue_30 : 2
		tmp : 1
		tmp_s : 1
		p_shl2_cast : 2
		tmp_127 : 1
		p_shl3_cast : 2
		tmp_128 : 3
		tmp_129 : 1
		p_shl_cast : 2
		tmp_130 : 1
		p_shl1_cast : 2
		tmp_131 : 3
		tmp_179_cast : 4
		bias_addr : 2
	State 3
		exitcond2 : 1
		StgValue_49 : 2
		tmp_cast : 1
		tmp_132 : 2
		tmp_64 : 3
		p_shl4_cast : 4
		p_shl5_cast : 3
		tmp_133 : 5
	State 4
		exitcond1 : 1
		StgValue_61 : 2
		tmp_61_cast : 1
		tmp_134 : 2
		tmp_184_cast : 3
		output_addr : 4
	State 5
		exitcond : 1
		ci_3 : 1
		StgValue_74 : 2
		tmp_62_cast : 1
		tmp_135 : 1
		p_shl8_cast : 2
		tmp_136 : 1
		p_shl9_cast : 2
		tmp_137 : 3
		tmp_187_cast : 4
		tmp_138 : 5
		tmp_66 : 6
		p_shl6_cast : 7
		p_shl7_cast : 6
		tmp_139 : 8
		tmp_140 : 9
		tmp_141 : 2
	State 6
		input_addr : 1
		weight_addr : 1
		weight_load : 2
		input_load : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		tmp_11 : 1
		tmp_65 : 1
		notlhs : 2
		notrhs : 2
		tmp_13 : 3
		tmp_15 : 3
		result_3 : 3
		StgValue_124 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_160     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_165     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|          |     co_9_fu_180     |    0    |    26   |    12   |
|          |    tmp_132_fu_265   |    0    |    38   |    16   |
|          |    tmp_134_fu_306   |    0    |    44   |    18   |
|          |      h_9_fu_316     |    0    |    14   |    9    |
|    add   |     ci_3_fu_328     |    0    |    26   |    12   |
|          |    tmp_138_fu_372   |    0    |    38   |    16   |
|          |    tmp_140_fu_403   |    0    |    0    |    12   |
|          |    tmp_141_fu_408   |    0    |    50   |    20   |
|          |      w_9_fu_413     |    0    |    14   |    9    |
|----------|---------------------|---------|---------|---------|
|   fcmp   |    tmp_14_fu_169    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |    tmp_128_fu_215   |    0    |    47   |    19   |
|          |    tmp_131_fu_245   |    0    |    35   |    15   |
|    sub   |    tmp_133_fu_290   |    0    |    44   |    18   |
|          |    tmp_137_fu_362   |    0    |    35   |    15   |
|          |    tmp_139_fu_397   |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|  select  |   result_3_fu_467   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond3_fu_174  |    0    |    0    |    4    |
|          |   exitcond2_fu_255  |    0    |    0    |    1    |
|   icmp   |   exitcond1_fu_296  |    0    |    0    |    1    |
|          |   exitcond_fu_322   |    0    |    0    |    4    |
|          |    notlhs_fu_444    |    0    |    0    |    4    |
|          |    notrhs_fu_450    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    or    |    tmp_13_fu_456    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |    tmp_15_fu_462    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_186     |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_199 |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_211 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_229  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_241 |    0    |    0    |    0    |
|   zext   |   tmp_cast_fu_261   |    0    |    0    |    0    |
|          |  tmp_61_cast_fu_302 |    0    |    0    |    0    |
|          | tmp_184_cast_fu_311 |    0    |    0    |    0    |
|          |  tmp_62_cast_fu_334 |    0    |    0    |    0    |
|          |  p_shl8_cast_fu_346 |    0    |    0    |    0    |
|          |  p_shl9_cast_fu_358 |    0    |    0    |    0    |
|          | tmp_192_cast_fu_419 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_191    |    0    |    0    |    0    |
|          |    tmp_127_fu_203   |    0    |    0    |    0    |
|          |    tmp_129_fu_221   |    0    |    0    |    0    |
|          |    tmp_130_fu_233   |    0    |    0    |    0    |
|bitconcatenate|  p_shl4_cast_fu_274 |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_282 |    0    |    0    |    0    |
|          |    tmp_135_fu_338   |    0    |    0    |    0    |
|          |    tmp_136_fu_350   |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_381 |    0    |    0    |    0    |
|          |  p_shl7_cast_fu_389 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          | tmp_179_cast_fu_251 |    0    |    0    |    0    |
|   sext   | tmp_187_cast_fu_368 |    0    |    0    |    0    |
|          | tmp_193_cast_fu_423 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_64_fu_270    |    0    |    0    |    0    |
|   trunc  |    tmp_66_fu_377    |    0    |    0    |    0    |
|          |    tmp_65_fu_440    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_11_fu_430    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   825   |   1216  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  bias_addr_reg_493 |    7   |
|  bias_load_reg_582 |   32   |
|    ci_3_reg_532    |    7   |
|     ci_reg_149     |    7   |
|    co_9_reg_478    |    7   |
|     co_reg_102     |    7   |
|     h_9_reg_524    |    3   |
|      h_reg_113     |    3   |
| input_addr_reg_552 |   12   |
| input_load_reg_567 |   32   |
| output_addr_reg_519|   12   |
|   result_reg_587   |   32   |
|   sum_10_reg_577   |   32   |
|     sum_reg_137    |   32   |
|   tmp_128_reg_483  |   15   |
|   tmp_133_reg_506  |   13   |
|   tmp_140_reg_537  |   13   |
|   tmp_141_reg_542  |   15   |
|   tmp_14_reg_594   |    1   |
|tmp_179_cast_reg_488|   12   |
| tmp_61_cast_reg_514|   13   |
|   tmp_63_reg_572   |   32   |
|  tmp_cast_reg_501  |   12   |
|     w_9_reg_547    |    3   |
|      w_reg_125     |    3   |
| weight_addr_reg_557|   14   |
| weight_load_reg_562|   32   |
+--------------------+--------+
|        Total       |   403  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_88 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_93 |  p0  |   2  |  12  |   24   ||    9    |
|     h_reg_113    |  p0  |   2  |   3  |    6   ||    9    |
|     w_reg_125    |  p0  |   2  |   3  |    6   ||    9    |
|    sum_reg_137   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_160    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   192  ||  9.528  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   825  |  1216  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |   403  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |  1228  |  1270  |
+-----------+--------+--------+--------+--------+
