--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cnc2.twx
cnc2.ncd -o cnc2.twr cnc2.pcf -ucf cnc2.ucf

Design file:              cnc2.ncd
Physical constraint file: cnc2.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 577429801 paths analyzed, 17358 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.611ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_257 (SLICE_X7Y4.A4), 372204 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_257 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.546ns (Levels of Logic = 11)
  Clock Path Skew:      -0.030ns (0.700 - 0.730)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_257
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X6Y44.A2       net (fanout=2)        1.217   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X6Y44.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X16Y50.A4      net (fanout=13)       1.925   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X16Y50.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT34
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.A1      net (fanout=146)      1.092   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y51.C2       net (fanout=1)        1.322   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X8Y51.COUT     Topcyc                0.280   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.BMUX     Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X17Y3.C6       net (fanout=406)      4.891   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X7Y4.A4        net (fanout=16)       1.568   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X7Y4.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<264>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_257
    -------------------------------------------------  ---------------------------
    Total                                     15.546ns (3.516ns logic, 12.030ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_257 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.543ns (Levels of Logic = 11)
  Clock Path Skew:      -0.030ns (0.700 - 0.730)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_257
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X6Y44.A2       net (fanout=2)        1.217   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X6Y44.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X16Y50.A4      net (fanout=13)       1.925   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X16Y50.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT34
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.A1      net (fanout=146)      1.092   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y51.C2       net (fanout=1)        1.322   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X8Y51.COUT     Topcyc                0.277   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.BMUX     Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X17Y3.C6       net (fanout=406)      4.891   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X7Y4.A4        net (fanout=16)       1.568   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X7Y4.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<264>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_257
    -------------------------------------------------  ---------------------------
    Total                                     15.543ns (3.513ns logic, 12.030ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_257 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.541ns (Levels of Logic = 10)
  Clock Path Skew:      -0.030ns (0.700 - 0.730)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_257
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X6Y44.A2       net (fanout=2)        1.217   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X6Y44.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X16Y50.A4      net (fanout=13)       1.925   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X16Y50.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT34
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.A1      net (fanout=146)      1.092   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.DMUX    Tcind                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y51.B2       net (fanout=1)        1.284   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X8Y51.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.BMUX     Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X17Y3.C6       net (fanout=406)      4.891   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X7Y4.A4        net (fanout=16)       1.568   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X7Y4.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<264>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[5][23]_m_DataIn[23]_mux_11_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_257
    -------------------------------------------------  ---------------------------
    Total                                     15.541ns (3.552ns logic, 11.989ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_107 (SLICE_X21Y9.D3), 372147 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_107 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.458ns (Levels of Logic = 11)
  Clock Path Skew:      -0.066ns (0.664 - 0.730)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X6Y44.A2       net (fanout=2)        1.217   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X6Y44.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X16Y50.A4      net (fanout=13)       1.925   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X16Y50.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT34
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.A1      net (fanout=146)      1.092   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y51.C2       net (fanout=1)        1.322   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X8Y51.COUT     Topcyc                0.280   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.BMUX     Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X19Y6.A4       net (fanout=406)      5.039   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X19Y6.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<204>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_6
    SLICE_X21Y9.D3       net (fanout=20)       1.332   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>15
    SLICE_X21Y9.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<107>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT31
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_107
    -------------------------------------------------  ---------------------------
    Total                                     15.458ns (3.516ns logic, 11.942ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_107 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.455ns (Levels of Logic = 11)
  Clock Path Skew:      -0.066ns (0.664 - 0.730)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X6Y44.A2       net (fanout=2)        1.217   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X6Y44.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X16Y50.A4      net (fanout=13)       1.925   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X16Y50.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT34
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.A1      net (fanout=146)      1.092   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y51.C2       net (fanout=1)        1.322   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X8Y51.COUT     Topcyc                0.277   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.BMUX     Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X19Y6.A4       net (fanout=406)      5.039   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X19Y6.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<204>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_6
    SLICE_X21Y9.D3       net (fanout=20)       1.332   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>15
    SLICE_X21Y9.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<107>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT31
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_107
    -------------------------------------------------  ---------------------------
    Total                                     15.455ns (3.513ns logic, 11.942ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_107 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.453ns (Levels of Logic = 10)
  Clock Path Skew:      -0.066ns (0.664 - 0.730)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X6Y44.A2       net (fanout=2)        1.217   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X6Y44.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X16Y50.A4      net (fanout=13)       1.925   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X16Y50.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT34
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.A1      net (fanout=146)      1.092   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.DMUX    Tcind                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y51.B2       net (fanout=1)        1.284   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X8Y51.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.BMUX     Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X19Y6.A4       net (fanout=406)      5.039   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X19Y6.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<204>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_6
    SLICE_X21Y9.D3       net (fanout=20)       1.332   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>15
    SLICE_X21Y9.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<107>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT31
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_107
    -------------------------------------------------  ---------------------------
    Total                                     15.453ns (3.552ns logic, 11.901ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (SLICE_X9Y2.C1), 372204 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.400ns (Levels of Logic = 11)
  Clock Path Skew:      -0.034ns (0.696 - 0.730)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X6Y44.A2       net (fanout=2)        1.217   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X6Y44.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X16Y50.A4      net (fanout=13)       1.925   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X16Y50.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT34
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.A1      net (fanout=146)      1.092   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y51.C2       net (fanout=1)        1.322   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X8Y51.COUT     Topcyc                0.280   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.BMUX     Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X17Y3.C6       net (fanout=406)      4.891   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X9Y2.C1        net (fanout=16)       1.422   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X9Y2.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<115>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    -------------------------------------------------  ---------------------------
    Total                                     15.400ns (3.516ns logic, 11.884ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.397ns (Levels of Logic = 11)
  Clock Path Skew:      -0.034ns (0.696 - 0.730)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X6Y44.A2       net (fanout=2)        1.217   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X6Y44.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X16Y50.A4      net (fanout=13)       1.925   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X16Y50.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT34
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.A1      net (fanout=146)      1.092   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y51.C2       net (fanout=1)        1.322   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X8Y51.COUT     Topcyc                0.277   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.BMUX     Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X17Y3.C6       net (fanout=406)      4.891   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X9Y2.C1        net (fanout=16)       1.422   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X9Y2.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<115>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    -------------------------------------------------  ---------------------------
    Total                                     15.397ns (3.513ns logic, 11.884ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.395ns (Levels of Logic = 10)
  Clock Path Skew:      -0.034ns (0.696 - 0.730)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X6Y44.A2       net (fanout=2)        1.217   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X6Y44.COUT     Topcya                0.395   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X6Y45.CMUX     Tcinc                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X16Y50.A4      net (fanout=13)       1.925   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X16Y50.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X16Y51.AMUX    Tcina                 0.212   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT34
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.A1      net (fanout=146)      1.092   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X14Y48.COUT    Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X14Y49.DMUX    Tcind                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y51.B2       net (fanout=1)        1.284   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X8Y51.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X8Y52.BMUX     Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X17Y3.C6       net (fanout=406)      4.891   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y3.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X9Y2.C1        net (fanout=16)       1.422   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X9Y2.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<115>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    -------------------------------------------------  ---------------------------
    Total                                     15.395ns (3.552ns logic, 11.843ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_3 (SLICE_X22Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_2 (FF)
  Destination:          Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_2 to Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.CQ      Tcko                  0.200   Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack<3>
                                                       Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_2
    SLICE_X22Y33.DX      net (fanout=3)        0.131   Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack<2>
    SLICE_X22Y33.CLK     Tckdi       (-Th)    -0.048   Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack<3>
                                                       Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_63 (SLICE_X2Y21.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_62 (FF)
  Destination:          RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_62 to RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y21.CQ       Tcko                  0.200   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<63>
                                                       RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_62
    SLICE_X2Y21.DX       net (fanout=2)        0.137   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<62>
    SLICE_X2Y21.CLK      Tckdi       (-Th)    -0.048   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<63>
                                                       RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_63
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_27 (SLICE_X2Y24.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_26 (FF)
  Destination:          RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_26 to RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y24.CQ       Tcko                  0.200   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<27>
                                                       RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_26
    SLICE_X2Y24.DX       net (fanout=2)        0.137   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<26>
    SLICE_X2Y24.CLK      Tckdi       (-Th)    -0.048   RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q<27>
                                                       RemoteIO_Partition_1/IOLink/Receiver/Shifter/m_Q_27
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA/CLK
  Location pin: SLICE_X0Y2.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB/CLK
  Location pin: SLICE_X0Y2.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   15.611|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 577429801 paths, 0 nets, and 22354 connections

Design statistics:
   Minimum period:  15.611ns{1}   (Maximum frequency:  64.057MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 06 14:24:19 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



