
*** Running vivado
    with args -log design_1_AD5065_Interface_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AD5065_Interface_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_AD5065_Interface_0_0.tcl -notrace
Command: synth_design -top design_1_AD5065_Interface_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_AD5065_Interface_0_0/design_1_AD5065_Interface_0_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13196 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 370.668 ; gain = 97.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AD5065_Interface_0_0' [d:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_AD5065_Interface_0_0/synth/design_1_AD5065_Interface_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'AD5065_Interface_v1_0' declared at 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ipshared/cabe/hdl/AD5065_Interface_v1_0.vhd:5' bound to instance 'U0' of component 'AD5065_Interface_v1_0' [d:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_AD5065_Interface_0_0/synth/design_1_AD5065_Interface_0_0.vhd:143]
INFO: [Synth 8-638] synthesizing module 'AD5065_Interface_v1_0' [d:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ipshared/cabe/hdl/AD5065_Interface_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'AD5065_Interface_v1_0_S00_AXI' declared at 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ipshared/cabe/hdl/AD5065_Interface_v1_0_S00_AXI.vhd:5' bound to instance 'AD5065_Interface_v1_0_S00_AXI_inst' of component 'AD5065_Interface_v1_0_S00_AXI' [d:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ipshared/cabe/hdl/AD5065_Interface_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'AD5065_Interface_v1_0_S00_AXI' [d:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ipshared/cabe/hdl/AD5065_Interface_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ipshared/cabe/hdl/AD5065_Interface_v1_0_S00_AXI.vhd:218]
INFO: [Synth 8-226] default block is never used [d:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ipshared/cabe/hdl/AD5065_Interface_v1_0_S00_AXI.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ipshared/cabe/hdl/AD5065_Interface_v1_0_S00_AXI.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'AD5065_Interface_v1_0_S00_AXI' (1#1) [d:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ipshared/cabe/hdl/AD5065_Interface_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'AD5065_Interface_v1_0' (2#1) [d:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ipshared/cabe/hdl/AD5065_Interface_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_AD5065_Interface_0_0' (3#1) [d:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_AD5065_Interface_0_0/synth/design_1_AD5065_Interface_0_0.vhd:83]
WARNING: [Synth 8-3331] design AD5065_Interface_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AD5065_Interface_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AD5065_Interface_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AD5065_Interface_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AD5065_Interface_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AD5065_Interface_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 422.230 ; gain = 149.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 422.230 ; gain = 149.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 422.230 ; gain = 149.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 422.230 ; gain = 149.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AD5065_Interface_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_AD5065_Interface_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_AD5065_Interface_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_AD5065_Interface_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_AD5065_Interface_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_AD5065_Interface_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_AD5065_Interface_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/AD5065_Interface_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/AD5065_Interface_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AD5065_Interface_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/AD5065_Interface_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/AD5065_Interface_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AD5065_Interface_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/AD5065_Interface_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_AD5065_Interface_0_0.
INFO: [Synth 8-3332] Sequential element (U0/AD5065_Interface_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_AD5065_Interface_0_0.
INFO: [Synth 8-3332] Sequential element (U0/AD5065_Interface_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_AD5065_Interface_0_0.
INFO: [Synth 8-3332] Sequential element (U0/AD5065_Interface_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_AD5065_Interface_0_0.
INFO: [Synth 8-3332] Sequential element (U0/AD5065_Interface_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_AD5065_Interface_0_0.
INFO: [Synth 8-3332] Sequential element (U0/AD5065_Interface_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_AD5065_Interface_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 592.566 ; gain = 319.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 592.566 ; gain = 319.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 594.031 ; gain = 320.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 594.031 ; gain = 320.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 594.031 ; gain = 320.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 594.031 ; gain = 320.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 594.031 ; gain = 320.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 594.031 ; gain = 320.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 594.031 ; gain = 320.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    20|
|5     |LUT5 |     2|
|6     |LUT6 |    33|
|7     |FDRE |   199|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |   261|
|2     |  U0                                   |AD5065_Interface_v1_0         |   261|
|3     |    AD5065_Interface_v1_0_S00_AXI_inst |AD5065_Interface_v1_0_S00_AXI |   261|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 594.031 ; gain = 320.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 594.031 ; gain = 320.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 594.031 ; gain = 320.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 701.199 ; gain = 439.598
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_AD5065_Interface_0_0_synth_1/design_1_AD5065_Interface_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1203.438 ; gain = 502.238
