Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Sep 28 15:51:47 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testwith1speed_wrapper_timing_summary_routed.rpt -pb testwith1speed_wrapper_timing_summary_routed.pb -rpx testwith1speed_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : testwith1speed_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18944)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51441)
5. checking no_input_delay (21)
6. checking no_output_delay (52)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18944)
----------------------------
 There are 18942 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testwith1speed_i/UART_RX_100MHZ_1/U0/r_RX_DV_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51441)
----------------------------------------------------
 There are 51441 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (52)
--------------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                51493          inf        0.000                      0                51493           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         51493 Endpoints
Min Delay         51493 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[3854]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.215ns  (logic 0.642ns (1.142%)  route 55.573ns (98.858%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=56, routed)          1.194     1.712    testwith1speed_i/RAD_formatter_0/U0/rst
    SLICE_X2Y85          LUT1 (Prop_lut1_I0_O)        0.124     1.836 r  testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1/O
                         net (fo=10038, routed)      54.379    56.215    testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X86Y52         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[3854]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[1845]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.211ns  (logic 0.642ns (1.142%)  route 55.569ns (98.858%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=56, routed)          1.194     1.712    testwith1speed_i/RAD_formatter_0/U0/rst
    SLICE_X2Y85          LUT1 (Prop_lut1_I0_O)        0.124     1.836 r  testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1/O
                         net (fo=10038, routed)      54.375    56.211    testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X87Y52         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[1845]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[3888]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.211ns  (logic 0.642ns (1.142%)  route 55.569ns (98.858%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=56, routed)          1.194     1.712    testwith1speed_i/RAD_formatter_0/U0/rst
    SLICE_X2Y85          LUT1 (Prop_lut1_I0_O)        0.124     1.836 r  testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1/O
                         net (fo=10038, routed)      54.375    56.211    testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X87Y52         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[3888]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[3863]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.961ns  (logic 0.642ns (1.147%)  route 55.319ns (98.853%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=56, routed)          1.194     1.712    testwith1speed_i/RAD_formatter_0/U0/rst
    SLICE_X2Y85          LUT1 (Prop_lut1_I0_O)        0.124     1.836 r  testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1/O
                         net (fo=10038, routed)      54.126    55.961    testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X80Y50         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[3863]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_packet_reg[1844]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.961ns  (logic 0.642ns (1.147%)  route 55.319ns (98.853%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=56, routed)          1.194     1.712    testwith1speed_i/RAD_formatter_0/U0/rst
    SLICE_X2Y85          LUT1 (Prop_lut1_I0_O)        0.124     1.836 r  testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1/O
                         net (fo=10038, routed)      54.126    55.961    testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X81Y50         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_packet_reg[1844]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_packet_reg[1845]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.961ns  (logic 0.642ns (1.147%)  route 55.319ns (98.853%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=56, routed)          1.194     1.712    testwith1speed_i/RAD_formatter_0/U0/rst
    SLICE_X2Y85          LUT1 (Prop_lut1_I0_O)        0.124     1.836 r  testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1/O
                         net (fo=10038, routed)      54.126    55.961    testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X81Y50         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_packet_reg[1845]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_packet_reg[4004]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.961ns  (logic 0.642ns (1.147%)  route 55.319ns (98.853%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=56, routed)          1.194     1.712    testwith1speed_i/RAD_formatter_0/U0/rst
    SLICE_X2Y85          LUT1 (Prop_lut1_I0_O)        0.124     1.836 r  testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1/O
                         net (fo=10038, routed)      54.126    55.961    testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X81Y50         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_packet_reg[4004]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_packet_reg[4005]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.961ns  (logic 0.642ns (1.147%)  route 55.319ns (98.853%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=56, routed)          1.194     1.712    testwith1speed_i/RAD_formatter_0/U0/rst
    SLICE_X2Y85          LUT1 (Prop_lut1_I0_O)        0.124     1.836 r  testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1/O
                         net (fo=10038, routed)      54.126    55.961    testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X81Y50         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_packet_reg[4005]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[1841]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.945ns  (logic 0.642ns (1.148%)  route 55.303ns (98.852%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=56, routed)          1.194     1.712    testwith1speed_i/RAD_formatter_0/U0/rst
    SLICE_X2Y85          LUT1 (Prop_lut1_I0_O)        0.124     1.836 r  testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1/O
                         net (fo=10038, routed)      54.110    55.945    testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X88Y51         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_data_i_reg[1841]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/RAD_formatter_0/U0/RAD_packet_reg[1846]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.917ns  (logic 0.642ns (1.148%)  route 55.275ns (98.852%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=56, routed)          1.194     1.712    testwith1speed_i/RAD_formatter_0/U0/rst
    SLICE_X2Y85          LUT1 (Prop_lut1_I0_O)        0.124     1.836 r  testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1/O
                         net (fo=10038, routed)      54.081    55.917    testwith1speed_i/RAD_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X86Y51         FDRE                                         r  testwith1speed_i/RAD_formatter_0/U0/RAD_packet_reg[1846]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[282]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[282]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[282]/C
    SLICE_X53Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[282]/Q
                         net (fo=1, routed)           0.058     0.199    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[282]
    SLICE_X52Y101        FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[282]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[222]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[222]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[222]/C
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[222]/Q
                         net (fo=1, routed)           0.059     0.207    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[222]
    SLICE_X43Y103        FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[222]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[238]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[238]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[238]/C
    SLICE_X50Y104        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[238]/Q
                         net (fo=1, routed)           0.059     0.207    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[238]
    SLICE_X51Y104        FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[238]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[239]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[239]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[239]/C
    SLICE_X50Y104        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[239]/Q
                         net (fo=1, routed)           0.059     0.207    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[239]
    SLICE_X51Y104        FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[239]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/I2C_full_sensor_data_0/U0/rtc_data_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE                         0.000     0.000 r  testwith1speed_i/I2C_full_sensor_data_0/U0/rtc_data_reg[17]/C
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  testwith1speed_i/I2C_full_sensor_data_0/U0/rtc_data_reg[17]/Q
                         net (fo=1, routed)           0.049     0.213    testwith1speed_i/I2C_full_sensor_data_0/U0/rtc_data[17]
    SLICE_X35Y83         FDRE                                         r  testwith1speed_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[132]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[132]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[132]/C
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[132]/Q
                         net (fo=1, routed)           0.105     0.233    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[132]
    SLICE_X38Y91         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[132]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[6]/C
    SLICE_X36Y88         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[6]/Q
                         net (fo=1, routed)           0.105     0.233    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[6]
    SLICE_X34Y88         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[276]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[276]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (54.058%)  route 0.109ns (45.942%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[276]/C
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[276]/Q
                         net (fo=1, routed)           0.109     0.237    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[276]
    SLICE_X53Y92         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[276]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[145]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[145]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.244%)  route 0.097ns (40.756%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[145]/C
    SLICE_X44Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[145]/Q
                         net (fo=1, routed)           0.097     0.238    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[145]
    SLICE_X43Y96         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[145]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/BF_formatter_0/U0/SRAM_data_i_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/BF_formatter_0/U0/BF_packet_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE                         0.000     0.000 r  testwith1speed_i/BF_formatter_0/U0/SRAM_data_i_reg[9]/C
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  testwith1speed_i/BF_formatter_0/U0/SRAM_data_i_reg[9]/Q
                         net (fo=1, routed)           0.052     0.193    testwith1speed_i/BF_formatter_0/U0/SRAM_data_i_reg_n_0_[9]
    SLICE_X10Y73         LUT2 (Prop_lut2_I0_O)        0.045     0.238 r  testwith1speed_i/BF_formatter_0/U0/BF_packet[9]_i_1/O
                         net (fo=1, routed)           0.000     0.238    testwith1speed_i/BF_formatter_0/U0/BF_packet[9]_i_1_n_0
    SLICE_X10Y73         FDRE                                         r  testwith1speed_i/BF_formatter_0/U0/BF_packet_reg[9]/D
  -------------------------------------------------------------------    -------------------





