<MODULE>
f38x_autotest
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,007A,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0001,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,0550,NO
</SEGMENTS>

<LOCALS>
L018010?,R_CSEG,03E6,0000
L006011?,R_CSEG,00B1,0000
L006010?,R_CSEG,0080,0000
L007018?,R_CSEG,00DA,0000
L010013?,R_CSEG,01B7,0000
L016008?,R_CSEG,0385,0000
L007016?,R_CSEG,00D6,0000
L010011?,R_CSEG,01A3,0000
L016006?,R_CSEG,036E,0000
L007014?,R_CSEG,00D2,0000
L016004?,R_CSEG,0331,0000
L007012?,R_CSEG,00CE,0000
L016002?,R_CSEG,0319,0000
L007010?,R_CSEG,00CA,0000
L007028?,R_CSEG,00EE,0000
L007026?,R_CSEG,00EA,0000
L007024?,R_CSEG,00E6,0000
L007022?,R_CSEG,00E2,0000
L007020?,R_CSEG,00DE,0000
L007038?,R_CSEG,0102,0000
L007036?,R_CSEG,00FE,0000
L011013?,R_CSEG,01F7,0000
L007034?,R_CSEG,00FA,0000
L011011?,R_CSEG,01E2,0000
L007032?,R_CSEG,00F6,0000
L008013?,R_CSEG,0138,0000
L007030?,R_CSEG,00F2,0000
L017003?,R_CSEG,03DD,0000
L008011?,R_CSEG,0124,0000
L005007?,R_CSEG,0071,0000
L005004?,R_CSEG,004F,0000
L007046?,R_CSEG,0112,0000
L005001?,R_CSEG,005A,0000
L007044?,R_CSEG,010E,0000
L007042?,R_CSEG,010A,0000
L007040?,R_CSEG,0106,0000
L012014?,R_CSEG,0236,0000
L012012?,R_CSEG,0222,0000
L012010?,R_CSEG,0220,0000
L009013?,R_CSEG,0178,0000
L009011?,R_CSEG,0163,0000
L018002?,R_CSEG,0470,0000
L006001?,R_CSEG,0079,0000
L010009?,R_CSEG,01A1,0000
L010006?,R_CSEG,01D2,0000
L019002?,R_CSEG,053E,0000
L007008?,R_CSEG,00C6,0000
L010004?,R_CSEG,01CF,0000
L010003?,R_CSEG,01CB,0000
L007006?,R_CSEG,00C2,0000
L010002?,R_CSEG,01C7,0000
L010001?,R_CSEG,01C3,0000
L007004?,R_CSEG,00BE,0000
L007002?,R_CSEG,00BA,0000
L011009?,R_CSEG,01E0,0000
__str_0,R_CONST,0000,0000
__str_1,R_CONST,0016,0000
__str_2,R_CONST,002D,0000
__str_3,R_CONST,0036,0000
__str_4,R_CONST,0055,0000
__str_5,R_CONST,006C,0000
__str_6,R_CONST,006E,0000
L011006?,R_CSEG,0212,0000
L008009?,R_CSEG,0122,0000
L011004?,R_CSEG,020F,0000
L011003?,R_CSEG,020B,0000
L008006?,R_CSEG,0153,0000
L011002?,R_CSEG,0207,0000
L011001?,R_CSEG,0203,0000
L008004?,R_CSEG,0150,0000
L008003?,R_CSEG,014C,0000
L008002?,R_CSEG,0148,0000
L008001?,R_CSEG,0144,0000
L012006?,R_CSEG,0258,0000
L009009?,R_CSEG,0161,0000
L012005?,R_CSEG,0254,0000
L012004?,R_CSEG,024E,0000
L012003?,R_CSEG,0248,0000
L009006?,R_CSEG,0193,0000
L012002?,R_CSEG,0242,0000
L009004?,R_CSEG,0190,0000
L009003?,R_CSEG,018C,0000
L009002?,R_CSEG,0188,0000
L009001?,R_CSEG,0184,0000
L016017?,R_CSEG,0327,0000
L013002?,R_CSEG,0288,0000
L016020?,R_CSEG,037C,0000
L005016?,R_CSEG,006F,0000
L014002?,R_CSEG,02B6,0000
</LOCALS>

<PUBLICS>
_Check_Pin_Zero,R_CSEG,03A8,0000
_main,R_CSEG,0472,0000
_countzero,R_CSEG,00B3,0000
_Initial_Check,R_CSEG,03DE,0000
_Set_Pin_One,R_CSEG,0194,0000
_Set_Pin_Zero,R_CSEG,01D3,0000
_Test_Pair,R_CSEG,02E5,0000
_WaitXms,R_CSEG,0075,0000
_Read_Pin,R_CSEG,0213,0000
_Set_Pin_Input,R_CSEG,0154,0000
_UART0_Init,R_CSEG,0014,0000
_Set_Pin_Output,R_CSEG,0115,0000
_dofailb,R_CSEG,028A,0000
_SYSCLK_Init,R_CSEG,000A,0000
_dofail,R_CSEG,025C,0000
_Test_Pair_PARM_2,R_DSEG,0000,0001
_Timer3us,R_CSEG,002E,0000
_PORT_Init,R_CSEG,0000,0000
_dopass,R_CSEG,02B8,0000
</PUBLICS>

<EXTERNALS>
_printf,any,0000,0000
_crt0,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
43 A4 10
75 E1 01
75 E2 40
22
43 A9 03
43 B2 03
75 EF 04
22
75 98 10
75 8D 30
53 8E F4
43 8E 08
85 8D 8B
53 89 0F
43 89 20
D2 8E
D2 99
22
AA 82
AB 83
AC F0
FD
43 8E 40
75 92 D0
75 93 FF
85 92 94
85 93 95
75 91 04
7E 00
7F 00
78 00
79 00
C3
EE
9A
EF
9B
E8
9C
E9
9D
50 rel2(L005007?;)
E5 91
30 E7 rel3(L005001?;)
53 91 7F
0E
BE 00 rel3(L005016?;)
0F
BF 00 rel3(L005016?;)
08
B8 00 rel3(L005004?;)
09
80 rel2(L005004?;)
75 91 00
22
AA 82
AB 83
BA 00 rel3(L006010?;)
BB 00 rel3(L006010?;)
22
90 00 F9
E4
F5 F0
C0 02
C0 03
12 addr16(_Timer3us;)  
90 00 F9
E4
F5 F0
12 addr16(_Timer3us;)  
90 00 F9
E4
F5 F0
12 addr16(_Timer3us;)  
90 00 FA
E4
F5 F0
12 addr16(_Timer3us;)  
D0 03
D0 02
1A
BA FF rel3(L006011?;)
1B
80 rel2(L006001?;)
7A 00
20 80 rel3(L007002?;)
7A 01
20 81 rel3(L007004?;)
0A
20 82 rel3(L007006?;)
0A
20 83 rel3(L007008?;)
0A
20 86 rel3(L007010?;)
0A
20 87 rel3(L007012?;)
0A
20 90 rel3(L007014?;)
0A
20 91 rel3(L007016?;)
0A
20 92 rel3(L007018?;)
0A
20 93 rel3(L007020?;)
0A
20 94 rel3(L007022?;)
0A
20 95 rel3(L007024?;)
0A
20 96 rel3(L007026?;)
0A
20 97 rel3(L007028?;)
0A
20 A0 rel3(L007030?;)
0A
20 A1 rel3(L007032?;)
0A
20 A2 rel3(L007034?;)
0A
20 A3 rel3(L007036?;)
0A
20 A4 rel3(L007038?;)
0A
20 A5 rel3(L007040?;)
0A
20 A6 rel3(L007042?;)
0A
20 A7 rel3(L007044?;)
0A
20 B0 rel3(L007046?;)
0A
8A 82
22
AA 82
74 07
5A
F5 F0
05 F0
74 01
80 rel2(L008011?;)
25 E0
D5 F0 rel3(L008009?;)
FB
EA
C4
54 0F
FA
24 FC
40 rel2(L008006?;)
EA
2A
2A
90 data16(L008013?;)  
73
02 addr16(L008001?;)  
02 addr16(L008002?;)  
02 addr16(L008003?;)  
02 addr16(L008004?;)  
EB
42 A4
22
EB
42 A5
22
EB
42 A6
22
EB
42 A7
22
AA 82
74 07
5A
F5 F0
05 F0
74 01
80 rel2(L009011?;)
25 E0
D5 F0 rel3(L009009?;)
F4
FB
EA
C4
54 0F
FA
24 FC
40 rel2(L009006?;)
EA
2A
2A
90 data16(L009013?;)  
73
02 addr16(L009001?;)  
02 addr16(L009002?;)  
02 addr16(L009003?;)  
02 addr16(L009004?;)  
EB
52 A4
22
EB
52 A5
22
EB
52 A6
22
EB
52 A7
22
AA 82
74 07
5A
F5 F0
05 F0
74 01
80 rel2(L010011?;)
25 E0
D5 F0 rel3(L010009?;)
FB
EA
C4
54 0F
FA
24 FC
40 rel2(L010006?;)
EA
2A
2A
90 data16(L010013?;)  
73
02 addr16(L010001?;)  
02 addr16(L010002?;)  
02 addr16(L010003?;)  
02 addr16(L010004?;)  
EB
42 80
22
EB
42 90
22
EB
42 A0
22
EB
42 B0
22
AA 82
74 07
5A
F5 F0
05 F0
74 01
80 rel2(L011011?;)
25 E0
D5 F0 rel3(L011009?;)
F4
FB
EA
C4
54 0F
FA
24 FC
40 rel2(L011006?;)
EA
2A
2A
90 data16(L011013?;)  
73
02 addr16(L011001?;)  
02 addr16(L011002?;)  
02 addr16(L011003?;)  
02 addr16(L011004?;)  
EB
52 80
22
EB
52 90
22
EB
52 A0
22
EB
52 B0
22
AA 82
74 07
5A
F5 F0
05 F0
74 01
80 rel2(L012012?;)
25 E0
D5 F0 rel3(L012010?;)
FB
EA
C4
54 0F
FA
24 FC
40 rel2(L012002?;)
EA
2A
2A
90 data16(L012014?;)  
73
02 addr16(L012002?;)  
02 addr16(L012003?;)  
02 addr16(L012004?;)  
02 addr16(L012005?;)  
EB
55 80
FA
80 rel2(L012006?;)
EB
55 90
FA
80 rel2(L012006?;)
EB
55 A0
FA
80 rel2(L012006?;)
EB
55 B0
FA
EA
24 FF
22
AA 82
74 07
5A
FB
7C 00
EA
C4
54 0F
FA
7D 00
C0 03
C0 04
C0 02
C0 05
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
80 rel2(L013002?;)
AA 82
74 07
5A
FB
7C 00
EA
C4
54 0F
FA
7D 00
C0 03
C0 04
C0 02
C0 05
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
80 rel2(L014002?;)
AA 82
74 07
5A
FB
7C 00
EA
C4
54 0F
FA
7D 00
C0 03
C0 04
C0 02
C0 05
74 data8(__str_2;)
C0 E0
74 data8(__str_2;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
22
AA 82
C0 02
12 addr16(_Set_Pin_Output;)  
85 data8(_Test_Pair_PARM_2;) 82
12 addr16(_Set_Pin_Input;)  
D0 02
8A 82
C0 02
12 addr16(_Set_Pin_Zero;)  
90 00 02
12 addr16(_WaitXms;)  
85 data8(_Test_Pair_PARM_2;) 82
12 addr16(_Read_Pin;)  
E4
33
FB
D0 02
BB 01 rel3(L016002?;)
85 data8(_Test_Pair_PARM_2;) 82
C0 02
12 addr16(_dofail;)  
D0 02
C0 02
12 addr16(_countzero;)  
AB 82
D0 02
BB 02 rel3(L016017?;)
80 rel2(L016004?;)
85 data8(_Test_Pair_PARM_2;) 82
C0 02
12 addr16(_dofailb;)  
D0 02
85 data8(_Test_Pair_PARM_2;) 82
C0 02
12 addr16(_dopass;)  
85 data8(_Test_Pair_PARM_2;) 82
12 addr16(_Set_Pin_Output;)  
D0 02
8A 82
C0 02
12 addr16(_Set_Pin_Input;)  
85 data8(_Test_Pair_PARM_2;) 82
12 addr16(_Set_Pin_Zero;)  
90 00 02
12 addr16(_WaitXms;)  
D0 02
8A 82
C0 02
12 addr16(_Read_Pin;)  
E4
33
FB
D0 02
BB 01 rel3(L016006?;)
8A 82
C0 02
12 addr16(_dofail;)  
D0 02
C0 02
12 addr16(_countzero;)  
AB 82
D0 02
BB 02 rel3(L016020?;)
80 rel2(L016008?;)
8A 82
C0 02
12 addr16(_dofailb;)  
D0 02
8A 82
C0 02
12 addr16(_dopass;)  
D0 02
8A 82
C0 02
12 addr16(_Set_Pin_One;)  
85 data8(_Test_Pair_PARM_2;) 82
12 addr16(_Set_Pin_One;)  
D0 02
8A 82
12 addr16(_Set_Pin_Input;)  
85 data8(_Test_Pair_PARM_2;) 82
02 addr16(_Set_Pin_Input;)  
AA 82
C0 02
12 addr16(_Read_Pin;)  
D0 02
40 rel2(L017003?;)
74 07
5A
FB
7C 00
EA
C4
54 0F
FA
7D 00
C0 03
C0 04
C0 02
C0 05
74 data8(__str_3;)
C0 E0
74 data8(__str_3;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
22
12 addr16(_countzero;)  
E5 82
70 rel2(L018010?;)
22
75 82 00
12 addr16(_Check_Pin_Zero;)  
75 82 01
12 addr16(_Check_Pin_Zero;)  
75 82 02
12 addr16(_Check_Pin_Zero;)  
75 82 03
12 addr16(_Check_Pin_Zero;)  
75 82 06
12 addr16(_Check_Pin_Zero;)  
75 82 07
12 addr16(_Check_Pin_Zero;)  
75 82 10
12 addr16(_Check_Pin_Zero;)  
75 82 11
12 addr16(_Check_Pin_Zero;)  
75 82 12
12 addr16(_Check_Pin_Zero;)  
75 82 13
12 addr16(_Check_Pin_Zero;)  
75 82 14
12 addr16(_Check_Pin_Zero;)  
75 82 15
12 addr16(_Check_Pin_Zero;)  
75 82 16
12 addr16(_Check_Pin_Zero;)  
75 82 17
12 addr16(_Check_Pin_Zero;)  
75 82 20
12 addr16(_Check_Pin_Zero;)  
75 82 21
12 addr16(_Check_Pin_Zero;)  
75 82 22
12 addr16(_Check_Pin_Zero;)  
75 82 23
12 addr16(_Check_Pin_Zero;)  
75 82 24
12 addr16(_Check_Pin_Zero;)  
75 82 25
12 addr16(_Check_Pin_Zero;)  
75 82 26
12 addr16(_Check_Pin_Zero;)  
75 82 27
12 addr16(_Check_Pin_Zero;)  
75 82 30
12 addr16(_Check_Pin_Zero;)  
80 rel2(L018002?;)
53 D9 BF
12 addr16(_PORT_Init;)  
12 addr16(_SYSCLK_Init;)  
12 addr16(_UART0_Init;)  
74 data8(__str_4;)
C0 E0
74 data8(__str_4;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
12 addr16(_Initial_Check;)  
75 data8(_Test_Pair_PARM_2;) 02
75 82 01
12 addr16(_Test_Pair;)  
75 data8(_Test_Pair_PARM_2;) 03
75 82 00
12 addr16(_Test_Pair;)  
75 data8(_Test_Pair_PARM_2;) 21
75 82 22
12 addr16(_Test_Pair;)  
75 data8(_Test_Pair_PARM_2;) 20
75 82 23
12 addr16(_Test_Pair;)  
74 data8(__str_5;)
C0 E0
74 data8(__str_5;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
75 data8(_Test_Pair_PARM_2;) 17
75 82 24
12 addr16(_Test_Pair;)  
75 data8(_Test_Pair_PARM_2;) 16
75 82 25
12 addr16(_Test_Pair;)  
75 data8(_Test_Pair_PARM_2;) 15
75 82 26
12 addr16(_Test_Pair;)  
75 data8(_Test_Pair_PARM_2;) 14
75 82 27
12 addr16(_Test_Pair;)  
74 data8(__str_5;)
C0 E0
74 data8(__str_5;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
75 data8(_Test_Pair_PARM_2;) 11
75 82 06
12 addr16(_Test_Pair;)  
75 data8(_Test_Pair_PARM_2;) 12
75 82 07
12 addr16(_Test_Pair;)  
75 data8(_Test_Pair_PARM_2;) 13
75 82 10
12 addr16(_Test_Pair;)  
74 data8(__str_6;)
C0 E0
74 data8(__str_6;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
75 82 30
12 addr16(_Set_Pin_Output;)  
C2 B0
90 01 F4
12 addr16(_WaitXms;)  
D2 B0
90 01 F4
12 addr16(_WaitXms;)  
80 rel2(L019002?;)
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
50 25 64 2E 25 64 20 46 41 49 4C 45 44 20 28 4F 50
45 4E 29 
0A
00
50 25 64 2E 25 64 20 46 41 49 4C 45 44 20 28 53 48
4F 52 54 29 
0A
00
50 25 64 2E 25 64 2C 20 
00
50 25 64 2E 25 64 20 69 73 20 63 6F 6E 6E 65 63 74
65 64 20 74 6F 20 67 72 6F 75 6E 64 
0A
00
0A
0A
46 33 38 78 20 62 6F 61 72 64 20 61 75 74 6F 74 65
73 74 
0A
00
0A
00
0A
0A
53 75 63 63 65 73 73 21 
0A
00
</CODE>

<CODE AT 0003>
</CODE>
