<stg><name>zint_mod_small_signed.1</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="32">
<![CDATA[
entry:1 %u_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_22"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %Rx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Rx

]]></Node>
<StgValue><ssdm name="Rx_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:3 %R2_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %R2

]]></Node>
<StgValue><ssdm name="R2_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:4 %p0i_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p0i

]]></Node>
<StgValue><ssdm name="p0i_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:5 %p_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %dlen_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dlen

]]></Node>
<StgValue><ssdm name="dlen_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:7 %d_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %d

]]></Node>
<StgValue><ssdm name="d_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="25">
<![CDATA[
entry:8 %p_cast2_cast_cast = sext i25 %p_read

]]></Node>
<StgValue><ssdm name="p_cast2_cast_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="31">
<![CDATA[
entry:9 %p_cast2_cast_cast_cast = zext i31 %p_cast2_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast2_cast_cast_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="8">
<![CDATA[
entry:10 %dlen_cast1 = zext i8 %dlen_read

]]></Node>
<StgValue><ssdm name="dlen_cast1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="63" op_0_bw="31">
<![CDATA[
entry:12 %zext_ln722 = zext i31 %R2_read

]]></Node>
<StgValue><ssdm name="zext_ln722"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="62" op_0_bw="31">
<![CDATA[
entry:13 %zext_ln1510 = zext i31 %p_cast2_cast_cast

]]></Node>
<StgValue><ssdm name="zext_ln1510"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:14 %store_ln1510 = store i9 %dlen_cast1, i9 %u_22

]]></Node>
<StgValue><ssdm name="store_ln1510"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %store_ln1510 = store i32 0, i32 %x

]]></Node>
<StgValue><ssdm name="store_ln1510"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
entry:16 %br_ln1510 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln1510"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body.i:0 %x_4 = load i32 %x

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
while.body.i:1 %u_22_load = load i9 %u_22

]]></Node>
<StgValue><ssdm name="u_22_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i:2 %u = add i9 %u_22_load, i9 511

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="63" op_0_bw="32">
<![CDATA[
while.body.i:4 %zext_ln721 = zext i32 %x_4

]]></Node>
<StgValue><ssdm name="zext_ln721"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
while.body.i:5 %z_10 = mul i63 %zext_ln722, i63 %zext_ln721

]]></Node>
<StgValue><ssdm name="z_10"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="63">
<![CDATA[
while.body.i:6 %trunc_ln718 = trunc i63 %z_10

]]></Node>
<StgValue><ssdm name="trunc_ln718"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
while.body.i:7 %mul_ln722 = mul i31 %trunc_ln718, i31 %p0i_read

]]></Node>
<StgValue><ssdm name="mul_ln722"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="62" op_0_bw="31">
<![CDATA[
while.body.i:8 %zext_ln722_1 = zext i31 %mul_ln722

]]></Node>
<StgValue><ssdm name="zext_ln722_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
while.body.i:9 %w_4 = mul i62 %zext_ln722_1, i62 %zext_ln1510

]]></Node>
<StgValue><ssdm name="w_4"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="63" op_0_bw="62">
<![CDATA[
while.body.i:10 %zext_ln718 = zext i62 %w_4

]]></Node>
<StgValue><ssdm name="zext_ln718"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
while.body.i:11 %add_ln723 = add i63 %zext_ln718, i63 %z_10

]]></Node>
<StgValue><ssdm name="add_ln723"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i:12 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %add_ln723, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
while.body.i:20 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %u, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="11">
<![CDATA[
while.body.i:21 %sext_ln1524 = sext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln1524"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
while.body.i:22 %add_ln1524 = add i15 %sext_ln1524, i15 %d_read

]]></Node>
<StgValue><ssdm name="add_ln1524"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i:23 %lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1524, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="13">
<![CDATA[
while.body.i:24 %zext_ln1524 = zext i13 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln1524"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:25 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln1524

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="13">
<![CDATA[
while.body.i:26 %vla18_load = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i:3 %specloopname_ln1509 = specloopname void @_ssdm_op_SpecLoopName, void @empty_83

]]></Node>
<StgValue><ssdm name="specloopname_ln1509"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:13 %d_1 = sub i32 %trunc_ln, i32 %p_cast2_cast_cast_cast

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body.i:14 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %d_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
while.body.i:15 %select_ln724 = select i1 %tmp, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln724"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
while.body.i:16 %and_ln724 = and i25 %select_ln724, i25 %p_read

]]></Node>
<StgValue><ssdm name="and_ln724"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="25">
<![CDATA[
while.body.i:17 %sext_ln724 = sext i25 %and_ln724

]]></Node>
<StgValue><ssdm name="sext_ln724"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="31">
<![CDATA[
while.body.i:18 %zext_ln724 = zext i31 %sext_ln724

]]></Node>
<StgValue><ssdm name="zext_ln724"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:19 %d_3 = add i32 %zext_ln724, i32 %d_1

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="13">
<![CDATA[
while.body.i:26 %vla18_load = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:27 %w = sub i32 %vla18_load, i32 %p_cast2_cast_cast_cast

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body.i:28 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
while.body.i:29 %select_ln1525 = select i1 %tmp_9, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln1525"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
while.body.i:30 %and_ln1525 = and i25 %select_ln1525, i25 %p_read

]]></Node>
<StgValue><ssdm name="and_ln1525"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="25">
<![CDATA[
while.body.i:31 %sext_ln1521 = sext i25 %and_ln1525

]]></Node>
<StgValue><ssdm name="sext_ln1521"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="31">
<![CDATA[
while.body.i:32 %zext_ln1521 = zext i31 %sext_ln1521

]]></Node>
<StgValue><ssdm name="zext_ln1521"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:33 %w_6 = sub i32 %d_3, i32 %p_cast2_cast_cast_cast

]]></Node>
<StgValue><ssdm name="w_6"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:34 %add_ln685 = add i32 %w, i32 %zext_ln1521

]]></Node>
<StgValue><ssdm name="add_ln685"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:35 %add_ln685_3 = add i32 %add_ln685, i32 %w_6

]]></Node>
<StgValue><ssdm name="add_ln685_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body.i:36 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
while.body.i:37 %select_ln685 = select i1 %tmp_10, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
while.body.i:38 %and_ln685 = and i25 %select_ln685, i25 %p_read

]]></Node>
<StgValue><ssdm name="and_ln685"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="25">
<![CDATA[
while.body.i:39 %sext_ln685 = sext i25 %and_ln685

]]></Node>
<StgValue><ssdm name="sext_ln685"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="31">
<![CDATA[
while.body.i:40 %zext_ln685 = zext i31 %sext_ln685

]]></Node>
<StgValue><ssdm name="zext_ln685"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:41 %x_7 = add i32 %zext_ln685, i32 %add_ln685_3

]]></Node>
<StgValue><ssdm name="x_7"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i:42 %icmp_ln1520 = icmp_eq  i9 %u, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln1520"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i:43 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 209, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:44 %br_ln1520 = br i1 %icmp_ln1520, void %while.body.i.while.body.i_crit_edge, void %zint_mod_small_unsigned.exit

]]></Node>
<StgValue><ssdm name="br_ln1520"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i.while.body.i_crit_edge:0 %store_ln1520 = store i9 %u, i9 %u_22

]]></Node>
<StgValue><ssdm name="store_ln1520"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i.while.body.i_crit_edge:1 %store_ln1520 = store i32 %x_7, i32 %x

]]></Node>
<StgValue><ssdm name="store_ln1520"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
while.body.i.while.body.i_crit_edge:2 %br_ln1520 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln1520"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
zint_mod_small_unsigned.exit:0 %shl_ln11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %dlen_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln11"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
zint_mod_small_unsigned.exit:1 %add_ln1544 = add i10 %shl_ln11, i10 1020

]]></Node>
<StgValue><ssdm name="add_ln1544"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="10">
<![CDATA[
zint_mod_small_unsigned.exit:2 %zext_ln1544 = zext i10 %add_ln1544

]]></Node>
<StgValue><ssdm name="zext_ln1544"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
zint_mod_small_unsigned.exit:3 %add_ln1544_1 = add i15 %zext_ln1544, i15 %d_read

]]></Node>
<StgValue><ssdm name="add_ln1544_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit:4 %lshr_ln1544_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1544_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln1544_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit:5 %zext_ln1544_1 = zext i13 %lshr_ln1544_1

]]></Node>
<StgValue><ssdm name="zext_ln1544_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
zint_mod_small_unsigned.exit:6 %vla18_addr_11 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1544_1

]]></Node>
<StgValue><ssdm name="vla18_addr_11"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit:7 %vla18_load_8 = load i13 %vla18_addr_11

]]></Node>
<StgValue><ssdm name="vla18_load_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit:7 %vla18_load_8 = load i13 %vla18_addr_11

]]></Node>
<StgValue><ssdm name="vla18_load_8"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit:8 %trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %vla18_load_8, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="2">
<![CDATA[
zint_mod_small_unsigned.exit:9 %zext_ln1544_2 = zext i2 %trunc_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1544_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
zint_mod_small_unsigned.exit:10 %sub_ln1544 = sub i3 0, i3 %zext_ln1544_2

]]></Node>
<StgValue><ssdm name="sub_ln1544"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="3">
<![CDATA[
zint_mod_small_unsigned.exit:11 %sext_ln1544 = sext i3 %sub_ln1544

]]></Node>
<StgValue><ssdm name="sext_ln1544"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit:12 %and_ln1544 = and i32 %sext_ln1544, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="and_ln1544"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit:13 %sub_ln697 = sub i32 %x_7, i32 %and_ln1544

]]></Node>
<StgValue><ssdm name="sub_ln697"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit:14 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
zint_mod_small_unsigned.exit:15 %select_ln697 = select i1 %tmp_11, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln697"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
zint_mod_small_unsigned.exit:16 %and_ln697 = and i25 %select_ln697, i25 %p_read

]]></Node>
<StgValue><ssdm name="and_ln697"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="25">
<![CDATA[
zint_mod_small_unsigned.exit:17 %sext_ln697 = sext i25 %and_ln697

]]></Node>
<StgValue><ssdm name="sext_ln697"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="31">
<![CDATA[
zint_mod_small_unsigned.exit:18 %zext_ln697 = zext i31 %sext_ln697

]]></Node>
<StgValue><ssdm name="zext_ln697"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit:19 %z = add i32 %zext_ln697, i32 %sub_ln697

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit:20 %ret_ln1546 = ret i32 %z

]]></Node>
<StgValue><ssdm name="ret_ln1546"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
