Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov  6 11:00:35 2025
| Host         : EMBKSM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   586 |
|    Minimum number of control sets                        |   586 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2015 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   586 |
| >= 0 to < 4        |   175 |
| >= 4 to < 6        |    71 |
| >= 6 to < 8        |    28 |
| >= 8 to < 10       |   126 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    28 |
| >= 14 to < 16      |    11 |
| >= 16              |   124 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1109 |          392 |
| No           | No                    | Yes                    |             339 |          112 |
| No           | Yes                   | No                     |             881 |          414 |
| Yes          | No                    | No                     |            1126 |          291 |
| Yes          | No                    | Yes                    |             120 |           27 |
| Yes          | Yes                   | No                     |            4098 |         1132 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m06_nodes/m06_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m06_nodes/m06_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m05_nodes/m05_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m08_nodes/m08_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m08_nodes/m08_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m07_nodes/m07_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m07_nodes/m07_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m07_nodes/m07_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m05_nodes/m05_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m11_nodes/m11_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m06_nodes/m06_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m11_nodes/m11_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m11_nodes/m11_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m11_nodes/m11_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m11_nodes/m11_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m10_nodes/m10_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m10_nodes/m10_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m10_nodes/m10_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m10_nodes/m10_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m09_nodes/m09_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m09_nodes/m09_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m09_nodes/m09_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m09_nodes/m09_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m08_nodes/m08_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m05_nodes/m05_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m08_nodes/m08_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m08_nodes/m08_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m06_nodes/m06_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m05_nodes/m05_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m07_nodes/m07_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m05_nodes/m05_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m10_nodes/m10_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m06_nodes/m06_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m07_nodes/m07_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                            |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/USE_SRL_FIFO.sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                              | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                             |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                         |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m08_nodes/m08_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m05_exit_pipeline/m05_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m05_nodes/m05_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m05_nodes/m05_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m05_nodes/m05_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m05_nodes/m05_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m05_nodes/m05_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m06_nodes/m06_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m06_exit_pipeline/m06_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m06_nodes/m06_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m06_nodes/m06_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m06_nodes/m06_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m06_nodes/m06_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m07_exit_pipeline/m07_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m07_nodes/m07_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m07_nodes/m07_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m07_nodes/m07_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m07_nodes/m07_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m08_exit_pipeline/m08_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m08_nodes/m08_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m08_nodes/m08_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m08_nodes/m08_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m08_nodes/m08_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m09_exit_pipeline/m09_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m10_exit_pipeline/m10_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m09_nodes/m09_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m09_nodes/m09_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m09_nodes/m09_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m09_nodes/m09_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m09_nodes/m09_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m10_nodes/m10_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m10_nodes/m10_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m10_nodes/m10_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m10_nodes/m10_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m07_nodes/m07_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m10_nodes/m10_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m11_exit_pipeline/m11_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m11_nodes/m11_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m11_nodes/m11_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m11_nodes/m11_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m11_nodes/m11_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m11_nodes/m11_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                              | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[3][0]                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/E[0]                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/read_pointer[3]_i_1_n_0                                                                                                                                                               | design_1_i/IMU_relay_4/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/E[0]                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[3]_i_1_n_0                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_burst_dbeat_cntr_reg[3][0]                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/tx_en                                                                                                                                                                                 | design_1_i/IMU_relay_4/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.ip_addr_cap_i_1_n_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/tx_en                                                                                                                                                                                 | design_1_i/IMU_relay_1/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/read_pointer[3]_i_1_n_0                                                                                                                                                               | design_1_i/IMU_relay_1/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/tx_en                                                                                                                                                                                 | design_1_i/IMU_relay_3/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/read_pointer[3]_i_1_n_0                                                                                                                                                               | design_1_i/IMU_relay_2/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/tx_en                                                                                                                                                                                 | design_1_i/IMU_relay_2/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/read_pointer[3]_i_1_n_0                                                                                                                                                               | design_1_i/IMU_relay_0/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/tx_en                                                                                                                                                                                 | design_1_i/IMU_relay_0/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/read_pointer[3]_i_1_n_0                                                                                                                                                               | design_1_i/IMU_relay_3/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/st_mr_bvalid[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                     | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axis_interconnect_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_35_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/areset_reg                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/count                                                                                                                                                                                 | design_1_i/IMU_relay_3/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/count                                                                                                                                                                                 | design_1_i/IMU_relay_4/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/count                                                                                                                                                                                 | design_1_i/IMU_relay_0/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/count                                                                                                                                                                                 | design_1_i/IMU_relay_2/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/count                                                                                                                                                                                 | design_1_i/IMU_relay_1/inst/IMU_relay_master_stream_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1_n_0                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/syncstages_ff_reg[3]_5                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                               | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_shftenbl7_out                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_i_reg_1[0]                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[12]_i_1_n_0                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg                   | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/RX_FIFO_Reset                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[12]_i_1_n_0                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/TX_FIFO_Reset                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[10]_i_1_n_0                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[10]_i_1_n_0                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                          |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/I2C_Reader_3/inst/S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                        | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/I2C_Reader_2/inst/S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/I2C_Reader_4/inst/S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/I2C_Reader_0/inst/S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/I2C_Reader_1/inst/S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/E[0]                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SR[0]                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/syncstages_ff_reg[1][23][0]                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                      | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_1[0]                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_1[0]                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                               | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg[0]                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                            | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/E[0]                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/fifo_wr                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                                                                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                       | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                             | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                   | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                       | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                      | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.ip_arvalid_re                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/syncstages_ff_reg[3]_5                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                    |                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                           |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/IMU_relay_0/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/FIFO_Full_reg_1                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/IMU_relay_4/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/IMU_relay_3/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/IMU_relay_1/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/IMU_relay_2/inst/IMU_relay_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_4[0]                                                                                 | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_1_n_0                                                                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[9]_i_1_n_0                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                           |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_next_sequential_reg_reg                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_mmap_rst_reg_n_reg_2                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                  | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[11].inst_req_counter/allow_transfer_r_reg[0]                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                               | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                         | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                  | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[11].inst_req_counter/allow_transfer_r_reg[0]                                                                                            |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                              |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                           |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[15][13]_srl16_i_1_n_0                                   |                                                                                                                                                                                                                                                                               |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                |                                                                                                                                                                                                                                                                               |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                             | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axis_interconnect_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_35_axis_switch_arbiter/areset                                                                                                                                                           |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                   | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                             |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                             |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                           |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_dqual_reg_empty_reg                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/SR[0]                                                                                                                 |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/SS[0]                                                                             |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/s2mm_all_idle                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                             |                                                                                                                                                                                                                                                                               |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[142]_i_1_n_0                                                                         |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_push_to_wsc_reg                                                                   |                                                                                                                                                                                                                                                                               |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[142]_i_1_n_0                                                                         |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_35_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/barrel_cntr[2]_i_1_n_0                                                            | design_1_i/axis_interconnect_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_35_axis_switch_arbiter/areset                                                                                                                                                           |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |               15 |             20 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/addr_i_reg[3]_0[0]                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2_n_0                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             21 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                        |               12 |             22 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |               12 |             23 |         1.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                         |                                                                                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                           |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                       |                                                                                                                                                                                                                                                                               |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                             | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                  |               10 |             26 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                        |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                    |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_1[0]                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0[0]                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_2[0]                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |               10 |             27 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |               12 |             27 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                              |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/sig_mmap_rst_reg_n_reg                                                                                                                              |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_0_in8_in                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                             | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                              |               10 |             29 |         2.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                           |                9 |             30 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                        |                5 |             30 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                             | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                          | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                 |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in0                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                          | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/SR[0]                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/syncstages_ff_reg[3]_5                                                                                                                                                                                                                   |               32 |             32 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                         |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                               |                                                                                                                                                                                                                                                                               |               16 |             33 |         2.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                         | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                   |                                                                                                                                                                                                                                                                               |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                   | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |               12 |             33 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.sts_rden                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                    |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                       |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                            | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                             |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                      |                                                                                                                                                                                                                                                                               |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             34 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               10 |             35 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               10 |             35 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon/s02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                       |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                             |                                                                                                                                                                                                                                                                               |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                  |               12 |             36 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |               12 |             37 |         3.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                    |               13 |             38 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               22 |             38 |         1.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             39 |         7.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             39 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             39 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             40 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               19 |             40 |         2.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             41 |         6.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |               13 |             41 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                9 |             42 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_push_addr_reg1_out                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                    |                6 |             42 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               15 |             43 |         2.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_halt_reg_reg                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                                      |                8 |             44 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             44 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            |                                                                                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[64]_i_1_n_0                                                                           |                                                                                                                                                                                                                                                                               |               15 |             48 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                              |               27 |             57 |         2.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         |                                                                                                                                                                                                                                                                               |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             |                                                                                                                                                                                                                                                                               |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             67 |         4.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               15 |             67 |         4.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               15 |             67 |         4.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                               |               19 |             67 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                              |                                                                                                                                                                                                                                                                               |               17 |             69 |         4.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               12 |             69 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/queue_rden2_new                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                                                 |               16 |             73 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                                                 |               17 |             73 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                              |               17 |             78 |         4.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                                              |               26 |             78 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |               32 |             82 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/queue_rden_new                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[0][0]                                                                                                                                                                                             |               19 |             87 |         4.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[0][0]                                                                                                                                                                                             |               23 |             87 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |              400 |           1159 |         2.90 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


