


module video_out (
    input wire        I_rst_n,

    input wire        I_ddr_clk,
    input wire        I_bus_pause,
    output wire       O_burst_active,
    output wire       O_video_out_rd_busy,  
    input wire        I_video_in_wr_busy,   
    input wire[1:0]   I_video_out_rp,
    output wire       O_ddr_user_rd_en,
    output reg[24:0]  O_ddr_user_addr,
    input wire        I_ddr_user_ready,
    input wire        I_ddr_user_rd_valid,
    input wire[127:0] I_ddr_user_rd_data,

    input wire        I_dsi_clk,
    input wire        I_video_vsync,
    input wire        I_video_rd_en,  
    output reg[23:0]  O_vdieo_data,
    output wire       O_mon_frame_start,
    output wire [1:0] O_mon_bank,
    output wire       O_mon_reset,
    output wire       O_mon_burst,
    output wire [10:0] O_mon_pending,
    output wire       O_mon_underflow
);

    reg         S_fifo_rst;     
    reg[7:0]    S_fifo_rst_cnt;
    wire[8:0]   S_fifo_wr_num;       
    wire        S_fifo_rd_en;        
    wire[127:0] S_fifo_rd_data;      
    reg         S_video_vsync_1d;
    reg         S_video_vsync_2d;
    reg         S_video_vsync_3d;
    wire        S_video_frame_start;   
    wire        S_ddr_rd_trig;       
    reg         S_ddr_rd_valid;      
    reg[9:0]    S_ddr_rd_cnt;        
    reg[3:0]    S_fifo_rd_cnt;       
    reg         S_video_rd_en_1d;
    reg[3:0]    S_fifo_rd_cnt_1d;     
    reg[127:0]  S_fifo_rd_data_1d;    
	wire        S_fifo_emtpy;     
    // A read from an empty async FIFO must never advance the 128->24 bit
    // unpack phase. Once an underflow is seen, blank the remainder of the
    // whole frame and restart the phase at the next frame boundary. This
    // prevents stale FIFO data from being interpreted at the wrong byte
    // offset (the source of the purple/shifted alternating frames).
    reg         S_fifo_underflow_frame;
    // Synchronised copy of the display-frame marker in the DSI domain.  The
    // underflow latch is held for the whole frame and is released only at
    // this boundary; clearing it at every line would allow a bad phase to
    // re-enter midway through the frame.
    reg         S_video_vsync_d1;
    reg         S_video_vsync_d2;
    wire        S_video_frame_start_dsi = S_video_vsync_d1 & ~S_video_vsync_d2;



    localparam IMAGE_BASE_ADDR_0 = 25'd0;
    localparam IMAGE_BASE_ADDR_1 = 25'd7000000;
    localparam IMAGE_BASE_ADDR_2 = 25'd14000000;
    localparam IMAGE_BASE_ADDR_3 = 25'd21000000;


    always @(posedge I_ddr_clk) begin
        S_video_vsync_1d <= I_video_vsync;
        S_video_vsync_2d <=S_video_vsync_1d;
        S_video_vsync_3d <= S_video_vsync_2d;
    end

    assign S_video_frame_start = ~S_video_vsync_3d & S_video_vsync_2d;


    always @(posedge I_ddr_clk or negedge I_rst_n) begin
        if(!I_rst_n)
            S_fifo_rst <= 1'b0;
        else
            if(S_video_frame_start)
                S_fifo_rst <= 1'b1;
            else if(S_fifo_rst_cnt == 'd10)
                S_fifo_rst <= 1'b0;
            else
                S_fifo_rst <= S_fifo_rst;
    end


    always @(posedge I_ddr_clk) begin
        if(S_fifo_rst)
            S_fifo_rst_cnt <= S_fifo_rst_cnt + 'd1;
        else
            S_fifo_rst_cnt <= 'd0;
    end

    /*
        这里需要注意fifo的剩余空间一定要大于将要写入的长度，因为ddr读出的时候会有至少40个时钟周期的延时，
        例如每次从ddr读出240个长度的数据，那么fifo的剩余空间最少要设为280，否则会引起fifo写满丢失数据。
    */
    // Reserve FIFO space as soon as a read is accepted into the shared
    // command queue. Returned FIFO occupancy alone omits queued/in-flight
    // reads and permits several 240-word bursts to overflow this FIFO.
    // Do not clear this count on a display-frame FIFO reset: old DDR
    // responses still own reservations until they actually return.
    reg [10:0] S_ddr_reads_pending;
    wire [10:0] S_fifo_reserved = {2'b0,S_fifo_wr_num} + S_ddr_reads_pending;
    always @(posedge I_ddr_clk or negedge I_rst_n) begin
        if(!I_rst_n) S_ddr_reads_pending <= 11'd0;
        else case({O_ddr_user_rd_en,I_ddr_user_rd_valid})
            2'b10: S_ddr_reads_pending <= S_ddr_reads_pending + 1'b1;
            2'b01: if(S_ddr_reads_pending != 0)
                S_ddr_reads_pending <= S_ddr_reads_pending - 1'b1;
            default: ;
        endcase
    end

    assign O_burst_active = S_ddr_rd_valid;
    assign S_ddr_rd_trig = !I_bus_pause && (S_fifo_reserved <= 11'd211) && (!I_video_in_wr_busy) && (!S_ddr_rd_valid) && (!S_fifo_rst) && I_rst_n ? 1'b1 : 1'b0;

    /*
        fifo的深度是512，实际的深度是510，因此需要注意每次读出的长度避免为256，否则连续两次写入会引起fifo写满，丢失数据
    */
    always @(posedge I_ddr_clk or negedge I_rst_n) begin
        if(!I_rst_n)
            S_ddr_rd_valid <= 1'b0;
        else
			if(O_ddr_user_rd_en && S_ddr_rd_cnt == 'd239)
                S_ddr_rd_valid <= 1'b0;
            else if(S_ddr_rd_trig)
                S_ddr_rd_valid <= 1'b1;
            else
                S_ddr_rd_valid <= S_ddr_rd_valid;
    end

    assign O_ddr_user_rd_en = S_ddr_rd_valid & I_ddr_user_ready;

    always @(posedge I_ddr_clk) begin
        if(S_ddr_rd_valid)
            begin
                if(O_ddr_user_rd_en)
                    S_ddr_rd_cnt <= S_ddr_rd_cnt + 'd1;
                else
                    S_ddr_rd_cnt <= S_ddr_rd_cnt;
            end
        else    
            S_ddr_rd_cnt <= 'd0;
    end


    always @(posedge I_ddr_clk or negedge I_rst_n) begin
        if(!I_rst_n)
            O_ddr_user_addr <= 'd0;
        else
            if(S_video_frame_start)
                begin
                    case(I_video_out_rp)
                        'd0: O_ddr_user_addr <= IMAGE_BASE_ADDR_0;
                        'd1: O_ddr_user_addr <= IMAGE_BASE_ADDR_1;
                        'd2: O_ddr_user_addr <= IMAGE_BASE_ADDR_2;
                        'd3: O_ddr_user_addr <= IMAGE_BASE_ADDR_3;
                    endcase
                end
            else if(O_ddr_user_rd_en)
                O_ddr_user_addr <= O_ddr_user_addr + 'd8;
            else    
                O_ddr_user_addr <= O_ddr_user_addr;
    end

    
    assign O_video_out_rd_busy = S_ddr_rd_trig | S_ddr_rd_valid;


    w128_d512_fifo U_w128_d512_fifo(
        .rst        ( S_fifo_rst          ),   

        .clkw       ( I_ddr_clk           ),     
        .we         ( I_ddr_user_rd_valid ),
        .di         ( I_ddr_user_rd_data  ),
        .wrusedw    ( S_fifo_wr_num       ),
        .afull      (),
        .full_flag  (),
 
        .clkr       ( I_dsi_clk           ),
        .re         ( S_fifo_rd_en        ), 
        .dout       ( S_fifo_rd_data      ),  
        .rdusedw    (), 
        .valid      (),  
        .empty_flag ( S_fifo_emtpy        ),
        .aempty     ()
    );


   always @(posedge I_dsi_clk or negedge I_rst_n) begin
       if(!I_rst_n) begin
           S_video_vsync_d1    <= 1'b0;
           S_video_vsync_d2    <= 1'b0;
       end
       else begin
           S_video_vsync_d1    <= I_video_vsync;
           S_video_vsync_d2    <= S_video_vsync_d1;
       end
   end

   always @(posedge I_dsi_clk or negedge I_rst_n) begin
       if(!I_rst_n) begin
           S_fifo_rd_cnt       <= 'd0;
           S_fifo_underflow_frame <= 1'b0;
       end
       else if(S_video_frame_start_dsi) begin
           // Frame boundary: re-arm the unpacker and clear a previous
           // underflow.  This is deliberately frame-level, rather than
           // line-level, so no partial line can restart with a new phase.
           S_fifo_rd_cnt         <= 'd0;
           S_fifo_underflow_frame <= 1'b0;
       end
       else if(!I_video_rd_en) begin
           // DE low is the line blanking interval.  Reset the phase for the
           // next line, but retain a frame underflow indication until VSYNC.
           S_fifo_rd_cnt         <= 'd0;
       end
       else if(S_fifo_underflow_frame) begin
           // Hold the phase while the rest of a bad line is discarded.
           S_fifo_rd_cnt <= 'd0;
       end
       else begin
           S_fifo_rd_cnt <= S_fifo_rd_cnt + 'd1;
           // A FIFO read is requested only at the first, sixth and eleventh
           // pixel of each 16-pixel/128-bit group.  If the FIFO is empty at
           // one of those points, stop consuming this frame immediately.
           if(((S_fifo_rd_cnt == 'd0) || (S_fifo_rd_cnt == 'd5) ||
               (S_fifo_rd_cnt == 'd10)) && S_fifo_emtpy)
               S_fifo_underflow_frame <= 1'b1;
       end
   end

   assign S_fifo_rd_en = I_video_rd_en && !S_fifo_underflow_frame && !S_fifo_emtpy &&
                         ((S_fifo_rd_cnt == 'd0) ||
                          (S_fifo_rd_cnt == 'd5) ||
                          (S_fifo_rd_cnt == 'd10));

   always @(posedge I_dsi_clk) begin
       S_video_rd_en_1d  <= I_video_rd_en;
       S_fifo_rd_cnt_1d  <= S_fifo_rd_cnt;
       S_fifo_rd_data_1d <= S_fifo_rd_data;
   end

   always @(posedge I_dsi_clk or negedge I_rst_n) begin
       if(!I_rst_n)
           O_vdieo_data <= 24'd0;
       else if(S_video_rd_en_1d && !S_fifo_underflow_frame)
           begin
               case(S_fifo_rd_cnt_1d)
                   'd0: O_vdieo_data  <= S_fifo_rd_data[127:104];
                   'd1: O_vdieo_data  <= S_fifo_rd_data[103:80];
                   'd2: O_vdieo_data  <= S_fifo_rd_data[79:56];
                   'd3: O_vdieo_data  <= S_fifo_rd_data[55:32];
                   'd4: O_vdieo_data  <= S_fifo_rd_data[31:8];
                   'd5: O_vdieo_data  <= {S_fifo_rd_data_1d[7:0],S_fifo_rd_data[127:112]};
                   'd6: O_vdieo_data  <= S_fifo_rd_data[111:88];
                   'd7: O_vdieo_data  <= S_fifo_rd_data[87:64];
                   'd8: O_vdieo_data  <= S_fifo_rd_data[63:40];
                   'd9: O_vdieo_data  <= S_fifo_rd_data[39:16];
                   'd10: O_vdieo_data <= {S_fifo_rd_data_1d[15:0],S_fifo_rd_data[127:120]};
                   'd11: O_vdieo_data <= S_fifo_rd_data[119:96];
                   'd12: O_vdieo_data <= S_fifo_rd_data[95:72];
                   'd13: O_vdieo_data <= S_fifo_rd_data[71:48];
                   'd14: O_vdieo_data <= S_fifo_rd_data[47:24];
                   'd15: O_vdieo_data <= S_fifo_rd_data[23:0];
               endcase
           end
       else
           O_vdieo_data <= 'd0;
   end

    
    // Passive taps sampled on the same edges as the original address/FIFO logic.
    assign O_mon_frame_start = S_video_frame_start;
    assign O_mon_bank = I_video_out_rp;
    assign O_mon_reset = S_fifo_rst;
    assign O_mon_burst = S_ddr_rd_valid;
    assign O_mon_pending = S_ddr_reads_pending;
    assign O_mon_underflow = S_fifo_underflow_frame;

endmodule
