Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Dec  7 15:37:28 2020
| Host         : l2study running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_drc -file fpga_serial_acl_tester_drc_opted.rpt -pb fpga_serial_acl_tester_drc_opted.pb -rpx fpga_serial_acl_tester_drc_opted.rpx
| Design       : fpga_serial_acl_tester
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

