

================================================================
== Vitis HLS Report for 'example_acc'
================================================================
* Date:           Sun Feb 16 00:41:16 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        example_acc
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.181 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       61|       61|  0.610 us|  0.610 us|   60|   60|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |       59|       59|         3|          3|         50|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w1_assign1 = alloca i32 1"   --->   Operation 6 'alloca' 'w1_assign1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w2_assign2 = alloca i32 1"   --->   Operation 7 'alloca' 'w2_assign2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1"   --->   Operation 8 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [../example_acc.cpp:9]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln9 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0" [../example_acc.cpp:9]   --->   Operation 11 'specinterface' 'specinterface_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w1"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w2"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out, void @empty_6, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 2, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty_7, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%w2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w2" [../example_acc.cpp:9]   --->   Operation 22 'read' 'w2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%w1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w1" [../example_acc.cpp:9]   --->   Operation 23 'read' 'w1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln0 = store i5 0, i5 %i3"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln9 = store i32 %w2_read, i32 %w2_assign2" [../example_acc.cpp:9]   --->   Operation 25 'store' 'store_ln9' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln9 = store i32 %w1_read, i32 %w1_assign1" [../example_acc.cpp:9]   --->   Operation 26 'store' 'store_ln9' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.split" [../example_acc.cpp:19]   --->   Operation 27 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%w1_assign1_load = load i32 %w1_assign1" [../example_acc.cpp:21]   --->   Operation 28 'load' 'w1_assign1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.20ns)   --->   "%example_pkt_data = add i32 %w1_assign1_load, i32 1" [../example_acc.cpp:21]   --->   Operation 29 'add' 'example_pkt_data' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [2/2] (0.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data" [../example_acc.cpp:26]   --->   Operation 30 'write' 'write_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln21 = store i32 %example_pkt_data, i32 %w1_assign1" [../example_acc.cpp:21]   --->   Operation 31 'store' 'store_ln21' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.69>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%w2_assign2_load = load i32 %w2_assign2" [../example_acc.cpp:22]   --->   Operation 32 'load' 'w2_assign2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.20ns)   --->   "%example_pkt_data_1 = add i32 %w2_assign2_load, i32 2" [../example_acc.cpp:22]   --->   Operation 33 'add' 'example_pkt_data_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data" [../example_acc.cpp:26]   --->   Operation 34 'write' 'write_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data_1" [../example_acc.cpp:30]   --->   Operation 35 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %example_pkt_data_1, i32 %w2_assign2" [../example_acc.cpp:22]   --->   Operation 36 'store' 'store_ln22' <Predicate = true> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.36>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%i3_load = load i5 %i3" [../example_acc.cpp:19]   --->   Operation 37 'load' 'i3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 50, i32 0, i32 0, i32 0, void @empty_3" [../example_acc.cpp:20]   --->   Operation 38 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20" [../example_acc.cpp:19]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../example_acc.cpp:19]   --->   Operation 40 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_hs.volatile.p0i32, i32 %data_out, i32 %example_pkt_data_1" [../example_acc.cpp:30]   --->   Operation 41 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.87ns)   --->   "%i = add i5 %i3_load, i5 1" [../example_acc.cpp:19]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.87ns)   --->   "%icmp_ln19 = icmp_eq  i5 %i3_load, i5 19" [../example_acc.cpp:19]   --->   Operation 43 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln19 = store i5 %i, i5 %i3" [../example_acc.cpp:19]   --->   Operation 44 'store' 'store_ln19' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.split, void %for.end" [../example_acc.cpp:19]   --->   Operation 45 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.48ns)   --->   "%ret_ln33 = ret i32 0" [../example_acc.cpp:33]   --->   Operation 46 'ret' 'ret_ln33' <Predicate = (icmp_ln19)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 2.181ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln9', ../example_acc.cpp:9) of variable 'w1_read', ../example_acc.cpp:9 on local variable 'w1_assign1' [25]  (0.489 ns)
	'load' operation 32 bit ('w1_assign1_load', ../example_acc.cpp:21) on local variable 'w1_assign1' [28]  (0.000 ns)
	'add' operation 32 bit ('example_pkt.data', ../example_acc.cpp:21) [34]  (1.203 ns)
	'store' operation 0 bit ('store_ln21', ../example_acc.cpp:21) of variable 'example_pkt.data', ../example_acc.cpp:21 on local variable 'w1_assign1' [42]  (0.489 ns)

 <State 2>: 1.692ns
The critical path consists of the following:
	'load' operation 32 bit ('w2_assign2_load', ../example_acc.cpp:22) on local variable 'w2_assign2' [29]  (0.000 ns)
	'add' operation 32 bit ('example_pkt.data', ../example_acc.cpp:22) [35]  (1.203 ns)
	'store' operation 0 bit ('store_ln22', ../example_acc.cpp:22) of variable 'example_pkt.data', ../example_acc.cpp:22 on local variable 'w2_assign2' [41]  (0.489 ns)

 <State 3>: 1.367ns
The critical path consists of the following:
	'load' operation 5 bit ('i3_load', ../example_acc.cpp:19) on local variable 'i3' [30]  (0.000 ns)
	'add' operation 5 bit ('i', ../example_acc.cpp:19) [38]  (0.878 ns)
	'store' operation 0 bit ('store_ln19', ../example_acc.cpp:19) of variable 'i', ../example_acc.cpp:19 on local variable 'i3' [40]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
