# system info DespertadorCPU_tb on 2024.08.13.14:27:16
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1723580799
#
#
# Files generated for DespertadorCPU_tb on 2024.08.13.14:27:16
files:
filepath,kind,attributes,module,is_top
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/DespertadorCPU_tb.v,VERILOG,,DespertadorCPU_tb,true
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU.v,VERILOG,,DespertadorCPU,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_btnapagar.v,VERILOG,,DespertadorCPU_btnapagar,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_buzzer.v,VERILOG,,DespertadorCPU_buzzer,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu.v,VERILOG,,DespertadorCPU_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_hora1.v,VERILOG,,DespertadorCPU_hora1,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_jtag_uart_0.v,VERILOG,,DespertadorCPU_jtag_uart_0,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_memory.hex,HEX,,DespertadorCPU_memory,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_memory.v,VERILOG,,DespertadorCPU_memory,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_timer_0.v,VERILOG,,DespertadorCPU_timer_0,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0.v,VERILOG,,DespertadorCPU_mm_interconnect_0,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_irq_mapper.sv,SYSTEM_VERILOG,,DespertadorCPU_irq_mapper,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu.sdc,SDC,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu.v,VERILOG,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu_debug_slave_sysclk.v,VERILOG,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu_debug_slave_tck.v,VERILOG,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu_debug_slave_wrapper.v,VERILOG,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu_nios2_waves.do,OTHER,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu_ociram_default_contents.dat,DAT,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu_ociram_default_contents.hex,HEX,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu_ociram_default_contents.mif,MIF,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu_rf_ram_a.dat,DAT,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu_rf_ram_a.hex,HEX,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu_rf_ram_a.mif,MIF,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu_rf_ram_b.dat,DAT,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu_rf_ram_b.hex,HEX,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu_rf_ram_b.mif,MIF,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_cpu_cpu_test_bench.v,VERILOG,,DespertadorCPU_cpu_cpu,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_router,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_router_001,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_router_002,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_router_005,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_cmd_demux,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_cmd_demux_001,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_cmd_mux,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_cmd_mux,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_cmd_mux_003,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_cmd_mux_003,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_rsp_demux,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_rsp_demux_003,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_rsp_mux,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_rsp_mux,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_rsp_mux_001,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_rsp_mux_001,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,DespertadorCPU_mm_interconnect_0_avalon_st_adapter,false
DespertadorCPU/testbench/DespertadorCPU_tb/simulation/submodules/DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
DespertadorCPU_tb.DespertadorCPU_inst,DespertadorCPU
DespertadorCPU_tb.DespertadorCPU_inst.btnapagar,DespertadorCPU_btnapagar
DespertadorCPU_tb.DespertadorCPU_inst.btnhora,DespertadorCPU_btnapagar
DespertadorCPU_tb.DespertadorCPU_inst.btnmin,DespertadorCPU_btnapagar
DespertadorCPU_tb.DespertadorCPU_inst.swinicio,DespertadorCPU_btnapagar
DespertadorCPU_tb.DespertadorCPU_inst.swmodo,DespertadorCPU_btnapagar
DespertadorCPU_tb.DespertadorCPU_inst.buzzer,DespertadorCPU_buzzer
DespertadorCPU_tb.DespertadorCPU_inst.cpu,DespertadorCPU_cpu
DespertadorCPU_tb.DespertadorCPU_inst.cpu.cpu,DespertadorCPU_cpu_cpu
DespertadorCPU_tb.DespertadorCPU_inst.hora1,DespertadorCPU_hora1
DespertadorCPU_tb.DespertadorCPU_inst.hora2,DespertadorCPU_hora1
DespertadorCPU_tb.DespertadorCPU_inst.min1,DespertadorCPU_hora1
DespertadorCPU_tb.DespertadorCPU_inst.min2,DespertadorCPU_hora1
DespertadorCPU_tb.DespertadorCPU_inst.jtag_uart_0,DespertadorCPU_jtag_uart_0
DespertadorCPU_tb.DespertadorCPU_inst.memory,DespertadorCPU_memory
DespertadorCPU_tb.DespertadorCPU_inst.timer_0,DespertadorCPU_timer_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0,DespertadorCPU_mm_interconnect_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.memory_s1_translator,altera_merlin_slave_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.hora1_s1_translator,altera_merlin_slave_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.hora2_s1_translator,altera_merlin_slave_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.min1_s1_translator,altera_merlin_slave_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.min2_s1_translator,altera_merlin_slave_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.btnhora_s1_translator,altera_merlin_slave_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.btnmin_s1_translator,altera_merlin_slave_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.btnapagar_s1_translator,altera_merlin_slave_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.swmodo_s1_translator,altera_merlin_slave_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.buzzer_s1_translator,altera_merlin_slave_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.swinicio_s1_translator,altera_merlin_slave_translator
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.memory_s1_agent,altera_merlin_slave_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.hora1_s1_agent,altera_merlin_slave_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.hora2_s1_agent,altera_merlin_slave_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.min1_s1_agent,altera_merlin_slave_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.min2_s1_agent,altera_merlin_slave_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.btnhora_s1_agent,altera_merlin_slave_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.btnmin_s1_agent,altera_merlin_slave_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.btnapagar_s1_agent,altera_merlin_slave_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.swmodo_s1_agent,altera_merlin_slave_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.buzzer_s1_agent,altera_merlin_slave_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.swinicio_s1_agent,altera_merlin_slave_agent
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.hora1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.hora2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.min1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.min2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.btnhora_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.btnmin_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.btnapagar_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.swmodo_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.buzzer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.swinicio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router,DespertadorCPU_mm_interconnect_0_router
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_001,DespertadorCPU_mm_interconnect_0_router_001
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_002,DespertadorCPU_mm_interconnect_0_router_002
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_003,DespertadorCPU_mm_interconnect_0_router_002
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_004,DespertadorCPU_mm_interconnect_0_router_002
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_005,DespertadorCPU_mm_interconnect_0_router_005
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_006,DespertadorCPU_mm_interconnect_0_router_005
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_007,DespertadorCPU_mm_interconnect_0_router_005
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_008,DespertadorCPU_mm_interconnect_0_router_005
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_009,DespertadorCPU_mm_interconnect_0_router_005
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_010,DespertadorCPU_mm_interconnect_0_router_005
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_011,DespertadorCPU_mm_interconnect_0_router_005
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_012,DespertadorCPU_mm_interconnect_0_router_005
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_013,DespertadorCPU_mm_interconnect_0_router_005
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_014,DespertadorCPU_mm_interconnect_0_router_005
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.router_015,DespertadorCPU_mm_interconnect_0_router_005
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_demux,DespertadorCPU_mm_interconnect_0_cmd_demux
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_demux_001,DespertadorCPU_mm_interconnect_0_cmd_demux_001
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_mux,DespertadorCPU_mm_interconnect_0_cmd_mux
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_mux_001,DespertadorCPU_mm_interconnect_0_cmd_mux
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_mux_002,DespertadorCPU_mm_interconnect_0_cmd_mux
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_mux_003,DespertadorCPU_mm_interconnect_0_cmd_mux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_mux_004,DespertadorCPU_mm_interconnect_0_cmd_mux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_mux_005,DespertadorCPU_mm_interconnect_0_cmd_mux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_mux_006,DespertadorCPU_mm_interconnect_0_cmd_mux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_mux_007,DespertadorCPU_mm_interconnect_0_cmd_mux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_mux_008,DespertadorCPU_mm_interconnect_0_cmd_mux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_mux_009,DespertadorCPU_mm_interconnect_0_cmd_mux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_mux_010,DespertadorCPU_mm_interconnect_0_cmd_mux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_mux_011,DespertadorCPU_mm_interconnect_0_cmd_mux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_mux_012,DespertadorCPU_mm_interconnect_0_cmd_mux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.cmd_mux_013,DespertadorCPU_mm_interconnect_0_cmd_mux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_demux,DespertadorCPU_mm_interconnect_0_rsp_demux
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_demux_001,DespertadorCPU_mm_interconnect_0_rsp_demux
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_demux_002,DespertadorCPU_mm_interconnect_0_rsp_demux
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_demux_003,DespertadorCPU_mm_interconnect_0_rsp_demux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_demux_004,DespertadorCPU_mm_interconnect_0_rsp_demux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_demux_005,DespertadorCPU_mm_interconnect_0_rsp_demux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_demux_006,DespertadorCPU_mm_interconnect_0_rsp_demux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_demux_007,DespertadorCPU_mm_interconnect_0_rsp_demux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_demux_008,DespertadorCPU_mm_interconnect_0_rsp_demux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_demux_009,DespertadorCPU_mm_interconnect_0_rsp_demux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_demux_010,DespertadorCPU_mm_interconnect_0_rsp_demux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_demux_011,DespertadorCPU_mm_interconnect_0_rsp_demux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_demux_012,DespertadorCPU_mm_interconnect_0_rsp_demux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_demux_013,DespertadorCPU_mm_interconnect_0_rsp_demux_003
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_mux,DespertadorCPU_mm_interconnect_0_rsp_mux
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.rsp_mux_001,DespertadorCPU_mm_interconnect_0_rsp_mux_001
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter,DespertadorCPU_mm_interconnect_0_avalon_st_adapter
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_001,DespertadorCPU_mm_interconnect_0_avalon_st_adapter
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_002,DespertadorCPU_mm_interconnect_0_avalon_st_adapter
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_003,DespertadorCPU_mm_interconnect_0_avalon_st_adapter
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_004,DespertadorCPU_mm_interconnect_0_avalon_st_adapter
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_005,DespertadorCPU_mm_interconnect_0_avalon_st_adapter
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_006,DespertadorCPU_mm_interconnect_0_avalon_st_adapter
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_007,DespertadorCPU_mm_interconnect_0_avalon_st_adapter
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_008,DespertadorCPU_mm_interconnect_0_avalon_st_adapter
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_009,DespertadorCPU_mm_interconnect_0_avalon_st_adapter
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_010,DespertadorCPU_mm_interconnect_0_avalon_st_adapter
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_011,DespertadorCPU_mm_interconnect_0_avalon_st_adapter
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_012,DespertadorCPU_mm_interconnect_0_avalon_st_adapter
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_013,DespertadorCPU_mm_interconnect_0_avalon_st_adapter
DespertadorCPU_tb.DespertadorCPU_inst.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,DespertadorCPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DespertadorCPU_tb.DespertadorCPU_inst.irq_mapper,DespertadorCPU_irq_mapper
DespertadorCPU_tb.DespertadorCPU_inst.rst_controller,altera_reset_controller
DespertadorCPU_tb.DespertadorCPU_inst_btnapagar_bfm,altera_conduit_bfm
DespertadorCPU_tb.DespertadorCPU_inst_btnhora_bfm,altera_conduit_bfm
DespertadorCPU_tb.DespertadorCPU_inst_btnmin_bfm,altera_conduit_bfm
DespertadorCPU_tb.DespertadorCPU_inst_swinicio_bfm,altera_conduit_bfm
DespertadorCPU_tb.DespertadorCPU_inst_swmodo_bfm,altera_conduit_bfm
DespertadorCPU_tb.DespertadorCPU_inst_buzzer_bfm,altera_conduit_bfm_0002
DespertadorCPU_tb.DespertadorCPU_inst_clk_bfm,altera_avalon_clock_source
DespertadorCPU_tb.DespertadorCPU_inst_hora1_bfm,altera_conduit_bfm_0003
DespertadorCPU_tb.DespertadorCPU_inst_hora2_bfm,altera_conduit_bfm_0003
DespertadorCPU_tb.DespertadorCPU_inst_min1_bfm,altera_conduit_bfm_0003
DespertadorCPU_tb.DespertadorCPU_inst_min2_bfm,altera_conduit_bfm_0003
DespertadorCPU_tb.DespertadorCPU_inst_reset_bfm,altera_avalon_reset_source
