onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -format Literal /Fpga_top_test/clk_period
add wave -noupdate -format Literal /Fpga_top_test/jtag_clk_period
add wave -noupdate -format Logic /Fpga_top_test/clk
add wave -noupdate -format Logic /Fpga_top_test/resetb
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/O
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/O
add wave -noupdate -format Logic /Fpga_top_test/status_led
add wave -noupdate -format Literal /Fpga_top_test/gpled
add wave -noupdate -format Logic /Fpga_top_test/jtag/tms
add wave -noupdate -format Logic /Fpga_top_test/jtag/tdo
add wave -noupdate -format Logic /Fpga_top_test/jtag/tdi
add wave -noupdate -format Logic /Fpga_top_test/jtag/tck
add wave -noupdate -format Literal -radix symbolic {/Fpga_top_test/uut/\imem/RAMB36_inst /addral_in}
add wave -noupdate -format Literal -radix symbolic {/Fpga_top_test/uut/\imem/RAMB36_inst /addrbl_in}
add wave -noupdate -format Literal -radix hexadecimal {/Fpga_top_test/uut/\imem/RAMB36_inst /doa_out}
add wave -noupdate -format Literal -radix hexadecimal {/Fpga_top_test/uut/\dmem/RAMB36_inst /doa_out}
add wave -noupdate -format Literal -radix hexadecimal {/Fpga_top_test/uut/\dmem/RAMB36_inst /dob_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/decode/if_hold4 /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.ra_write[4] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.rt_write[3] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.rt_write[2] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.rt_write[1] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.rt_write[0] /O}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /INIT}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /LOC}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /Q}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /Q15}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /A0}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /A1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /A2}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /A3}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /CE}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /CLK}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /data}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /addr}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /CLK_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /D_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /CE_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/write_back_ctrl/wb_src_cr_read_5_pcore.write_back_ctrl.wb_gpr_dest_alu_read_1 /notifier}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /DOA_REG}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /DOB_REG}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_00}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_01}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_02}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_03}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_04}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_05}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_06}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_07}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_08}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_09}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_0A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_0B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_0C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_0D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_0E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INITP_0F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_00}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_01}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_02}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_03}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_04}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_05}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_06}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_07}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_08}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_09}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_0A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_0B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_0C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_0D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_0E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_0F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_10}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_11}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_12}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_13}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_14}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_15}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_16}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_17}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_18}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_19}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_1A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_1B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_1C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_1D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_1E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_1F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_20}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_21}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_22}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_23}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_24}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_25}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_26}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_27}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_28}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_29}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_2A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_2B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_2C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_2D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_2E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_2F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_30}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_31}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_32}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_33}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_34}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_35}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_36}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_37}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_38}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_39}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_3A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_3B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_3C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_3D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_3E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_3F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_40}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_41}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_42}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_43}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_44}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_45}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_46}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_47}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_48}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_49}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_4A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_4B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_4C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_4D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_4E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_4F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_50}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_51}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_52}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_53}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_54}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_55}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_56}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_57}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_58}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_59}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_5A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_5B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_5C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_5D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_5E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_5F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_60}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_61}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_62}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_63}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_64}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_65}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_66}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_67}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_68}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_69}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_6A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_6B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_6C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_6D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_6E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_6F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_70}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_71}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_72}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_73}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_74}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_75}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_76}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_77}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_78}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_79}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_7A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_7B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_7C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_7D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_7E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_7F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INIT_FILE}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /LOC}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /RAM_EXTENSION_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /RAM_EXTENSION_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /READ_WIDTH_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /READ_WIDTH_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /SETUP_ALL}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /SETUP_READ_FIRST}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /SIM_COLLISION_CHECK}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /SRVAL_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /SRVAL_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /WRITE_MODE_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /WRITE_MODE_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /WRITE_WIDTH_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /WRITE_WIDTH_B}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /CASCADEOUTLATA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /CASCADEOUTLATB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /CASCADEOUTREGA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /CASCADEOUTREGB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /DOA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /DOB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /DOPA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /DOPB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /ADDRAU}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /ADDRBU}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /ADDRAL}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /ADDRBL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /CASCADEINLATA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /CASCADEINLATB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /CASCADEINREGA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /CASCADEINREGB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /CLKAL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /CLKAU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /CLKBL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /CLKBU}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /DIA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /DIB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /DIPA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /DIPB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /ENAL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /ENAU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /ENBL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /ENBU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /REGCEAL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /REGCEAU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /REGCEBL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /REGCEBU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /REGCLKAL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /REGCLKAU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /REGCLKBL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /REGCLKBU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /SSRAL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /SSRAU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /SSRBL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /SSRBU}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /WEAL}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /WEAU}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /WEBL}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /WEBU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /GSR}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /weal_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /webl_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /dangle_out8}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /dangle_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /dangle_out4}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /dipa_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /dipb_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /dopa_wire}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /dopb_wire}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /dangle_out32}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /dia_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /dib_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /doa_wire}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /dob_wire}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /cascadeoutlata_wire}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /cascadeoutrega_wire}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /cascadeoutlatb_wire}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /cascadeoutregb_wire}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /clkal_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /clkbl_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /regclkal_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /regclkbl_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /enal_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /enbl_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /regceal_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /regcebl_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /ssral_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /ssrbl_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /cascadeinlata_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /cascadeinlatb_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /cascadeinrega_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /cascadeinregb_in}
add wave -noupdate -format Literal -radix hexadecimal {/Fpga_top_test/uut/\imem/RAMB36_inst /dob_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /dopa_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /dopb_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /cascadeoutlata_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /cascadeoutrega_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /cascadeoutlatb_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /cascadeoutregb_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_a}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_b}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra0}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra2}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra3}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra4}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra5}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra6}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra7}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra8}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra9}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra10}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra11}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra12}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra13}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra14}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addra15}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb0}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb2}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb3}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb4}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb5}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb6}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb7}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb8}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb9}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb10}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb11}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb12}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb13}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb14}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /notifier_addrb15}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /dia0_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /dia1_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /dia2_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /dia3_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /dib0_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /dib1_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /dib2_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /dib3_enable}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /task_warn_msg/addr_str}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /task_warn_msg/clk_str}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/DOA_REG}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/DOB_REG}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/EN_ECC_READ}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/EN_ECC_SCRUB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/EN_ECC_WRITE}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/RAM_EXTENSION_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/RAM_EXTENSION_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/READ_WIDTH_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/READ_WIDTH_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/SETUP_ALL}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/SETUP_READ_FIRST}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/SIM_COLLISION_CHECK}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/SRVAL_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/SRVAL_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/WRITE_MODE_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/WRITE_MODE_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/WRITE_WIDTH_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/WRITE_WIDTH_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_FILE}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_00}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_01}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_02}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_03}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_04}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_05}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_06}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_07}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_08}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_09}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_0A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_0B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_0C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_0D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_0E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_0F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_10}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_11}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_12}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_13}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_14}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_15}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_16}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_17}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_18}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_19}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_1A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_1B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_1C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_1D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_1E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_1F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_20}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_21}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_22}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_23}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_24}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_25}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_26}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_27}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_28}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_29}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_2A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_2B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_2C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_2D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_2E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_2F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_30}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_31}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_32}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_33}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_34}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_35}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_36}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_37}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_38}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_39}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_3A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_3B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_3C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_3D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_3E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_3F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_40}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_41}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_42}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_43}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_44}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_45}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_46}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_47}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_48}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_49}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_4A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_4B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_4C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_4D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_4E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_4F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_50}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_51}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_52}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_53}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_54}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_55}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_56}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_57}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_58}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_59}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_5A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_5B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_5C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_5D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_5E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_5F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_60}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_61}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_62}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_63}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_64}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_65}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_66}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_67}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_68}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_69}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_6A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_6B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_6C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_6D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_6E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_6F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_70}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_71}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_72}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_73}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_74}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_75}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_76}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_77}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_78}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_79}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_7A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_7B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_7C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_7D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_7E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INIT_7F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_00}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_01}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_02}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_03}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_04}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_05}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_06}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_07}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_08}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_09}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_0A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_0B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_0C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_0D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_0E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/INITP_0F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/BRAM_MODE}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/BRAM_SIZE}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/widest_width}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/wa_width}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/wb_width}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/wa_widthp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/wb_widthp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/ra_width}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/rb_width}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/ra_widthp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/rb_widthp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/col_addr_lsb}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/width}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/widthp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/r_addra_lbit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/r_addrb_lbit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addra_lbit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addrb_lbit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addra_bit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/r_addra_bit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addrb_bit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/r_addrb_bit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addra_bit_8}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addra_bit_16}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addra_bit_32}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/r_addra_bit_8}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/r_addra_bit_16}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/r_addra_bit_32}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addrb_bit_8}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addrb_bit_16}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addrb_bit_32}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/r_addrb_bit_8}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/r_addrb_bit_16}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/r_addrb_bit_32}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/mem_size1}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/mem_size2}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/mem_size4}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/mem_size9}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/mem_size18}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/mem_size36}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/mem_size72}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/mem_depth}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/memp_depth}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/CASCADEOUTLATA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/CASCADEOUTREGA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/CASCADEOUTLATB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/CASCADEOUTREGB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/SBITERR}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/DBITERR}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/DOA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/DOB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/DOPA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/DOPB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/ECCPARITY}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/ENA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/CLKA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/REGCLKA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/SSRA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/CASCADEINLATA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/CASCADEINREGA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/REGCEA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/ENB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/CLKB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/REGCLKB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/SSRB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/CASCADEINLATB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/CASCADEINREGB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/REGCEB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/GSR}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/ADDRA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/ADDRB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/DIA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/DIB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/DIPA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/DIPB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/WEA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/WEB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/tmp_mem}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/mem}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/memp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/count}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/countp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/init_mult}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/initp_mult}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/large_width}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/count1}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/countp1}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/i}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/i1}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/i_p}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/i_mem}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/init_offset}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/initp_offset}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addra_in_15_reg_bram}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addrb_in_15_reg_bram}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addra_in_15_reg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addrb_in_15_reg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addra_in_15_reg1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addrb_in_15_reg1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/junk1}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/wr_mode_a}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/wr_mode_b}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/cascade_a}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/cascade_b}
add wave -noupdate -format Literal -radix hexadecimal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/doa_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/doa_buf}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/doa_outreg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/doa_out_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dob_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dob_buf}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dob_outreg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dob_out_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dopb_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dopb_buf}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dopb_outreg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dopb_out_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dopa_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dopa_buf}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dopa_outreg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dopa_out_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/doa_out_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/doa_outreg_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dopa_out_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dopa_outreg_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dob_out_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dob_outreg_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dopb_out_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dopb_outreg_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/eccparity_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dopr_ecc}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/syndrome}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dipb_in_ecc}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/ecc_bit_position}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dip_ecc}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dip_ecc_col}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dipa_in_ecc_corrected}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dia_in_ecc_corrected}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/di_x}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dbiterr_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/sbiterr_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dbiterr_outreg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/sbiterr_outreg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dbiterr_out_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/sbiterr_out_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/wea_reg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/enb_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/out_a}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/out_b}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/junk}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/web_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/web_tmp}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/outp_a}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/outp_b}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/junkp}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/rising_clka}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/rising_clkb}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addra_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addrb_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addra_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addrb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dia_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dib_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dipa_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dipb_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/viol_type}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/seq}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addr_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/we_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/viol_time}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/col_wr_wr_msg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/col_wra_rdb_msg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/col_wrb_rda_msg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/no_col}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addr_col}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/curr_time}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/prev_time}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dib_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dia_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addra_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/addrb_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/clka_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/clkb_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/regclka_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/regclkb_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dipb_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/dipa_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/ena_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/enb_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/gsr_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/regcea_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/regceb_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/ssra_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/ssrb_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/wea_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/web_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/cascadeinlata_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/cascadeinlatb_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/cascadeinrega_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/cascadeinregb_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/temp_wire}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_ram/we}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_ram/di}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_ram/dip}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_ram/mem_task}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_ram/memp_task}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_ram_col/we_o}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_ram_col/we}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_ram_col/di}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_ram_col/dip}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_ram_col/mem_task}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_ram_col/memp_task}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_ram_col/i}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_x_buf/wr_rd_mode}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_x_buf/do_uindex}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_x_buf/do_lindex}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_x_buf/dop_index}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_x_buf/do_ltmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_x_buf/do_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_x_buf/dop_ltmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_x_buf/dop_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_x_buf/i}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_wr_ram_a/seq}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_wr_ram_a/web_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_wr_ram_a/wea_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_wr_ram_a/dia_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_wr_ram_a/dipa_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_wr_ram_a/addrb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_wr_ram_a/addra_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_wr_ram_b/seq}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_wr_ram_b/wea_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_wr_ram_b/web_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_wr_ram_b/dib_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_wr_ram_b/dipb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_wr_ram_b/addra_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_wr_ram_b/addrb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_wr_ram_a/wea_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_wr_ram_a/dia_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_wr_ram_a/dipa_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_wr_ram_a/addra_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_wr_ram_b/web_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_wr_ram_b/dib_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_wr_ram_b/dipb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_wr_ram_b/addrb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/seq}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/web_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/wea_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/addra_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/doa_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/dopa_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/doa_ltmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/dopa_ltmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/seq}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/wea_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/web_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/addrb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/dob_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/dopb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/dob_ltmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/dopb_ltmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_rd_ram_a/addra_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_rd_ram_a/doa_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_rd_ram_a/dopa_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_rd_ram_b/addrb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_rd_ram_b/dob_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_rd_ram_b/dopb_tmp}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/chk_for_col_msg/wea_tmp}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/chk_for_col_msg/web_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/chk_for_col_msg/addra_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/chk_for_col_msg/addrb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_ecc_read/do_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_ecc_read/dop_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_ecc_read/addr_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_ecc_read/task_ecc_bit_position}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_ecc_read/task_dopr_ecc}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_ecc_read/task_syndrome}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_ecc_read/task_di_in_ecc_corrected}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/task_col_ecc_read/task_dip_in_ecc_corrected}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/fn_dip_ecc/fn_dip_ecc}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/fn_dip_ecc/encode}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/fn_dip_ecc/di_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\imem/RAMB36_inst /INT_RAMB/fn_dip_ecc/dip_in}
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/O
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/CE
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/CLK
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/I
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/RST
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/SET
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/GSR
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/ni
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/ngsr
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/nrst
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/nset
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/in_out
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/in_clk_enable
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/ce_clk_enable
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/rst_clk_enable
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/set_clk_enable
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/in_clk_enable1
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/ce_clk_enable1
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/rst_clk_enable1
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/set_clk_enable1
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/o_out
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/notifier
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/notifier1
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/o_reg
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/rst_int
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/set_int
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/I_dly
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/CLK_dly
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/CE_dly
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/RST_dly
add wave -noupdate -format Logic /Fpga_top_test/uut/ctrl_reg/SET_dly
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/O
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/CE
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/CLK
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/I
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/RST
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/SET
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/GSR
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/ni
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/ngsr
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/nrst
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/nset
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/in_out
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/in_clk_enable
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/ce_clk_enable
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/rst_clk_enable
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/set_clk_enable
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/in_clk_enable1
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/ce_clk_enable1
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/rst_clk_enable1
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/set_clk_enable1
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/o_out
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/notifier
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/notifier1
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/o_reg
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/rst_int
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/set_int
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/I_dly
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/CLK_dly
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/CE_dly
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/RST_dly
add wave -noupdate -format Logic /Fpga_top_test/uut/core_reset/SET_dly
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/O
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/CE
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/CLK
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/I
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/RST
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/SET
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/GSR
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/ni
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/ngsr
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/nrst
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/nset
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/in_out
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/in_clk_enable
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/ce_clk_enable
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/rst_clk_enable
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/set_clk_enable
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/in_clk_enable1
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/ce_clk_enable1
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/rst_clk_enable1
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/set_clk_enable1
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/o_out
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/notifier
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/notifier1
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/o_reg
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/rst_int
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/set_int
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/I_dly
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/CLK_dly
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/CE_dly
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/RST_dly
add wave -noupdate -format Logic /Fpga_top_test/uut/reset/SET_dly
add wave -noupdate -format Literal {/Fpga_top_test/uut/\jtag_imem_scan/BSCAN_VIRTEX5_inst /JTAG_CHAIN}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\jtag_imem_scan/BSCAN_VIRTEX5_inst /LOC}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_imem_scan/BSCAN_VIRTEX5_inst /CAPTURE}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_imem_scan/BSCAN_VIRTEX5_inst /DRCK}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_imem_scan/BSCAN_VIRTEX5_inst /RESET}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_imem_scan/BSCAN_VIRTEX5_inst /SEL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_imem_scan/BSCAN_VIRTEX5_inst /SHIFT}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_imem_scan/BSCAN_VIRTEX5_inst /TDI}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_imem_scan/BSCAN_VIRTEX5_inst /UPDATE}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_imem_scan/BSCAN_VIRTEX5_inst /TDO}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_imem_scan/BSCAN_VIRTEX5_inst /SEL_zd}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\jtag_dmem_scan/BSCAN_VIRTEX5_inst /JTAG_CHAIN}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\jtag_dmem_scan/BSCAN_VIRTEX5_inst /LOC}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_dmem_scan/BSCAN_VIRTEX5_inst /CAPTURE}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_dmem_scan/BSCAN_VIRTEX5_inst /DRCK}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_dmem_scan/BSCAN_VIRTEX5_inst /RESET}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_dmem_scan/BSCAN_VIRTEX5_inst /SEL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_dmem_scan/BSCAN_VIRTEX5_inst /SHIFT}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_dmem_scan/BSCAN_VIRTEX5_inst /TDI}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_dmem_scan/BSCAN_VIRTEX5_inst /UPDATE}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_dmem_scan/BSCAN_VIRTEX5_inst /TDO}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_dmem_scan/BSCAN_VIRTEX5_inst /SEL_zd}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\jtag_ctrl_scan/BSCAN_VIRTEX5_inst /JTAG_CHAIN}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\jtag_ctrl_scan/BSCAN_VIRTEX5_inst /LOC}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_ctrl_scan/BSCAN_VIRTEX5_inst /CAPTURE}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_ctrl_scan/BSCAN_VIRTEX5_inst /DRCK}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_ctrl_scan/BSCAN_VIRTEX5_inst /RESET}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_ctrl_scan/BSCAN_VIRTEX5_inst /SEL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_ctrl_scan/BSCAN_VIRTEX5_inst /SHIFT}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_ctrl_scan/BSCAN_VIRTEX5_inst /TDI}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_ctrl_scan/BSCAN_VIRTEX5_inst /UPDATE}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_ctrl_scan/BSCAN_VIRTEX5_inst /TDO}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\jtag_ctrl_scan/BSCAN_VIRTEX5_inst /SEL_zd}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /DOA_REG}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /DOB_REG}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_00}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_01}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_02}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_03}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_04}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_05}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_06}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_07}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_08}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_09}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_0A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_0B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_0C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_0D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_0E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INITP_0F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_00}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_01}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_02}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_03}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_04}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_05}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_06}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_07}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_08}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_09}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_0A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_0B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_0C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_0D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_0E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_0F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_10}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_11}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_12}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_13}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_14}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_15}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_16}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_17}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_18}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_19}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_1A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_1B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_1C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_1D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_1E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_1F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_20}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_21}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_22}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_23}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_24}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_25}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_26}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_27}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_28}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_29}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_2A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_2B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_2C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_2D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_2E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_2F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_30}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_31}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_32}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_33}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_34}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_35}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_36}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_37}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_38}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_39}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_3A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_3B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_3C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_3D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_3E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_3F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_40}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_41}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_42}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_43}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_44}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_45}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_46}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_47}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_48}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_49}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_4A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_4B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_4C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_4D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_4E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_4F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_50}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_51}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_52}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_53}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_54}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_55}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_56}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_57}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_58}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_59}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_5A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_5B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_5C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_5D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_5E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_5F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_60}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_61}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_62}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_63}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_64}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_65}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_66}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_67}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_68}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_69}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_6A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_6B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_6C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_6D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_6E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_6F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_70}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_71}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_72}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_73}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_74}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_75}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_76}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_77}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_78}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_79}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_7A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_7B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_7C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_7D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_7E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_7F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INIT_FILE}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /LOC}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /RAM_EXTENSION_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /RAM_EXTENSION_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /READ_WIDTH_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /READ_WIDTH_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /SETUP_ALL}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /SETUP_READ_FIRST}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /SIM_COLLISION_CHECK}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /SRVAL_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /SRVAL_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /WRITE_MODE_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /WRITE_MODE_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /WRITE_WIDTH_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /WRITE_WIDTH_B}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /CASCADEOUTLATA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /CASCADEOUTLATB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /CASCADEOUTREGA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /CASCADEOUTREGB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /DOA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /DOB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /DOPA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /DOPB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /ADDRAU}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /ADDRBU}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /ADDRAL}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /ADDRBL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /CASCADEINLATA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /CASCADEINLATB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /CASCADEINREGA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /CASCADEINREGB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /CLKAL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /CLKAU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /CLKBL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /CLKBU}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /DIA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /DIB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /DIPA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /DIPB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /ENAL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /ENAU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /ENBL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /ENBU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /REGCEAL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /REGCEAU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /REGCEBL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /REGCEBU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /REGCLKAL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /REGCLKAU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /REGCLKBL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /REGCLKBU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /SSRAL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /SSRAU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /SSRBL}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /SSRBU}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /WEAL}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /WEAU}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /WEBL}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /WEBU}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /GSR}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /weal_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /webl_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /dangle_out8}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /dangle_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /dangle_out4}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /dipa_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /dipb_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /dopa_wire}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /dopb_wire}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /dangle_out32}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /dia_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /dib_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /doa_wire}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /dob_wire}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /addral_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /addrbl_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /cascadeoutlata_wire}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /cascadeoutrega_wire}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /cascadeoutlatb_wire}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /cascadeoutregb_wire}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /clkal_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /clkbl_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /regclkal_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /regclkbl_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /enal_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /enbl_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /regceal_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /regcebl_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /ssral_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /ssrbl_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /cascadeinlata_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /cascadeinlatb_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /cascadeinrega_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /cascadeinregb_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /dopa_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /dopb_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /cascadeoutlata_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /cascadeoutrega_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /cascadeoutlatb_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /cascadeoutregb_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_a}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_b}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra0}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra2}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra3}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra4}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra5}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra6}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra7}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra8}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra9}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra10}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra11}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra12}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra13}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra14}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addra15}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb0}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb2}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb3}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb4}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb5}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb6}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb7}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb8}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb9}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb10}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb11}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb12}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb13}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb14}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /notifier_addrb15}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /dia0_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /dia1_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /dia2_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /dia3_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /dib0_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /dib1_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /dib2_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /dib3_enable}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /task_warn_msg/addr_str}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /task_warn_msg/clk_str}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/DOA_REG}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/DOB_REG}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/EN_ECC_READ}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/EN_ECC_SCRUB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/EN_ECC_WRITE}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/RAM_EXTENSION_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/RAM_EXTENSION_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/READ_WIDTH_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/READ_WIDTH_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/SETUP_ALL}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/SETUP_READ_FIRST}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/SIM_COLLISION_CHECK}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/SRVAL_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/SRVAL_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/WRITE_MODE_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/WRITE_MODE_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/WRITE_WIDTH_A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/WRITE_WIDTH_B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_FILE}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_00}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_01}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_02}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_03}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_04}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_05}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_06}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_07}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_08}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_09}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_0A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_0B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_0C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_0D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_0E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_0F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_10}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_11}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_12}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_13}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_14}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_15}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_16}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_17}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_18}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_19}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_1A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_1B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_1C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_1D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_1E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_1F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_20}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_21}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_22}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_23}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_24}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_25}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_26}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_27}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_28}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_29}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_2A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_2B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_2C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_2D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_2E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_2F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_30}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_31}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_32}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_33}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_34}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_35}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_36}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_37}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_38}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_39}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_3A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_3B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_3C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_3D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_3E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_3F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_40}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_41}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_42}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_43}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_44}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_45}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_46}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_47}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_48}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_49}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_4A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_4B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_4C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_4D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_4E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_4F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_50}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_51}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_52}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_53}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_54}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_55}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_56}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_57}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_58}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_59}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_5A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_5B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_5C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_5D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_5E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_5F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_60}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_61}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_62}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_63}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_64}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_65}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_66}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_67}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_68}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_69}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_6A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_6B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_6C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_6D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_6E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_6F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_70}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_71}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_72}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_73}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_74}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_75}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_76}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_77}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_78}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_79}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_7A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_7B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_7C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_7D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_7E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INIT_7F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_00}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_01}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_02}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_03}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_04}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_05}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_06}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_07}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_08}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_09}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_0A}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_0B}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_0C}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_0D}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_0E}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/INITP_0F}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/BRAM_MODE}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/BRAM_SIZE}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/widest_width}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/wa_width}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/wb_width}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/wa_widthp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/wb_widthp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/ra_width}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/rb_width}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/ra_widthp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/rb_widthp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/col_addr_lsb}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/width}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/widthp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/r_addra_lbit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/r_addrb_lbit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addra_lbit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addrb_lbit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addra_bit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/r_addra_bit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addrb_bit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/r_addrb_bit_124}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addra_bit_8}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addra_bit_16}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addra_bit_32}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/r_addra_bit_8}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/r_addra_bit_16}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/r_addra_bit_32}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addrb_bit_8}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addrb_bit_16}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addrb_bit_32}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/r_addrb_bit_8}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/r_addrb_bit_16}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/r_addrb_bit_32}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/mem_size1}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/mem_size2}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/mem_size4}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/mem_size9}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/mem_size18}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/mem_size36}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/mem_size72}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/mem_depth}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/memp_depth}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/CASCADEOUTLATA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/CASCADEOUTREGA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/CASCADEOUTLATB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/CASCADEOUTREGB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/SBITERR}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/DBITERR}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/DOA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/DOB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/DOPA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/DOPB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/ECCPARITY}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/ENA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/CLKA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/REGCLKA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/SSRA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/CASCADEINLATA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/CASCADEINREGA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/REGCEA}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/ENB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/CLKB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/REGCLKB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/SSRB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/CASCADEINLATB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/CASCADEINREGB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/REGCEB}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/GSR}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/ADDRA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/ADDRB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/DIA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/DIB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/DIPA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/DIPB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/WEA}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/WEB}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/tmp_mem}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/mem}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/memp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/count}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/countp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/init_mult}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/initp_mult}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/large_width}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/count1}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/countp1}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/i}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/i1}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/i_p}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/i_mem}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/init_offset}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/initp_offset}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addra_in_15_reg_bram}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addrb_in_15_reg_bram}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addra_in_15_reg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addrb_in_15_reg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addra_in_15_reg1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addrb_in_15_reg1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/junk1}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/wr_mode_a}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/wr_mode_b}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/cascade_a}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/cascade_b}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/doa_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/doa_buf}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/doa_outreg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/doa_out_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dob_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dob_buf}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dob_outreg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dob_out_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dopb_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dopb_buf}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dopb_outreg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dopb_out_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dopa_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dopa_buf}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dopa_outreg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dopa_out_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/doa_out_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/doa_outreg_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dopa_out_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dopa_outreg_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dob_out_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dob_outreg_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dopb_out_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dopb_outreg_mux}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/eccparity_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dopr_ecc}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/syndrome}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dipb_in_ecc}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/ecc_bit_position}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dip_ecc}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dip_ecc_col}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dipa_in_ecc_corrected}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dia_in_ecc_corrected}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/di_x}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dbiterr_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/sbiterr_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dbiterr_outreg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/sbiterr_outreg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dbiterr_out_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/sbiterr_out_out}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/wea_reg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/enb_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/out_a}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/out_b}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/junk}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/web_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/web_tmp}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/outp_a}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/outp_b}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/junkp}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/rising_clka}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/rising_clkb}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addra_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addrb_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addra_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addrb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dia_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dib_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dipa_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dipb_reg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/viol_type}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/seq}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addr_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/we_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/viol_time}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/col_wr_wr_msg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/col_wra_rdb_msg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/col_wrb_rda_msg}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/no_col}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addr_col}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/curr_time}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/prev_time}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dib_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dia_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addra_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/addrb_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/clka_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/clkb_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/regclka_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/regclkb_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dipb_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/dipa_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/ena_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/enb_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/gsr_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/regcea_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/regceb_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/ssra_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/ssrb_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/wea_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/web_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/cascadeinlata_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/cascadeinlatb_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/cascadeinrega_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/cascadeinregb_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/temp_wire}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_ram/we}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_ram/di}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_ram/dip}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_ram/mem_task}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_ram/memp_task}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_ram_col/we_o}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_ram_col/we}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_ram_col/di}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_ram_col/dip}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_ram_col/mem_task}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_ram_col/memp_task}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_ram_col/i}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_x_buf/wr_rd_mode}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_x_buf/do_uindex}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_x_buf/do_lindex}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_x_buf/dop_index}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_x_buf/do_ltmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_x_buf/do_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_x_buf/dop_ltmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_x_buf/dop_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_x_buf/i}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_wr_ram_a/seq}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_wr_ram_a/web_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_wr_ram_a/wea_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_wr_ram_a/dia_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_wr_ram_a/dipa_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_wr_ram_a/addrb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_wr_ram_a/addra_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_wr_ram_b/seq}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_wr_ram_b/wea_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_wr_ram_b/web_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_wr_ram_b/dib_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_wr_ram_b/dipb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_wr_ram_b/addra_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_wr_ram_b/addrb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_wr_ram_a/wea_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_wr_ram_a/dia_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_wr_ram_a/dipa_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_wr_ram_a/addra_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_wr_ram_b/web_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_wr_ram_b/dib_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_wr_ram_b/dipb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_wr_ram_b/addrb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/seq}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/web_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/wea_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/addra_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/doa_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/dopa_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/doa_ltmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_a/dopa_ltmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/seq}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/wea_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/web_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/addrb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/dob_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/dopb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/dob_ltmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_rd_ram_b/dopb_ltmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_rd_ram_a/addra_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_rd_ram_a/doa_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_rd_ram_a/dopa_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_rd_ram_b/addrb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_rd_ram_b/dob_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_rd_ram_b/dopb_tmp}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/chk_for_col_msg/wea_tmp}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/chk_for_col_msg/web_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/chk_for_col_msg/addra_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/chk_for_col_msg/addrb_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_ecc_read/do_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_ecc_read/dop_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_ecc_read/addr_tmp}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_ecc_read/task_ecc_bit_position}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_ecc_read/task_dopr_ecc}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_ecc_read/task_syndrome}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_ecc_read/task_di_in_ecc_corrected}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/task_col_ecc_read/task_dip_in_ecc_corrected}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/fn_dip_ecc/fn_dip_ecc}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/fn_dip_ecc/encode}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/fn_dip_ecc/di_in}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\dmem/RAMB36_inst /INT_RAMB/fn_dip_ecc/dip_in}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /INIT}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /LOC}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /XON}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /MSGON}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /CE}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /CLK}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /I}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /RST}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /SET}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /GSR}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /ni}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /ngsr}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /nrst}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /nset}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /in_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /in_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /ce_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /rst_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /set_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /in_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /ce_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /rst_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /set_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /o_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /notifier}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /notifier1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /o_reg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /rst_int}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /set_int}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /I_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /CLK_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /CE_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /RST_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/reg_file/reg_file.gout_write[0] /SET_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /INIT}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /LOC}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /XON}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /MSGON}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /O}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /CE}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /CLK}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /I}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /RST}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /SET}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /GSR}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /ni}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /ngsr}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /nrst}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /nset}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /in_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /in_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /ce_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /rst_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /set_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /in_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /ce_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /rst_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /set_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /o_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /notifier}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /notifier1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /o_reg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /rst_int}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /set_int}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /I_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /CLK_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /CE_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /RST_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[2] /SET_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /INIT}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /LOC}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /XON}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /MSGON}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /CE}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /CLK}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /I}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /RST}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /SET}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /GSR}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /ni}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /ngsr}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /nrst}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /nset}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /in_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /in_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /ce_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /rst_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /set_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /in_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /ce_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /rst_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /set_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /o_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /notifier}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /notifier1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /o_reg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /rst_int}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /set_int}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /I_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /CLK_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /CE_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /RST_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[1] /SET_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /INIT}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /LOC}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /XON}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /MSGON}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /CE}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /CLK}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /I}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /RST}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /SET}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /GSR}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /ni}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /ngsr}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /nrst}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /nset}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /in_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /in_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /ce_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /rst_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /set_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /in_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /ce_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /rst_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /set_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /o_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /notifier}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /notifier1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /o_reg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /rst_int}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /set_int}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /I_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /CLK_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /CE_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /RST_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.d.opcd_write[0] /SET_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /INIT}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /LOC}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /XON}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /MSGON}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /CE}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /CLK}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /I}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /RST}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /SET}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /GSR}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /ni}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /ngsr}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /nrst}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /nset}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /in_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /in_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /ce_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /rst_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /set_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /in_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /ce_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /rst_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /set_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /o_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /notifier}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /notifier1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /o_reg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /rst_int}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /set_int}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /I_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /CLK_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /CE_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /RST_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[5] /SET_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /INIT}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /LOC}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /XON}
add wave -noupdate -format Literal {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /MSGON}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /CE}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /CLK}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /I}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /RST}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /SET}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /GSR}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /ni}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /ngsr}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /nrst}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /nset}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /in_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /in_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /ce_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /rst_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /set_clk_enable}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /in_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /ce_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /rst_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /set_clk_enable1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /o_out}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /notifier}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /notifier1}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /o_reg}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /rst_int}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /set_int}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /I_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /CLK_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /CE_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /RST_dly}
add wave -noupdate -format Logic {/Fpga_top_test/uut/\pcore/inst_fetch/decode.inst.xo.opcd_write[4] /SET_dly}
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {204360421 ps} 0}
configure wave -namecolwidth 427
configure wave -valuecolwidth 121
configure wave -justifyvalue left
configure wave -signalnamewidth 2
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {198002242 ps} {210735362 ps}
