--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "hit1" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.273ns.
--------------------------------------------------------------------------------
Slack:     -0.273ns hit1
Report:    0.273ns skew fails   0.000ns timing constraint by -0.273ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X2Y1.O               PLL_ADV_X0Y0.CLKIN2              1.457  0.273
BUFGMUX_X2Y1.O               SLICE_X44Y53.AI                  1.347  0.163
BUFGMUX_X2Y1.O               SLICE_X47Y48.CLK                 1.250  0.066
BUFGMUX_X2Y1.O               SLICE_X47Y49.CLK                 1.249  0.065
BUFGMUX_X2Y1.O               SLICE_X47Y54.CLK                 1.240  0.056

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.085ns.
--------------------------------------------------------------------------------
Slack:     -0.085ns SYSCLK
Report:    0.085ns skew fails   0.000ns timing constraint by -0.085ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X2Y9.O               RAMB16_X2Y26.CLKA                1.243  0.060
BUFGMUX_X2Y9.O               RAMB16_X1Y28.CLKA                1.261  0.078
BUFGMUX_X2Y9.O               SLICE_X32Y54.CLK                 1.242  0.059
BUFGMUX_X2Y9.O               SLICE_X33Y54.CLK                 1.242  0.059
BUFGMUX_X2Y9.O               SLICE_X34Y54.CLK                 1.241  0.058
BUFGMUX_X2Y9.O               SLICE_X35Y54.CLK                 1.241  0.058
BUFGMUX_X2Y9.O               SLICE_X36Y54.CLK                 1.242  0.059
BUFGMUX_X2Y9.O               SLICE_X36Y55.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X37Y53.CLK                 1.244  0.061
BUFGMUX_X2Y9.O               SLICE_X37Y54.CLK                 1.242  0.059
BUFGMUX_X2Y9.O               SLICE_X37Y55.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X38Y54.CLK                 1.241  0.058
BUFGMUX_X2Y9.O               SLICE_X38Y55.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X39Y54.CLK                 1.241  0.058
BUFGMUX_X2Y9.O               SLICE_X39Y55.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X40Y53.CLK                 1.244  0.061
BUFGMUX_X2Y9.O               SLICE_X40Y54.CLK                 1.241  0.058
BUFGMUX_X2Y9.O               SLICE_X41Y52.CLK                 1.246  0.063
BUFGMUX_X2Y9.O               SLICE_X41Y54.CLK                 1.241  0.058
BUFGMUX_X2Y9.O               SLICE_X42Y52.CLK                 1.245  0.062
BUFGMUX_X2Y9.O               SLICE_X43Y52.CLK                 1.245  0.062
BUFGMUX_X2Y9.O               SLICE_X44Y52.CLK                 1.245  0.062
BUFGMUX_X2Y9.O               SLICE_X44Y53.CLK                 1.242  0.059
BUFGMUX_X2Y9.O               SLICE_X45Y52.CLK                 1.245  0.062
BUFGMUX_X2Y9.O               SLICE_X48Y52.CLK                 1.244  0.061
BUFGMUX_X2Y9.O               SLICE_X48Y53.CLK                 1.242  0.059
BUFGMUX_X2Y9.O               SLICE_X26Y55.CLK                 1.261  0.078
BUFGMUX_X2Y9.O               SLICE_X26Y56.CLK                 1.261  0.078
BUFGMUX_X2Y9.O               SLICE_X31Y66.CLK                 1.249  0.066
BUFGMUX_X2Y9.O               SLICE_X20Y68.CLK                 1.267  0.084
BUFGMUX_X2Y9.O               SLICE_X20Y59.CLK                 1.267  0.084
BUFGMUX_X2Y9.O               SLICE_X27Y59.CLK                 1.268  0.085
BUFGMUX_X2Y9.O               SLICE_X29Y57.CLK                 1.263  0.080
BUFGMUX_X2Y9.O               SLICE_X29Y58.CLK                 1.265  0.082
BUFGMUX_X2Y9.O               SLICE_X30Y56.CLK                 1.240  0.057
BUFGMUX_X2Y9.O               SLICE_X30Y58.CLK                 1.244  0.061
BUFGMUX_X2Y9.O               SLICE_X31Y58.CLK                 1.244  0.061
BUFGMUX_X2Y9.O               SLICE_X33Y56.CLK                 1.239  0.056
BUFGMUX_X2Y9.O               SLICE_X18Y52.CLK                 1.268  0.085
BUFGMUX_X2Y9.O               SLICE_X18Y53.CLK                 1.265  0.082
BUFGMUX_X2Y9.O               SLICE_X18Y54.CLK                 1.263  0.080
BUFGMUX_X2Y9.O               SLICE_X18Y55.CLK                 1.261  0.078
BUFGMUX_X2Y9.O               SLICE_X18Y56.CLK                 1.261  0.078
BUFGMUX_X2Y9.O               SLICE_X18Y57.CLK                 1.263  0.080
BUFGMUX_X2Y9.O               SLICE_X18Y58.CLK                 1.265  0.082
BUFGMUX_X2Y9.O               SLICE_X18Y59.CLK                 1.268  0.085
BUFGMUX_X2Y9.O               SLICE_X30Y54.CLK                 1.242  0.059
BUFGMUX_X2Y9.O               SLICE_X30Y55.CLK                 1.240  0.057
BUFGMUX_X2Y9.O               SLICE_X31Y55.CLK                 1.240  0.057
BUFGMUX_X2Y9.O               SLICE_X32Y55.CLK                 1.240  0.057
BUFGMUX_X2Y9.O               SLICE_X33Y55.CLK                 1.240  0.057

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1 = PERIOD TIMEGRP "tnm_sysclk" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6019 paths analyzed, 1454 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_0 (SLICE_X46Y20.A2), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg5_0 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.459ns (Levels of Logic = 4)
  Clock Path Skew:      -1.207ns (0.622 - 1.829)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg5_0 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y19.AQ      Tcko                  0.447   myprogrammer/myReg5<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg5_0
    SLICE_X39Y19.A1      net (fanout=2)        0.996   myprogrammer/myReg5<0>
    SLICE_X39Y19.A       Tilo                  0.259   myprogrammer/myReg9<3>
                                                       myprogrammer/UCOMM/u_registerInterface/mux_7
    SLICE_X44Y21.B1      net (fanout=1)        1.402   myprogrammer/UCOMM/u_registerInterface/mux_7
    SLICE_X44Y21.B       Tilo                  0.203   myprogrammer/myReg3<3>
                                                       myprogrammer/UCOMM/u_registerInterface/Mmux_dataOut1_SW1
    SLICE_X44Y21.A4      net (fanout=1)        0.831   myprogrammer/UCOMM/u_registerInterface/N22
    SLICE_X44Y21.A       Tilo                  0.203   myprogrammer/myReg3<3>
                                                       myprogrammer/UCOMM/u_registerInterface/Mmux_dataOut1
    SLICE_X46Y20.A2      net (fanout=1)        0.777   myprogrammer/UCOMM/dataFromRegIF<0>
    SLICE_X46Y20.CLK     Tas                   0.341   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/Mmux__n034981
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_0
    -------------------------------------------------  ---------------------------
    Total                                      5.459ns (1.453ns logic, 4.006ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_0 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.803ns (Levels of Logic = 4)
  Clock Path Skew:      -0.591ns (0.622 - 1.213)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_0 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y17.AMUX    Tshcko                0.461   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/next_dataOut<0>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_0
    SLICE_X39Y19.A2      net (fanout=50)       1.326   myprogrammer/UCOMM/regAddr<0>
    SLICE_X39Y19.A       Tilo                  0.259   myprogrammer/myReg9<3>
                                                       myprogrammer/UCOMM/u_registerInterface/mux_7
    SLICE_X44Y21.B1      net (fanout=1)        1.402   myprogrammer/UCOMM/u_registerInterface/mux_7
    SLICE_X44Y21.B       Tilo                  0.203   myprogrammer/myReg3<3>
                                                       myprogrammer/UCOMM/u_registerInterface/Mmux_dataOut1_SW1
    SLICE_X44Y21.A4      net (fanout=1)        0.831   myprogrammer/UCOMM/u_registerInterface/N22
    SLICE_X44Y21.A       Tilo                  0.203   myprogrammer/myReg3<3>
                                                       myprogrammer/UCOMM/u_registerInterface/Mmux_dataOut1
    SLICE_X46Y20.A2      net (fanout=1)        0.777   myprogrammer/UCOMM/dataFromRegIF<0>
    SLICE_X46Y20.CLK     Tas                   0.341   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/Mmux__n034981
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_0
    -------------------------------------------------  ---------------------------
    Total                                      5.803ns (1.467ns logic, 4.336ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg7_0 (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.757ns (Levels of Logic = 4)
  Clock Path Skew:      -1.448ns (0.622 - 2.070)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg7_0 to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y19.AQ      Tcko                  0.391   myprogrammer/myReg7<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg7_0
    SLICE_X39Y19.A6      net (fanout=2)        0.350   myprogrammer/myReg7<0>
    SLICE_X39Y19.A       Tilo                  0.259   myprogrammer/myReg9<3>
                                                       myprogrammer/UCOMM/u_registerInterface/mux_7
    SLICE_X44Y21.B1      net (fanout=1)        1.402   myprogrammer/UCOMM/u_registerInterface/mux_7
    SLICE_X44Y21.B       Tilo                  0.203   myprogrammer/myReg3<3>
                                                       myprogrammer/UCOMM/u_registerInterface/Mmux_dataOut1_SW1
    SLICE_X44Y21.A4      net (fanout=1)        0.831   myprogrammer/UCOMM/u_registerInterface/N22
    SLICE_X44Y21.A       Tilo                  0.203   myprogrammer/myReg3<3>
                                                       myprogrammer/UCOMM/u_registerInterface/Mmux_dataOut1
    SLICE_X46Y20.A2      net (fanout=1)        0.777   myprogrammer/UCOMM/dataFromRegIF<0>
    SLICE_X46Y20.CLK     Tas                   0.341   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/Mmux__n034981
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/txData_0
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (1.397ns logic, 3.360ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_82 (SLICE_X47Y21.C4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_2 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_82 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.033ns (Levels of Logic = 4)
  Clock Path Skew:      -1.514ns (0.100 - 1.614)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_2 to myprogrammer/_i000001/shiftregister_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y18.CQ      Tcko                  0.391   myprogrammer/myReg1<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_2
    SLICE_X36Y17.C4      net (fanout=2)        0.747   myprogrammer/myReg1<2>
    SLICE_X36Y17.CMUX    Tilo                  0.251   myprogrammer/_i000001/N2
                                                       myprogrammer/_i000001/Mmux__n031211_SW0
    SLICE_X36Y17.A2      net (fanout=1)        0.595   myprogrammer/_i000001/N6
    SLICE_X36Y17.A       Tilo                  0.205   myprogrammer/_i000001/N2
                                                       myprogrammer/_i000001/Mmux__n031211
    SLICE_X39Y17.B5      net (fanout=2)        0.383   myprogrammer/_i000001/Mmux__n031211
    SLICE_X39Y17.B       Tilo                  0.259   myprogrammer/_i000001/shiftregister<92>
                                                       myprogrammer/_i000001/Mmux__n0312411
    SLICE_X47Y21.C4      net (fanout=94)       1.880   myprogrammer/_i000001/Mmux__n031241
    SLICE_X47Y21.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<83>
                                                       myprogrammer/_i000001/Mmux__n032721
                                                       myprogrammer/_i000001/shiftregister_82
    -------------------------------------------------  ---------------------------
    Total                                      5.033ns (1.428ns logic, 3.605ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_3 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_82 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.855ns (Levels of Logic = 4)
  Clock Path Skew:      -1.514ns (0.100 - 1.614)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_3 to myprogrammer/_i000001/shiftregister_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y18.DQ      Tcko                  0.391   myprogrammer/myReg1<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_3
    SLICE_X36Y17.C5      net (fanout=3)        0.569   myprogrammer/myReg1<3>
    SLICE_X36Y17.CMUX    Tilo                  0.251   myprogrammer/_i000001/N2
                                                       myprogrammer/_i000001/Mmux__n031211_SW0
    SLICE_X36Y17.A2      net (fanout=1)        0.595   myprogrammer/_i000001/N6
    SLICE_X36Y17.A       Tilo                  0.205   myprogrammer/_i000001/N2
                                                       myprogrammer/_i000001/Mmux__n031211
    SLICE_X39Y17.B5      net (fanout=2)        0.383   myprogrammer/_i000001/Mmux__n031211
    SLICE_X39Y17.B       Tilo                  0.259   myprogrammer/_i000001/shiftregister<92>
                                                       myprogrammer/_i000001/Mmux__n0312411
    SLICE_X47Y21.C4      net (fanout=94)       1.880   myprogrammer/_i000001/Mmux__n031241
    SLICE_X47Y21.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<83>
                                                       myprogrammer/_i000001/Mmux__n032721
                                                       myprogrammer/_i000001/shiftregister_82
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (1.428ns logic, 3.427ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_4 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_82 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 4)
  Clock Path Skew:      -1.363ns (0.100 - 1.463)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_4 to myprogrammer/_i000001/shiftregister_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y18.AQ      Tcko                  0.391   myprogrammer/myReg1<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_4
    SLICE_X36Y17.C3      net (fanout=3)        0.539   myprogrammer/myReg1<4>
    SLICE_X36Y17.CMUX    Tilo                  0.251   myprogrammer/_i000001/N2
                                                       myprogrammer/_i000001/Mmux__n031211_SW0
    SLICE_X36Y17.A2      net (fanout=1)        0.595   myprogrammer/_i000001/N6
    SLICE_X36Y17.A       Tilo                  0.205   myprogrammer/_i000001/N2
                                                       myprogrammer/_i000001/Mmux__n031211
    SLICE_X39Y17.B5      net (fanout=2)        0.383   myprogrammer/_i000001/Mmux__n031211
    SLICE_X39Y17.B       Tilo                  0.259   myprogrammer/_i000001/shiftregister<92>
                                                       myprogrammer/_i000001/Mmux__n0312411
    SLICE_X47Y21.C4      net (fanout=94)       1.880   myprogrammer/_i000001/Mmux__n031241
    SLICE_X47Y21.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<83>
                                                       myprogrammer/_i000001/Mmux__n032721
                                                       myprogrammer/_i000001/shiftregister_82
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (1.428ns logic, 3.397ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftregister_83 (SLICE_X47Y21.D4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_2 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_83 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.973ns (Levels of Logic = 4)
  Clock Path Skew:      -1.514ns (0.100 - 1.614)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_2 to myprogrammer/_i000001/shiftregister_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y18.CQ      Tcko                  0.391   myprogrammer/myReg1<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_2
    SLICE_X36Y17.C4      net (fanout=2)        0.747   myprogrammer/myReg1<2>
    SLICE_X36Y17.CMUX    Tilo                  0.251   myprogrammer/_i000001/N2
                                                       myprogrammer/_i000001/Mmux__n031211_SW0
    SLICE_X36Y17.A2      net (fanout=1)        0.595   myprogrammer/_i000001/N6
    SLICE_X36Y17.A       Tilo                  0.205   myprogrammer/_i000001/N2
                                                       myprogrammer/_i000001/Mmux__n031211
    SLICE_X39Y17.B5      net (fanout=2)        0.383   myprogrammer/_i000001/Mmux__n031211
    SLICE_X39Y17.B       Tilo                  0.259   myprogrammer/_i000001/shiftregister<92>
                                                       myprogrammer/_i000001/Mmux__n0312411
    SLICE_X47Y21.D4      net (fanout=94)       1.820   myprogrammer/_i000001/Mmux__n031241
    SLICE_X47Y21.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<83>
                                                       myprogrammer/_i000001/Mmux__n032711
                                                       myprogrammer/_i000001/shiftregister_83
    -------------------------------------------------  ---------------------------
    Total                                      4.973ns (1.428ns logic, 3.545ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_3 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_83 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.795ns (Levels of Logic = 4)
  Clock Path Skew:      -1.514ns (0.100 - 1.614)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_3 to myprogrammer/_i000001/shiftregister_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y18.DQ      Tcko                  0.391   myprogrammer/myReg1<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_3
    SLICE_X36Y17.C5      net (fanout=3)        0.569   myprogrammer/myReg1<3>
    SLICE_X36Y17.CMUX    Tilo                  0.251   myprogrammer/_i000001/N2
                                                       myprogrammer/_i000001/Mmux__n031211_SW0
    SLICE_X36Y17.A2      net (fanout=1)        0.595   myprogrammer/_i000001/N6
    SLICE_X36Y17.A       Tilo                  0.205   myprogrammer/_i000001/N2
                                                       myprogrammer/_i000001/Mmux__n031211
    SLICE_X39Y17.B5      net (fanout=2)        0.383   myprogrammer/_i000001/Mmux__n031211
    SLICE_X39Y17.B       Tilo                  0.259   myprogrammer/_i000001/shiftregister<92>
                                                       myprogrammer/_i000001/Mmux__n0312411
    SLICE_X47Y21.D4      net (fanout=94)       1.820   myprogrammer/_i000001/Mmux__n031241
    SLICE_X47Y21.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<83>
                                                       myprogrammer/_i000001/Mmux__n032711
                                                       myprogrammer/_i000001/shiftregister_83
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (1.428ns logic, 3.367ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_registerInterface/myReg1_4 (FF)
  Destination:          myprogrammer/_i000001/shiftregister_83 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.765ns (Levels of Logic = 4)
  Clock Path Skew:      -1.363ns (0.100 - 1.463)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_registerInterface/myReg1_4 to myprogrammer/_i000001/shiftregister_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y18.AQ      Tcko                  0.391   myprogrammer/myReg1<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg1_4
    SLICE_X36Y17.C3      net (fanout=3)        0.539   myprogrammer/myReg1<4>
    SLICE_X36Y17.CMUX    Tilo                  0.251   myprogrammer/_i000001/N2
                                                       myprogrammer/_i000001/Mmux__n031211_SW0
    SLICE_X36Y17.A2      net (fanout=1)        0.595   myprogrammer/_i000001/N6
    SLICE_X36Y17.A       Tilo                  0.205   myprogrammer/_i000001/N2
                                                       myprogrammer/_i000001/Mmux__n031211
    SLICE_X39Y17.B5      net (fanout=2)        0.383   myprogrammer/_i000001/Mmux__n031211
    SLICE_X39Y17.B       Tilo                  0.259   myprogrammer/_i000001/shiftregister<92>
                                                       myprogrammer/_i000001/Mmux__n0312411
    SLICE_X47Y21.D4      net (fanout=94)       1.820   myprogrammer/_i000001/Mmux__n031241
    SLICE_X47Y21.CLK     Tas                   0.322   myprogrammer/_i000001/shiftregister<83>
                                                       myprogrammer/_i000001/Mmux__n032711
                                                       myprogrammer/_i000001/shiftregister_83
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (1.428ns logic, 3.337ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hit1 = PERIOD TIMEGRP "tnm_sysclk" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000001/shiftCtr_6 (SLICE_X39Y16.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000001/Result<6>_FRB (FF)
  Destination:          myprogrammer/_i000001/shiftCtr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 0)
  Clock Path Skew:      0.459ns (1.586 - 1.127)
  Source Clock:         sysclk_b rising at 25.000ns
  Destination Clock:    sysclk_b rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000001/Result<6>_FRB to myprogrammer/_i000001/shiftCtr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y16.CQ      Tcko                  0.200   myprogrammer/_i000001/Result<7>_FRB
                                                       myprogrammer/_i000001/Result<6>_FRB
    SLICE_X39Y16.CX      net (fanout=2)        0.401   myprogrammer/_i000001/Result<6>_FRB
    SLICE_X39Y16.CLK     Tckdi       (-Th)    -0.059   myprogrammer/_i000001/shiftCtr<7>
                                                       myprogrammer/_i000001/shiftCtr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.259ns logic, 0.401ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg5_3 (SLICE_X38Y19.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_3 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg5_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.731ns (1.201 - 0.470)
  Source Clock:         sysclk_b rising at 25.000ns
  Destination Clock:    sysclk_b rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_3 to myprogrammer/UCOMM/u_registerInterface/myReg5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y18.DQ      Tcko                  0.198   myprogrammer/UCOMM/dataToRegIF<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_3
    SLICE_X38Y19.DX      net (fanout=13)       0.705   myprogrammer/UCOMM/dataToRegIF<3>
    SLICE_X38Y19.CLK     Tckdi       (-Th)    -0.041   myprogrammer/myReg5<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg5_3
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.239ns logic, 0.705ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg10_3 (SLICE_X35Y20.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_3 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg10_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.000ns (Levels of Logic = 0)
  Clock Path Skew:      0.771ns (1.241 - 0.470)
  Source Clock:         sysclk_b rising at 25.000ns
  Destination Clock:    sysclk_b rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_3 to myprogrammer/UCOMM/u_registerInterface/myReg10_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y18.DQ      Tcko                  0.198   myprogrammer/UCOMM/dataToRegIF<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_3
    SLICE_X35Y20.DX      net (fanout=13)       0.743   myprogrammer/UCOMM/dataToRegIF<3>
    SLICE_X35Y20.CLK     Tckdi       (-Th)    -0.059   myprogrammer/myReg10<3>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg10_3
    -------------------------------------------------  ---------------------------
    Total                                      1.000ns (0.257ns logic, 0.743ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hit1 = PERIOD TIMEGRP "tnm_sysclk" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------
Slack: 22.330ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: clocks/dcm0/CLKIN
  Logical resource: clocks/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: sysclk_b
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X11Y82.AX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.417ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      9.913ns (Levels of Logic = 5)
  Clock Path Skew:      -0.193ns (2.221 - 2.414)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.AMUX    Tshcko                0.488   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X30Y57.B5      net (fanout=2)        1.551   slaves/ipbr[1]_ipb_ack
    SLICE_X30Y57.B       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X30Y57.A5      net (fanout=1)        0.222   slaves/fabric/N01
    SLICE_X30Y57.A       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X14Y62.A1      net (fanout=8)        3.446   ipb_master_in_ipb_ack
    SLICE_X14Y62.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B4      net (fanout=1)        0.825   ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X14Y64.A6      net (fanout=4)        0.336   ipbus/trans/tx_we
    SLICE_X14Y64.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X11Y82.AX      net (fanout=65)       1.967   ipbus/trans_out_we
    SLICE_X11Y82.CLK     Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      9.913ns (1.566ns logic, 8.347ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.196ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave2/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      9.687ns (Levels of Logic = 4)
  Clock Path Skew:      -0.198ns (2.221 - 2.419)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave2/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y60.AMUX    Tshcko                0.461   slaves/slave2/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave2/ack
    SLICE_X30Y57.A1      net (fanout=2)        1.777   slaves/ipbr[2]_ipb_ack
    SLICE_X30Y57.A       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X14Y62.A1      net (fanout=8)        3.446   ipb_master_in_ipb_ack
    SLICE_X14Y62.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B4      net (fanout=1)        0.825   ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X14Y64.A6      net (fanout=4)        0.336   ipbus/trans/tx_we
    SLICE_X14Y64.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X11Y82.AX      net (fanout=65)       1.967   ipbus/trans_out_we
    SLICE_X11Y82.CLK     Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      9.687ns (1.336ns logic, 8.351ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.784ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      9.277ns (Levels of Logic = 5)
  Clock Path Skew:      -0.196ns (2.221 - 2.417)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.AMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X30Y57.B4      net (fanout=2)        0.942   slaves/ipbr[0]_ipb_ack
    SLICE_X30Y57.B       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X30Y57.A5      net (fanout=1)        0.222   slaves/fabric/N01
    SLICE_X30Y57.A       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X14Y62.A1      net (fanout=8)        3.446   ipb_master_in_ipb_ack
    SLICE_X14Y62.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B4      net (fanout=1)        0.825   ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X14Y64.A6      net (fanout=4)        0.336   ipbus/trans/tx_we
    SLICE_X14Y64.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X11Y82.AX      net (fanout=65)       1.967   ipbus/trans_out_we
    SLICE_X11Y82.CLK     Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (1.539ns logic, 7.738ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X50Y42.D2), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.146ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      7.626ns (Levels of Logic = 3)
  Clock Path Skew:      -0.209ns (2.193 - 2.402)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y62.AMUX    Tshcko                0.455   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X23Y63.C1      net (fanout=1)        1.615   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X23Y63.C       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X32Y62.A1      net (fanout=72)       1.907   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X32Y62.A       Tilo                  0.205   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X50Y42.D2      net (fanout=10)       2.972   ipbus/pkt_tx
    SLICE_X50Y42.CLK     Tas                   0.213   ipbus/stretch_tx/d_edge
                                                       ipbus/pkt_tx_rt
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (1.132ns logic, 6.494ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.399ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB4 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      6.865ns (Levels of Logic = 3)
  Clock Path Skew:      -0.223ns (2.193 - 2.416)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB4 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd1_BRB4
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB4
    SLICE_X20Y62.B5      net (fanout=1)        1.090   ipbus/trans/iface/state_FSM_FFd1_BRB4
    SLICE_X20Y62.B       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X32Y62.A2      net (fanout=71)       1.789   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X32Y62.A       Tilo                  0.205   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X50Y42.D2      net (fanout=10)       2.972   ipbus/pkt_tx
    SLICE_X50Y42.CLK     Tas                   0.213   ipbus/stretch_tx/d_edge
                                                       ipbus/pkt_tx_rt
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.865ns (1.014ns logic, 5.851ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.395ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB1 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      6.854ns (Levels of Logic = 3)
  Clock Path Skew:      -0.230ns (2.193 - 2.423)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB1 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y63.AQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd3_BRB1
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X23Y63.C6      net (fanout=1)        0.890   ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X23Y63.C       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X32Y62.A1      net (fanout=72)       1.907   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X32Y62.A       Tilo                  0.205   ipbus/pkt_tx
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X50Y42.D2      net (fanout=10)       2.972   ipbus/pkt_tx
    SLICE_X50Y42.CLK     Tas                   0.213   ipbus/stretch_tx/d_edge
                                                       ipbus/pkt_tx_rt
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.854ns (1.085ns logic, 5.769ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (SLICE_X31Y74.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.446ns (data path - clock path skew + uncertainty)
  Source:               clocks/rst_ipb (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (FF)
  Data Path Delay:      5.970ns (Levels of Logic = 1)
  Clock Path Skew:      -0.165ns (2.222 - 2.387)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: clocks/rst_ipb to ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.AQ      Tcko                  0.447   rst_ipb
                                                       clocks/rst_ipb
    SLICE_X31Y74.A3      net (fanout=50)       5.296   rst_ipb
    SLICE_X31Y74.CLK     Tas                   0.227   ipbus/udp_if/rst_ipb_125
                                                       rst_ipb_rt
                                                       ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      5.970ns (0.674ns logic, 5.296ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X9Y71.A2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.240ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (1.231 - 1.165)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.200   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X9Y71.A2       net (fanout=1)        0.262   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X9Y71.CLK      Tah         (-Th)    -0.155   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>_rt
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.355ns logic, 0.262ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X31Y65.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.771ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      1.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (1.224 - 1.179)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X31Y65.AX      net (fanout=1)        0.870   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X31Y65.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.257ns logic, 0.870ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X31Y74.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.976ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      1.325ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (1.217 - 1.179)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.DQ      Tcko                  0.198   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X31Y74.AX      net (fanout=3)        1.068   ipbus/cfg<81>
    SLICE_X31Y74.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/rst_ipb_125
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (0.257ns logic, 1.068ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB16_X1Y36.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.426ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Data Path Delay:      7.957ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (2.238 - 2.396)
  Source Clock:         clk125 rising at 60.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y83.BQ      Tcko                  0.391   ipbus/my_ip_addr_udp<11>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_9
    SLICE_X32Y61.A2      net (fanout=4)        2.703   ipbus/my_ip_addr_udp<9>
    SLICE_X32Y61.AMUX    Tilo                  0.251   ipbus/trans/cfg_dout<7>
                                                       ipbus/trans/cfg/dout<9><9>1
    SLICE_X27Y57.A5      net (fanout=1)        0.947   ipbus/trans/cfg_dout<9>
    SLICE_X27Y57.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_11_BRB5
                                                       ipbus/trans/sm/mux101211
    SLICE_X31Y61.D2      net (fanout=1)        1.140   ipbus/trans/tx_data<9>
    SLICE_X31Y61.D       Tilo                  0.259   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata321
    RAMB16_X1Y36.DIA1    net (fanout=1)        1.707   ipbus/trans_out_wdata<9>
    RAMB16_X1Y36.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    -------------------------------------------------  ---------------------------
    Total                                      7.957ns (1.460ns logic, 6.497ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X0Y30.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.776ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_3 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      7.317ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (2.247 - 2.395)
  Source Clock:         clk125 rising at 60.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_3 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y83.DQ      Tcko                  0.391   ipbus/my_ip_addr_udp<3>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_3
    SLICE_X26Y66.D2      net (fanout=3)        1.945   ipbus/my_ip_addr_udp<3>
    SLICE_X26Y66.DMUX    Tilo                  0.261   ipbus/trans/cfg_dout<31>
                                                       ipbus/trans/cfg/dout<3><3>1
    SLICE_X25Y61.A1      net (fanout=1)        1.071   ipbus/trans/cfg_dout<3>
    SLICE_X25Y61.A       Tilo                  0.259   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux101151
    SLICE_X31Y60.D3      net (fanout=1)        1.018   ipbus/trans/tx_data<3>
    SLICE_X31Y60.D       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB16_X0Y30.DIA1    net (fanout=1)        1.813   ipbus/trans_out_wdata<3>
    RAMB16_X0Y30.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      7.317ns (1.470ns logic, 5.847ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram16 (RAMB16_X0Y36.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.400ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_31 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram16 (RAM)
  Data Path Delay:      6.929ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (2.239 - 2.399)
  Source Clock:         clk125 rising at 60.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_31 to ipbus/udp_if/ipbus_tx_ram/Mram_ram16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y81.DQ      Tcko                  0.391   ipbus/my_ip_addr_udp<31>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_31
    SLICE_X26Y66.D3      net (fanout=4)        1.534   ipbus/my_ip_addr_udp<31>
    SLICE_X26Y66.D       Tilo                  0.203   ipbus/trans/cfg_dout<31>
                                                       ipbus/trans/cfg/dout<31><31>1
    SLICE_X22Y60.B1      net (fanout=1)        1.131   ipbus/trans/cfg_dout<31>
    SLICE_X22Y60.B       Tilo                  0.203   ipbus/trans/sm/rmw_coeff<27>
                                                       ipbus/trans/sm/mux101141
    SLICE_X22Y64.D1      net (fanout=1)        1.047   ipbus/trans/tx_data<31>
    SLICE_X22Y64.D       Tilo                  0.203   ipbus/trans/iface/hlen<15>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata251
    RAMB16_X0Y36.DIA1    net (fanout=1)        1.917   ipbus/trans_out_wdata<31>
    RAMB16_X0Y36.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram16
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram16
    -------------------------------------------------  ---------------------------
    Total                                      6.929ns (1.300ns logic, 5.629ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X39Y62.A1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.327ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/req_send_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_0 (FF)
  Data Path Delay:      0.706ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (1.223 - 1.155)
  Source Clock:         clk125 rising at 80.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_tff to ipbus/udp_if/clock_crossing_if/req_send_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y61.DQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/req_send_tff
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X39Y62.A1      net (fanout=2)        0.353   ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X39Y62.CLK     Tah         (-Th)    -0.155   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff_rt
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.706ns (0.353ns logic, 0.353ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2 (SLICE_X10Y82.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.255ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/tx_ram_selector/write_block.write_i_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2 (FF)
  Data Path Delay:      0.603ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (1.215 - 1.178)
  Source Clock:         clk125 rising at 80.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/tx_ram_selector/write_block.write_i_2 to ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y77.CQ      Tcko                  0.198   ipbus/udp_if/tx_write_buffer_125<2>
                                                       ipbus/udp_if/tx_ram_selector/write_block.write_i_2
    SLICE_X10Y82.CX      net (fanout=36)       0.364   ipbus/udp_if/tx_write_buffer_125<2>
    SLICE_X10Y82.CLK     Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.239ns logic, 0.364ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1 (SLICE_X10Y82.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.269ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/tx_ram_selector/write_block.write_i_1 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1 (FF)
  Data Path Delay:      0.617ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (1.215 - 1.178)
  Source Clock:         clk125 rising at 80.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/tx_ram_selector/write_block.write_i_1 to ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y77.BQ      Tcko                  0.198   ipbus/udp_if/tx_write_buffer_125<2>
                                                       ipbus/udp_if/tx_ram_selector/write_block.write_i_1
    SLICE_X10Y82.BX      net (fanout=25)       0.378   ipbus/udp_if/tx_write_buffer_125<1>
    SLICE_X10Y82.CLK     Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.239ns logic, 0.378ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.105ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15 (SLICE_X58Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.055ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.240 - 0.255)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y99.BQ      Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X50Y95.A3      net (fanout=17)       1.406   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X50Y95.A       Tilo                  0.205   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X58Y100.SR     net (fanout=19)       1.542   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X58Y100.CLK    Tsrck                 0.455   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<15>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (1.107ns logic, 2.948ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.240 - 0.257)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y97.AQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X50Y95.A6      net (fanout=22)       0.372   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X50Y95.A       Tilo                  0.205   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X58Y100.SR     net (fanout=19)       1.542   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X58Y100.CLK    Tsrck                 0.455   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<15>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (1.068ns logic, 1.914ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8 (SLICE_X59Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.022ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.240 - 0.255)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y99.BQ      Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X50Y95.A3      net (fanout=17)       1.406   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X50Y95.A       Tilo                  0.205   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X59Y100.SR     net (fanout=19)       1.542   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X59Y100.CLK    Tsrck                 0.422   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<8>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8
    -------------------------------------------------  ---------------------------
    Total                                      4.022ns (1.074ns logic, 2.948ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.949ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.240 - 0.257)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y97.AQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X50Y95.A6      net (fanout=22)       0.372   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X50Y95.A       Tilo                  0.205   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X59Y100.SR     net (fanout=19)       1.542   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X59Y100.CLK    Tsrck                 0.422   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<8>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (1.035ns logic, 1.914ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_0 (SLICE_X58Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.018ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.242 - 0.255)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y99.BQ      Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X50Y95.A3      net (fanout=17)       1.406   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG
    SLICE_X50Y95.A       Tilo                  0.205   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X58Y99.SR      net (fanout=19)       1.516   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X58Y99.CLK     Tsrck                 0.444   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_0
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.096ns logic, 2.922ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.945ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y97.AQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X50Y95.A6      net (fanout=22)       0.372   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE
    SLICE_X50Y95.A       Tilo                  0.205   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1
    SLICE_X58Y99.SR      net (fanout=19)       1.516   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG
    SLICE_X58Y99.CLK     Tsrck                 0.444   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<2>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_0
    -------------------------------------------------  ---------------------------
    Total                                      2.945ns (1.057ns logic, 1.888ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD (SLICE_X56Y96.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_5 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.200 - 0.187)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_5 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y94.BQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1<7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_5
    SLICE_X56Y96.AX      net (fanout=2)        0.239   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1<5>
    SLICE_X56Y96.CLK     Tdh         (-Th)     0.070   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.128ns logic, 0.239ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X42Y82.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y82.CQ      Tcko                  0.200   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X42Y82.C5      net (fanout=1)        0.060   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X42Y82.CLK     Tah         (-Th)    -0.121   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X42Y82.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y82.BQ      Tcko                  0.200   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X42Y82.B5      net (fanout=1)        0.070   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>
    SLICE_X42Y82.CLK     Tah         (-Th)    -0.121   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>_rt
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X38Y80.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X38Y80.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors)
 Maximum delay is   1.088ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y54.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising
  Destination Clock:    hit1 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y54.A3      net (fanout=4)        0.470   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.618ns logic, 0.470ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling
  Destination Clock:    hit1 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y54.AX      net (fanout=1)        0.596   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y54.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (0.471ns logic, 0.596ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y54.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.029ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising
  Destination Clock:    hit1 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X47Y54.C5      net (fanout=3)        0.341   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.029ns (0.688ns logic, 0.341ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling
  Destination Clock:    hit1 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.CQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X47Y54.CX      net (fanout=1)        0.138   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising
  Destination Clock:    hit1 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.B5      net (fanout=3)        0.175   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.353ns logic, 0.175ns route)
                                                       (66.9% logic, 33.1% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling
  Destination Clock:    hit1 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y54.AX      net (fanout=1)        0.282   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.259ns logic, 0.282ns route)
                                                       (47.9% logic, 52.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.314ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (SLICE_X48Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    SLICE_X48Y53.CX      net (fanout=1)        0.837   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
    SLICE_X48Y53.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.477ns logic, 0.837ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y52.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X48Y52.DX      net (fanout=1)        0.835   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X48Y52.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.477ns logic, 0.835ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (SLICE_X48Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hit1 rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0
    SLICE_X48Y52.AX      net (fanout=1)        0.814   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<0>
    SLICE_X48Y52.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.477ns logic, 0.814ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (SLICE_X48Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    SLICE_X48Y53.BX      net (fanout=1)        0.256   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<1>
    SLICE_X48Y53.CLK     Tckdi       (-Th)    -0.041   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.239ns logic, 0.256ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1 (SLICE_X48Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.CQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1
    SLICE_X48Y52.BX      net (fanout=1)        0.367   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
    SLICE_X48Y52.CLK     Tckdi       (-Th)    -0.041   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.239ns logic, 0.367ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (SLICE_X48Y53.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         hit1 rising
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    SLICE_X48Y53.A4      net (fanout=1)        0.237   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<0>
    SLICE_X48Y53.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.375ns logic, 0.237ns route)
                                                       (61.3% logic, 38.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.778ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_23 (SLICE_X17Y56.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_23 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_23 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.778ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_23 to slaves/slave2/ipbus_out_ipb_rdata_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y57.DQ      Tcko                  0.447   slaves/hitcount1<23>
                                                       slaves/TDCchannels/dc1/hitCount_23
    SLICE_X17Y56.D2      net (fanout=2)        1.104   slaves/hitcount1<23>
    SLICE_X17Y56.CLK     Tas                   0.227   slaves/ipbr[2]_ipb_rdata<22>
                                                       slaves/slave2/mux1511
                                                       slaves/slave2/ipbus_out_ipb_rdata_23
    -------------------------------------------------  ---------------------------
    Total                                      1.778ns (0.674ns logic, 1.104ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_24 (SLICE_X20Y60.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_24 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_24 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_24 to slaves/slave2/ipbus_out_ipb_rdata_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.447   slaves/hitcount1<27>
                                                       slaves/TDCchannels/dc1/hitCount_24
    SLICE_X20Y60.A1      net (fanout=2)        0.987   slaves/hitcount1<24>
    SLICE_X20Y60.CLK     Tas                   0.341   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux1611
                                                       slaves/slave2/ipbus_out_ipb_rdata_24
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.788ns logic, 0.987ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_2 (SLICE_X19Y54.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_2 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_2 to slaves/slave2/ipbus_out_ipb_rdata_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y52.CQ      Tcko                  0.447   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_2
    SLICE_X19Y54.B2      net (fanout=2)        1.001   slaves/hitcount1<2>
    SLICE_X19Y54.CLK     Tas                   0.322   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux2211
                                                       slaves/slave2/ipbus_out_ipb_rdata_2
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.769ns logic, 1.001ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_10 (SLICE_X23Y54.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_10 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_10 to slaves/slave2/ipbus_out_ipb_rdata_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.CQ      Tcko                  0.234   slaves/hitcount1<11>
                                                       slaves/TDCchannels/dc1/hitCount_10
    SLICE_X23Y54.A4      net (fanout=2)        0.253   slaves/hitcount1<10>
    SLICE_X23Y54.CLK     Tah         (-Th)    -0.215   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/mux1112
                                                       slaves/slave2/ipbus_out_ipb_rdata_10
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.449ns logic, 0.253ns route)
                                                       (64.0% logic, 36.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_28 (SLICE_X20Y60.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_28 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_28 to slaves/slave2/ipbus_out_ipb_rdata_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y59.AQ      Tcko                  0.234   slaves/hitcount1<31>
                                                       slaves/TDCchannels/dc1/hitCount_28
    SLICE_X20Y60.C1      net (fanout=2)        0.379   slaves/hitcount1<28>
    SLICE_X20Y60.CLK     Tah         (-Th)    -0.190   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux2011
                                                       slaves/slave2/ipbus_out_ipb_rdata_28
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.424ns logic, 0.379ns route)
                                                       (52.8% logic, 47.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_6 (SLICE_X19Y54.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_6 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising
  Destination Clock:    ipb_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_6 to slaves/slave2/ipbus_out_ipb_rdata_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y53.CQ      Tcko                  0.234   slaves/hitcount1<7>
                                                       slaves/TDCchannels/dc1/hitCount_6
    SLICE_X19Y54.D2      net (fanout=2)        0.354   slaves/hitcount1<6>
    SLICE_X19Y54.CLK     Tah         (-Th)    -0.215   slaves/ipbr[2]_ipb_rdata<6>
                                                       slaves/slave2/mux2811
                                                       slaves/slave2/ipbus_out_ipb_rdata_6
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.449ns logic, 0.354ns route)
                                                       (55.9% logic, 44.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.755ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_1 (SLICE_X27Y59.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.755ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y62.AQ      Tcko                  0.391   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X27Y59.C6      net (fanout=3)        1.042   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X27Y59.CLK     Tas                   0.322   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<1>1
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_1
    -------------------------------------------------  ---------------------------
    Total                                      1.755ns (0.713ns logic, 1.042ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_0 (SLICE_X27Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y62.AQ      Tcko                  0.391   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X27Y59.A6      net (fanout=3)        0.901   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X27Y59.CLK     Tas                   0.322   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<0>2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_0
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (0.713ns logic, 0.901ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_0 (SLICE_X27Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.944ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y62.AQ      Tcko                  0.198   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X27Y59.A6      net (fanout=3)        0.531   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X27Y59.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<0>2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_0
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.413ns logic, 0.531ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_1 (SLICE_X27Y59.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.029ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y62.AQ      Tcko                  0.198   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X27Y59.C6      net (fanout=3)        0.616   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X27Y59.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/ramManager/FSMstate<1>
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_next<1>1
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_1
    -------------------------------------------------  ---------------------------
    Total                                      1.029ns (0.413ns logic, 0.616ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_hit1 * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49427 paths analyzed, 14976 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.073ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/random.x_7 (SLICE_X45Y98.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/random.x_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.879ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.553 - 0.596)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/random.x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y37.AQ      Tcko                  0.447   rst_125
                                                       clocks/rst_125
    SLICE_X44Y100.C2     net (fanout=493)      6.335   rst_125
    SLICE_X44Y100.CMUX   Tilo                  0.261   ipbus/udp_if/RARP_block/random.y<15>
                                                       ipbus/udp_if/RARP_block/_n0119_inv1
    SLICE_X45Y98.CE      net (fanout=2)        0.473   ipbus/udp_if/RARP_block/_n0119_inv
    SLICE_X45Y98.CLK     Tceck                 0.363   ipbus/udp_if/RARP_block/random.x<8>
                                                       ipbus/udp_if/RARP_block/random.x_7
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (1.071ns logic, 6.808ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/RARP_block/tick (FF)
  Destination:          ipbus/udp_if/RARP_block/random.x_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.884ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/RARP_block/tick to ipbus/udp_if/RARP_block/random.x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.AQ     Tcko                  0.447   ipbus/udp_if/RARP_block/random.y<15>
                                                       ipbus/udp_if/RARP_block/tick
    SLICE_X44Y100.C3     net (fanout=17)       0.340   ipbus/udp_if/RARP_block/tick
    SLICE_X44Y100.CMUX   Tilo                  0.261   ipbus/udp_if/RARP_block/random.y<15>
                                                       ipbus/udp_if/RARP_block/_n0119_inv1
    SLICE_X45Y98.CE      net (fanout=2)        0.473   ipbus/udp_if/RARP_block/_n0119_inv
    SLICE_X45Y98.CLK     Tceck                 0.363   ipbus/udp_if/RARP_block/random.x<8>
                                                       ipbus/udp_if/RARP_block/random.x_7
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (1.071ns logic, 0.813ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/random.x_2 (SLICE_X45Y98.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/random.x_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.878ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.553 - 0.596)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/random.x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y37.AQ      Tcko                  0.447   rst_125
                                                       clocks/rst_125
    SLICE_X44Y100.C2     net (fanout=493)      6.335   rst_125
    SLICE_X44Y100.CMUX   Tilo                  0.261   ipbus/udp_if/RARP_block/random.y<15>
                                                       ipbus/udp_if/RARP_block/_n0119_inv1
    SLICE_X45Y98.CE      net (fanout=2)        0.473   ipbus/udp_if/RARP_block/_n0119_inv
    SLICE_X45Y98.CLK     Tceck                 0.362   ipbus/udp_if/RARP_block/random.x<8>
                                                       ipbus/udp_if/RARP_block/random.x_2
    -------------------------------------------------  ---------------------------
    Total                                      7.878ns (1.070ns logic, 6.808ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/RARP_block/tick (FF)
  Destination:          ipbus/udp_if/RARP_block/random.x_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.883ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/RARP_block/tick to ipbus/udp_if/RARP_block/random.x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.AQ     Tcko                  0.447   ipbus/udp_if/RARP_block/random.y<15>
                                                       ipbus/udp_if/RARP_block/tick
    SLICE_X44Y100.C3     net (fanout=17)       0.340   ipbus/udp_if/RARP_block/tick
    SLICE_X44Y100.CMUX   Tilo                  0.261   ipbus/udp_if/RARP_block/random.y<15>
                                                       ipbus/udp_if/RARP_block/_n0119_inv1
    SLICE_X45Y98.CE      net (fanout=2)        0.473   ipbus/udp_if/RARP_block/_n0119_inv
    SLICE_X45Y98.CLK     Tceck                 0.362   ipbus/udp_if/RARP_block/random.x<8>
                                                       ipbus/udp_if/RARP_block/random.x_2
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (1.070ns logic, 0.813ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/random.x_5 (SLICE_X45Y98.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/RARP_block/random.x_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.877ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.553 - 0.596)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/RARP_block/random.x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y37.AQ      Tcko                  0.447   rst_125
                                                       clocks/rst_125
    SLICE_X44Y100.C2     net (fanout=493)      6.335   rst_125
    SLICE_X44Y100.CMUX   Tilo                  0.261   ipbus/udp_if/RARP_block/random.y<15>
                                                       ipbus/udp_if/RARP_block/_n0119_inv1
    SLICE_X45Y98.CE      net (fanout=2)        0.473   ipbus/udp_if/RARP_block/_n0119_inv
    SLICE_X45Y98.CLK     Tceck                 0.361   ipbus/udp_if/RARP_block/random.x<8>
                                                       ipbus/udp_if/RARP_block/random.x_5
    -------------------------------------------------  ---------------------------
    Total                                      7.877ns (1.069ns logic, 6.808ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/RARP_block/tick (FF)
  Destination:          ipbus/udp_if/RARP_block/random.x_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.882ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/RARP_block/tick to ipbus/udp_if/RARP_block/random.x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.AQ     Tcko                  0.447   ipbus/udp_if/RARP_block/random.y<15>
                                                       ipbus/udp_if/RARP_block/tick
    SLICE_X44Y100.C3     net (fanout=17)       0.340   ipbus/udp_if/RARP_block/tick
    SLICE_X44Y100.CMUX   Tilo                  0.261   ipbus/udp_if/RARP_block/random.y<15>
                                                       ipbus/udp_if/RARP_block/_n0119_inv1
    SLICE_X45Y98.CE      net (fanout=2)        0.473   ipbus/udp_if/RARP_block/_n0119_inv
    SLICE_X45Y98.CLK     Tceck                 0.361   ipbus/udp_if/RARP_block/random.x<8>
                                                       ipbus/udp_if/RARP_block/random.x_5
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (1.069ns logic, 0.813ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_hit1 * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT (SLICE_X45Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.247ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.072 - 0.068)
  Source Clock:         clk125 rising at 20.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y75.BQ      Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X45Y75.SR      net (fanout=91)       0.174   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X45Y75.CLK     Tcksr       (-Th)     0.127   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT
    -------------------------------------------------  ---------------------------
    Total                                      0.247ns (0.073ns logic, 0.174ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD (SLICE_X49Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.072 - 0.068)
  Source Clock:         clk125 rising at 20.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y75.BQ      Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X49Y75.SR      net (fanout=91)       0.185   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X49Y75.CLK     Tcksr       (-Th)     0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.069ns logic, 0.185ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1 (SLICE_X47Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         clk125 rising at 20.000ns
  Destination Clock:    clk125 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y75.BQ      Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X47Y75.SR      net (fanout=91)       0.203   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X47Y75.CLK     Tcksr       (-Th)     0.128   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.072ns logic, 0.203ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_hit1 * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X0Y38.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X1Y30.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X1Y42.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_hit1 * 0.3125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31713 paths analyzed, 3360 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.309ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram14 (RAMB16_X0Y40.WEA3), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     68.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram14 (RAM)
  Requirement:          80.000ns
  Data Path Delay:      11.225ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.572 - 0.621)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.AMUX    Tshcko                0.488   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X30Y57.B5      net (fanout=2)        1.551   slaves/ipbr[1]_ipb_ack
    SLICE_X30Y57.B       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X30Y57.A5      net (fanout=1)        0.222   slaves/fabric/N01
    SLICE_X30Y57.A       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X14Y62.A1      net (fanout=8)        3.446   ipb_master_in_ipb_ack
    SLICE_X14Y62.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B4      net (fanout=1)        0.825   ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X14Y64.A6      net (fanout=4)        0.336   ipbus/trans/tx_we
    SLICE_X14Y64.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y40.WEA3    net (fanout=65)       3.042   ipbus/trans_out_we
    RAMB16_X0Y40.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram14
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                     11.225ns (1.803ns logic, 9.422ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     68.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram14 (RAM)
  Requirement:          80.000ns
  Data Path Delay:      10.999ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.572 - 0.626)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y60.AMUX    Tshcko                0.461   slaves/slave2/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave2/ack
    SLICE_X30Y57.A1      net (fanout=2)        1.777   slaves/ipbr[2]_ipb_ack
    SLICE_X30Y57.A       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X14Y62.A1      net (fanout=8)        3.446   ipb_master_in_ipb_ack
    SLICE_X14Y62.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B4      net (fanout=1)        0.825   ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X14Y64.A6      net (fanout=4)        0.336   ipbus/trans/tx_we
    SLICE_X14Y64.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y40.WEA3    net (fanout=65)       3.042   ipbus/trans_out_we
    RAMB16_X0Y40.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram14
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                     10.999ns (1.573ns logic, 9.426ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram14 (RAM)
  Requirement:          80.000ns
  Data Path Delay:      10.589ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.572 - 0.624)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.AMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X30Y57.B4      net (fanout=2)        0.942   slaves/ipbr[0]_ipb_ack
    SLICE_X30Y57.B       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X30Y57.A5      net (fanout=1)        0.222   slaves/fabric/N01
    SLICE_X30Y57.A       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X14Y62.A1      net (fanout=8)        3.446   ipb_master_in_ipb_ack
    SLICE_X14Y62.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B4      net (fanout=1)        0.825   ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X14Y64.A6      net (fanout=4)        0.336   ipbus/trans/tx_we
    SLICE_X14Y64.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y40.WEA3    net (fanout=65)       3.042   ipbus/trans_out_we
    RAMB16_X0Y40.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram14
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                     10.589ns (1.776ns logic, 8.813ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram14 (RAMB16_X0Y40.WEA1), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     68.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram14 (RAM)
  Requirement:          80.000ns
  Data Path Delay:      11.175ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.572 - 0.621)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.AMUX    Tshcko                0.488   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X30Y57.B5      net (fanout=2)        1.551   slaves/ipbr[1]_ipb_ack
    SLICE_X30Y57.B       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X30Y57.A5      net (fanout=1)        0.222   slaves/fabric/N01
    SLICE_X30Y57.A       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X14Y62.A1      net (fanout=8)        3.446   ipb_master_in_ipb_ack
    SLICE_X14Y62.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B4      net (fanout=1)        0.825   ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X14Y64.A6      net (fanout=4)        0.336   ipbus/trans/tx_we
    SLICE_X14Y64.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y40.WEA1    net (fanout=65)       3.042   ipbus/trans_out_we
    RAMB16_X0Y40.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram14
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                     11.175ns (1.753ns logic, 9.422ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     68.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram14 (RAM)
  Requirement:          80.000ns
  Data Path Delay:      10.949ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.572 - 0.626)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y60.AMUX    Tshcko                0.461   slaves/slave2/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave2/ack
    SLICE_X30Y57.A1      net (fanout=2)        1.777   slaves/ipbr[2]_ipb_ack
    SLICE_X30Y57.A       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X14Y62.A1      net (fanout=8)        3.446   ipb_master_in_ipb_ack
    SLICE_X14Y62.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B4      net (fanout=1)        0.825   ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X14Y64.A6      net (fanout=4)        0.336   ipbus/trans/tx_we
    SLICE_X14Y64.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y40.WEA1    net (fanout=65)       3.042   ipbus/trans_out_we
    RAMB16_X0Y40.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram14
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                     10.949ns (1.523ns logic, 9.426ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram14 (RAM)
  Requirement:          80.000ns
  Data Path Delay:      10.539ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.572 - 0.624)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.AMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X30Y57.B4      net (fanout=2)        0.942   slaves/ipbr[0]_ipb_ack
    SLICE_X30Y57.B       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X30Y57.A5      net (fanout=1)        0.222   slaves/fabric/N01
    SLICE_X30Y57.A       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X14Y62.A1      net (fanout=8)        3.446   ipb_master_in_ipb_ack
    SLICE_X14Y62.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B4      net (fanout=1)        0.825   ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X14Y64.A6      net (fanout=4)        0.336   ipbus/trans/tx_we
    SLICE_X14Y64.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y40.WEA1    net (fanout=65)       3.042   ipbus/trans_out_we
    RAMB16_X0Y40.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram14
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                     10.539ns (1.726ns logic, 8.813ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram14 (RAMB16_X0Y40.WEA2), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     68.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram14 (RAM)
  Requirement:          80.000ns
  Data Path Delay:      11.058ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.572 - 0.621)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.AMUX    Tshcko                0.488   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X30Y57.B5      net (fanout=2)        1.551   slaves/ipbr[1]_ipb_ack
    SLICE_X30Y57.B       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X30Y57.A5      net (fanout=1)        0.222   slaves/fabric/N01
    SLICE_X30Y57.A       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X14Y62.A1      net (fanout=8)        3.446   ipb_master_in_ipb_ack
    SLICE_X14Y62.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B4      net (fanout=1)        0.825   ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X14Y64.A6      net (fanout=4)        0.336   ipbus/trans/tx_we
    SLICE_X14Y64.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y40.WEA2    net (fanout=65)       2.875   ipbus/trans_out_we
    RAMB16_X0Y40.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram14
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                     11.058ns (1.803ns logic, 9.255ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram14 (RAM)
  Requirement:          80.000ns
  Data Path Delay:      10.832ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.572 - 0.626)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y60.AMUX    Tshcko                0.461   slaves/slave2/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave2/ack
    SLICE_X30Y57.A1      net (fanout=2)        1.777   slaves/ipbr[2]_ipb_ack
    SLICE_X30Y57.A       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X14Y62.A1      net (fanout=8)        3.446   ipb_master_in_ipb_ack
    SLICE_X14Y62.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B4      net (fanout=1)        0.825   ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X14Y64.A6      net (fanout=4)        0.336   ipbus/trans/tx_we
    SLICE_X14Y64.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y40.WEA2    net (fanout=65)       2.875   ipbus/trans_out_we
    RAMB16_X0Y40.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram14
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                     10.832ns (1.573ns logic, 9.259ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram14 (RAM)
  Requirement:          80.000ns
  Data Path Delay:      10.422ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.572 - 0.624)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y58.AMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X30Y57.B4      net (fanout=2)        0.942   slaves/ipbr[0]_ipb_ack
    SLICE_X30Y57.B       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X30Y57.A5      net (fanout=1)        0.222   slaves/fabric/N01
    SLICE_X30Y57.A       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X14Y62.A1      net (fanout=8)        3.446   ipb_master_in_ipb_ack
    SLICE_X14Y62.A       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B4      net (fanout=1)        0.825   ipbus/trans/sm/tx_we1
    SLICE_X14Y62.B       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X14Y64.A6      net (fanout=4)        0.336   ipbus/trans/tx_we
    SLICE_X14Y64.A       Tilo                  0.203   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X0Y40.WEA2    net (fanout=65)       2.875   ipbus/trans_out_we
    RAMB16_X0Y40.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram14
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                     10.422ns (1.776ns logic, 8.646ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_hit1 * 0.3125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/trans/sm/rmw_result_22_BRB5 (SLICE_X18Y61.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/trans/sm/state_FSM_FFd1 (FF)
  Destination:          ipbus/trans/sm/rmw_result_22_BRB5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 80.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/sm/state_FSM_FFd1 to ipbus/trans/sm/rmw_result_22_BRB5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y62.AQ      Tcko                  0.198   ipbus/trans/sm/state_FSM_FFd3
                                                       ipbus/trans/sm/state_FSM_FFd1
    SLICE_X18Y61.CE      net (fanout=47)       0.173   ipbus/trans/sm/state_FSM_FFd1
    SLICE_X18Y61.CLK     Tckce       (-Th)     0.104   ipbus/trans/sm/rmw_result_22_BRB5
                                                       ipbus/trans/sm/rmw_result_22_BRB5
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.094ns logic, 0.173ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/trans/sm/rmw_result_22_BRB4 (SLICE_X18Y61.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/trans/sm/state_FSM_FFd1 (FF)
  Destination:          ipbus/trans/sm/rmw_result_22_BRB4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 80.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/sm/state_FSM_FFd1 to ipbus/trans/sm/rmw_result_22_BRB4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y62.AQ      Tcko                  0.198   ipbus/trans/sm/state_FSM_FFd3
                                                       ipbus/trans/sm/state_FSM_FFd1
    SLICE_X18Y61.CE      net (fanout=47)       0.173   ipbus/trans/sm/state_FSM_FFd1
    SLICE_X18Y61.CLK     Tckce       (-Th)     0.102   ipbus/trans/sm/rmw_result_22_BRB5
                                                       ipbus/trans/sm/rmw_result_22_BRB4
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.096ns logic, 0.173ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/trans/sm/rmw_result_22_BRB3 (SLICE_X18Y61.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/trans/sm/state_FSM_FFd1 (FF)
  Destination:          ipbus/trans/sm/rmw_result_22_BRB3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 80.000ns
  Destination Clock:    ipb_clk rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/sm/state_FSM_FFd1 to ipbus/trans/sm/rmw_result_22_BRB3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y62.AQ      Tcko                  0.198   ipbus/trans/sm/state_FSM_FFd3
                                                       ipbus/trans/sm/state_FSM_FFd1
    SLICE_X18Y61.CE      net (fanout=47)       0.173   ipbus/trans/sm/state_FSM_FFd1
    SLICE_X18Y61.CLK     Tckce       (-Th)     0.092   ipbus/trans/sm/rmw_result_22_BRB5
                                                       ipbus/trans/sm/rmw_result_22_BRB3
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.106ns logic, 0.173ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_hit1 * 0.3125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 76.876ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X0Y38.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 76.876ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 76.876ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Location pin: RAMB16_X1Y42.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  19.039ns.
--------------------------------------------------------------------------------

Paths for end point gmii_txd<4> (J13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 19.039ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_4 (FF)
  Destination:          gmii_txd<4> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.792ns (Levels of Logic = 1)
  Clock Path Delay:     13.956ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp527.IMUX
    DCM_X0Y1.CLKIN       net (fanout=110)      9.902   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.941   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y74.CLK     net (fanout=950)      1.244   clk125
    -------------------------------------------------  ---------------------------
    Total                                     13.956ns (1.869ns logic, 12.087ns route)
                                                       (13.4% logic, 86.6% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_4 to gmii_txd<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y74.AQ      Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT<2>
                                                       eth/gmii_txd_4
    J13.O                net (fanout=1)        2.020   gmii_txd_4_OBUF
    J13.PAD              Tioop                 2.381   gmii_txd<4>
                                                       gmii_txd_4_OBUF
                                                       gmii_txd<4>
    -------------------------------------------------  ---------------------------
    Total                                      4.792ns (2.772ns logic, 2.020ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<0> (H16.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 18.908ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_0 (FF)
  Destination:          gmii_txd<0> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.655ns (Levels of Logic = 1)
  Clock Path Delay:     13.962ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp527.IMUX
    DCM_X0Y1.CLKIN       net (fanout=110)      9.902   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.941   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y76.CLK     net (fanout=950)      1.250   clk125
    -------------------------------------------------  ---------------------------
    Total                                     13.962ns (1.869ns logic, 12.093ns route)
                                                       (13.4% logic, 86.6% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_0 to gmii_txd<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y76.AQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD
                                                       eth/gmii_txd_0
    H16.O                net (fanout=1)        1.866   gmii_txd_0_OBUF
    H16.PAD              Tioop                 2.381   gmii_txd<0>
                                                       gmii_txd_0_OBUF
                                                       gmii_txd<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.655ns (2.789ns logic, 1.866ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<5> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 18.872ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_5 (FF)
  Destination:          gmii_txd<5> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.652ns (Levels of Logic = 1)
  Clock Path Delay:     13.929ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp527.IMUX
    DCM_X0Y1.CLKIN       net (fanout=110)      9.902   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.941   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y85.CLK     net (fanout=950)      1.217   clk125
    -------------------------------------------------  ---------------------------
    Total                                     13.929ns (1.869ns logic, 12.060ns route)
                                                       (13.4% logic, 86.6% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_5 to gmii_txd<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y85.AQ      Tcko                  0.391   gmii_txd_5_OBUF
                                                       eth/gmii_txd_5
    G14.O                net (fanout=1)        1.880   gmii_txd_5_OBUF
    G14.PAD              Tioop                 2.381   gmii_txd<5>
                                                       gmii_txd_5_OBUF
                                                       gmii_txd<5>
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (2.772ns logic, 1.880ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<2> (K14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 10.738ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_2 (FF)
  Destination:          gmii_txd<2> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Clock Path Delay:     8.392ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp527.IMUX
    DCM_X0Y1.CLKIN       net (fanout=110)      6.155   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.394   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y71.CLK     net (fanout=950)      0.691   clk125
    -------------------------------------------------  ---------------------------
    Total                                      8.392ns (1.152ns logic, 7.240ns route)
                                                       (13.7% logic, 86.3% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_2 to gmii_txd<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y71.AQ      Tcko                  0.200   gmii_txd_2_OBUF
                                                       eth/gmii_txd_2
    K14.O                net (fanout=1)        1.041   gmii_txd_2_OBUF
    K14.PAD              Tioop                 1.396   gmii_txd<2>
                                                       gmii_txd_2_OBUF
                                                       gmii_txd<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (1.596ns logic, 1.041ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<6> (H12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 10.754ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_6 (FF)
  Destination:          gmii_txd<6> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.669ns (Levels of Logic = 1)
  Clock Path Delay:     8.376ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp527.IMUX
    DCM_X0Y1.CLKIN       net (fanout=110)      6.155   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.394   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y83.CLK     net (fanout=950)      0.675   clk125
    -------------------------------------------------  ---------------------------
    Total                                      8.376ns (1.152ns logic, 7.224ns route)
                                                       (13.8% logic, 86.2% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_6 to gmii_txd<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y83.DQ      Tcko                  0.198   gmii_txd_6_OBUF
                                                       eth/gmii_txd_6
    H12.O                net (fanout=1)        1.075   gmii_txd_6_OBUF
    H12.PAD              Tioop                 1.396   gmii_txd<6>
                                                       gmii_txd_6_OBUF
                                                       gmii_txd<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.669ns (1.594ns logic, 1.075ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 10.794ns (clock path + data path - uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.692ns (Levels of Logic = 1)
  Clock Path Delay:     8.393ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp527.IMUX
    DCM_X0Y1.CLKIN       net (fanout=110)      6.155   sysclk_b
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.394   clocks/clk_125_i
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y72.CLK     net (fanout=950)      0.692   clk125
    -------------------------------------------------  ---------------------------
    Total                                      8.393ns (1.152ns logic, 7.241ns route)
                                                       (13.7% logic, 86.3% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y72.BMUX    Tshcko                0.244   gmii_tx_er_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        1.052   gmii_tx_en_OBUF
    H15.PAD              Tioop                 1.396   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (1.640ns logic, 1.052ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp527.IMUX.4
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp533.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp527.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp527.IMUX.1
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp533.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp527.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp527.IMUX.2
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp533.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp527.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp527.IMUX.3
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp533.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp527.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp527.IMUX.6
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp533.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp527.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp527.IMUX.15
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp533.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp527.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_hit1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hit1                        |     25.000ns|     16.000ns|     10.091ns|            0|            0|         6019|        81140|
| TS_clocks_clk_125_i           |     20.000ns|      8.073ns|          N/A|            0|            0|        49427|            0|
| TS_clocks_clk_ipb_i           |     80.000ns|     11.309ns|          N/A|            0|            0|        31713|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      4.105ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        18.731(R)|      SLOW  |        10.794(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        18.808(R)|      SLOW  |        10.853(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        18.908(R)|      SLOW  |        10.889(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        18.808(R)|      SLOW  |        10.871(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        18.641(R)|      SLOW  |        10.738(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        18.771(R)|      SLOW  |        10.819(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        19.039(R)|      SLOW  |        10.974(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        18.872(R)|      SLOW  |        10.863(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        18.687(R)|      SLOW  |        10.754(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        18.741(R)|      SLOW  |        10.801(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    4.105|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   11.309|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 0.398 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       18.731|      SLOW  |       10.794|      FAST  |         0.090|
gmii_tx_er                                     |       18.808|      SLOW  |       10.853|      FAST  |         0.167|
gmii_txd<0>                                    |       18.908|      SLOW  |       10.889|      FAST  |         0.267|
gmii_txd<1>                                    |       18.808|      SLOW  |       10.871|      FAST  |         0.167|
gmii_txd<2>                                    |       18.641|      SLOW  |       10.738|      FAST  |         0.000|
gmii_txd<3>                                    |       18.771|      SLOW  |       10.819|      FAST  |         0.130|
gmii_txd<4>                                    |       19.039|      SLOW  |       10.974|      FAST  |         0.398|
gmii_txd<5>                                    |       18.872|      SLOW  |       10.863|      FAST  |         0.231|
gmii_txd<6>                                    |       18.687|      SLOW  |       10.754|      FAST  |         0.046|
gmii_txd<7>                                    |       18.741|      SLOW  |       10.801|      FAST  |         0.100|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 6  Score: 561  (Setup/Max: 561, Hold: 0)

Constraints cover 89129 paths, 2 nets, and 22802 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Maximum path delay from/to any node:   1.778ns
   Maximum net skew:   0.273ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  19.039ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 22 12:43:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 550 MB



