library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_signed.all;

entity GUTI_MULTIPLI_TEST is
end entity;


architecture arch_test of GUTI_MULTIPLI_TEST is
component BLin_multi_Array is
   port(a, b : in std_logic_vector (7 downto 0);
		  product: out std_logic_vector (15 downto 0));
end component;

	signal X,Y:STD_LOGIC_VECTOR(7 DOWNTO 0);
	signal P :STD_LOGIC_VECTOR(15 DOWNTO 0);

begin

uut: BLin_multi_Array
port map (
a => X,
b => Y,
product => P
);

tb : process
			begin
			wait for 100 ns;
			report "Hello Simulator";
			X<="00000000";
			Y<="00000000";
				for I in 0 to 256 loop
					for J in 0 to 256 loop
						wait for 10 ns;
						assert (P = A*B) report "The Product from 4 bit adder is P= " & integer'image(to_integer(unsigned((P)))) &
							" while the expected A*B = " & integer'image(to_integer(unsigned((A*B)))) severity ERROR;

						B<=B+"0001";
					end loop;
					A<=A+"0001";
				end loop;
			report "Test completed";
			wait;
		end process;
end arch_test;
