{"position": "Packaging Engineer", "company": "Intel Corporation", "profiles": ["Experience Packaging Engineer Intel Corporation July 2008  \u2013 Present (7 years 2 months) Responsible for system level design and development of OEM socket \nDevelopment of socket/connector design guidelines, define all dimensions and tolerances, and created drawing for Intel OEM socket \nWork with cross functional teams (package, electrical, thermal, and load mechanism design team) and socket suppliers to identify and resolve various socket related issues  \nDefine socket mechanical technical performance specification and validation test plan \nDocumentation of analysis, design, and validation procedure for Intel OEM socket  \nProvided technical guidance and worked closely with socket suppliers for quality assurance and control of Intel socket \nMentored junior engineers with hands on analysis and design method \nConduct statistic and tolerance analysis (GTA) to ensure the socket meets all mechanical/electrical requirements \nConduct intensive FEA analysis (ABAQUS and ANSYS) to assess solder joint risk, contact (pin) deformation and stress, integrated package/socket/load mechanism performance, and provide solutions to various socket reliability issues \nTesting fixtures design for the package/socket validation test \nProvide technical support and risk assessment for customers' specific design or product \n \n Packaging Engineer Intel Corporation July 2008  \u2013 Present (7 years 2 months) Responsible for system level design and development of OEM socket \nDevelopment of socket/connector design guidelines, define all dimensions and tolerances, and created drawing for Intel OEM socket \nWork with cross functional teams (package, electrical, thermal, and load mechanism design team) and socket suppliers to identify and resolve various socket related issues  \nDefine socket mechanical technical performance specification and validation test plan \nDocumentation of analysis, design, and validation procedure for Intel OEM socket  \nProvided technical guidance and worked closely with socket suppliers for quality assurance and control of Intel socket \nMentored junior engineers with hands on analysis and design method \nConduct statistic and tolerance analysis (GTA) to ensure the socket meets all mechanical/electrical requirements \nConduct intensive FEA analysis (ABAQUS and ANSYS) to assess solder joint risk, contact (pin) deformation and stress, integrated package/socket/load mechanism performance, and provide solutions to various socket reliability issues \nTesting fixtures design for the package/socket validation test \nProvide technical support and risk assessment for customers' specific design or product \n \n Packaging Engineer Intel Corporation July 2008  \u2013 Present (7 years 2 months) Responsible for system level design and development of OEM socket \nDevelopment of socket/connector design guidelines, define all dimensions and tolerances, and created drawing for Intel OEM socket \nWork with cross functional teams (package, electrical, thermal, and load mechanism design team) and socket suppliers to identify and resolve various socket related issues  \nDefine socket mechanical technical performance specification and validation test plan \nDocumentation of analysis, design, and validation procedure for Intel OEM socket  \nProvided technical guidance and worked closely with socket suppliers for quality assurance and control of Intel socket \nMentored junior engineers with hands on analysis and design method \nConduct statistic and tolerance analysis (GTA) to ensure the socket meets all mechanical/electrical requirements \nConduct intensive FEA analysis (ABAQUS and ANSYS) to assess solder joint risk, contact (pin) deformation and stress, integrated package/socket/load mechanism performance, and provide solutions to various socket reliability issues \nTesting fixtures design for the package/socket validation test \nProvide technical support and risk assessment for customers' specific design or product \n \n Languages English Native or bilingual proficiency Chinese Native or bilingual proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills CPU socket and... Finite Element Analysis Abaqus Solidworks ANSYS LS-DYNA GD&T Computer programing Engineering Microsoft Office Matlab C++ Simulations Manufacturing Skills  CPU socket and... Finite Element Analysis Abaqus Solidworks ANSYS LS-DYNA GD&T Computer programing Engineering Microsoft Office Matlab C++ Simulations Manufacturing CPU socket and... Finite Element Analysis Abaqus Solidworks ANSYS LS-DYNA GD&T Computer programing Engineering Microsoft Office Matlab C++ Simulations Manufacturing CPU socket and... Finite Element Analysis Abaqus Solidworks ANSYS LS-DYNA GD&T Computer programing Engineering Microsoft Office Matlab C++ Simulations Manufacturing Education Oklahoma State University Doctor of Philosophy (PhD),  Mechanical Engineering 2002  \u2013 2006 Tsinghua University BS and MS,  Mechanical Engineering 1981  \u2013 1989 Oklahoma State University Doctor of Philosophy (PhD),  Mechanical Engineering 2002  \u2013 2006 Oklahoma State University Doctor of Philosophy (PhD),  Mechanical Engineering 2002  \u2013 2006 Oklahoma State University Doctor of Philosophy (PhD),  Mechanical Engineering 2002  \u2013 2006 Tsinghua University BS and MS,  Mechanical Engineering 1981  \u2013 1989 Tsinghua University BS and MS,  Mechanical Engineering 1981  \u2013 1989 Tsinghua University BS and MS,  Mechanical Engineering 1981  \u2013 1989 ", "Summary Specialties: Thermal materials for microelectronic packaging \nNanofabrication, particularly nanoimprint lithography; \nMagnetic nanotechnology; Supplier technical management and certification. Summary Specialties: Thermal materials for microelectronic packaging \nNanofabrication, particularly nanoimprint lithography; \nMagnetic nanotechnology; Supplier technical management and certification. Specialties: Thermal materials for microelectronic packaging \nNanofabrication, particularly nanoimprint lithography; \nMagnetic nanotechnology; Supplier technical management and certification. Specialties: Thermal materials for microelectronic packaging \nNanofabrication, particularly nanoimprint lithography; \nMagnetic nanotechnology; Supplier technical management and certification. Experience Sr. Packaging Engineer Intel Corporation October 2010  \u2013 Present (4 years 11 months) Chandler, AZ Materials development for microprocessor packaging focused on thermal solutions; \nSupplier technical management and certification; \n \n2 issued patents and 2 trade secrets Sr. Engineer Seagate Technology July 2008  \u2013  September 2010  (2 years 3 months) Nanoimprinting technology development and applications in next generation of magnetic recording media; Magnetic nanotechnology; Nanofabrication at sub-20nm scale; \n \n2 issued patents, 4 patent applications and 2 trade secrets. Sr. Packaging Engineer Intel Corporation October 2010  \u2013 Present (4 years 11 months) Chandler, AZ Materials development for microprocessor packaging focused on thermal solutions; \nSupplier technical management and certification; \n \n2 issued patents and 2 trade secrets Sr. Packaging Engineer Intel Corporation October 2010  \u2013 Present (4 years 11 months) Chandler, AZ Materials development for microprocessor packaging focused on thermal solutions; \nSupplier technical management and certification; \n \n2 issued patents and 2 trade secrets Sr. Engineer Seagate Technology July 2008  \u2013  September 2010  (2 years 3 months) Nanoimprinting technology development and applications in next generation of magnetic recording media; Magnetic nanotechnology; Nanofabrication at sub-20nm scale; \n \n2 issued patents, 4 patent applications and 2 trade secrets. Sr. Engineer Seagate Technology July 2008  \u2013  September 2010  (2 years 3 months) Nanoimprinting technology development and applications in next generation of magnetic recording media; Magnetic nanotechnology; Nanofabrication at sub-20nm scale; \n \n2 issued patents, 4 patent applications and 2 trade secrets. Education Stanford University MS, PhD,  Materials Science & Engineering 2003  \u2013 2008 Design, fabrication and characterization of sub-100nm synthetic magnetic nanoparticles for biomedical applications using nanoimprint lithography and semiconductor processing techniques \n \n14 peer reviewed publications and 1 patent application Tsinghua University Bachelor's Degree,  Materials Science & Engineering 1995  \u2013 2000 Shijiazhuang No. 1 high school Shijiazhuang No. 1 high school Stanford University MS, PhD,  Materials Science & Engineering 2003  \u2013 2008 Design, fabrication and characterization of sub-100nm synthetic magnetic nanoparticles for biomedical applications using nanoimprint lithography and semiconductor processing techniques \n \n14 peer reviewed publications and 1 patent application Stanford University MS, PhD,  Materials Science & Engineering 2003  \u2013 2008 Design, fabrication and characterization of sub-100nm synthetic magnetic nanoparticles for biomedical applications using nanoimprint lithography and semiconductor processing techniques \n \n14 peer reviewed publications and 1 patent application Stanford University MS, PhD,  Materials Science & Engineering 2003  \u2013 2008 Design, fabrication and characterization of sub-100nm synthetic magnetic nanoparticles for biomedical applications using nanoimprint lithography and semiconductor processing techniques \n \n14 peer reviewed publications and 1 patent application Tsinghua University Bachelor's Degree,  Materials Science & Engineering 1995  \u2013 2000 Tsinghua University Bachelor's Degree,  Materials Science & Engineering 1995  \u2013 2000 Tsinghua University Bachelor's Degree,  Materials Science & Engineering 1995  \u2013 2000 Shijiazhuang No. 1 high school Shijiazhuang No. 1 high school Shijiazhuang No. 1 high school Shijiazhuang No. 1 high school Shijiazhuang No. 1 high school Shijiazhuang No. 1 high school Honors & Awards Obducat Award (1st Prize) Obducat, Sweden 2008 Obducat 2007 Award (1st Prize) for the most innovative development of an industrial application based on nanoimprint lithography technology Burt and Deedee Mcmurtry Fellowship Stanford Unveristy 2003 Obducat Award (1st Prize) Obducat, Sweden 2008 Obducat 2007 Award (1st Prize) for the most innovative development of an industrial application based on nanoimprint lithography technology Obducat Award (1st Prize) Obducat, Sweden 2008 Obducat 2007 Award (1st Prize) for the most innovative development of an industrial application based on nanoimprint lithography technology Obducat Award (1st Prize) Obducat, Sweden 2008 Obducat 2007 Award (1st Prize) for the most innovative development of an industrial application based on nanoimprint lithography technology Burt and Deedee Mcmurtry Fellowship Stanford Unveristy 2003 Burt and Deedee Mcmurtry Fellowship Stanford Unveristy 2003 Burt and Deedee Mcmurtry Fellowship Stanford Unveristy 2003 ", "Summary Specialties:Polymer and inorganic thin film deposition and metrology; Thin film process engineering; Polymer processing and physics; Photolithography; Photoresist chemistry; Polymer structure property relationships. Summary Specialties:Polymer and inorganic thin film deposition and metrology; Thin film process engineering; Polymer processing and physics; Photolithography; Photoresist chemistry; Polymer structure property relationships. Specialties:Polymer and inorganic thin film deposition and metrology; Thin film process engineering; Polymer processing and physics; Photolithography; Photoresist chemistry; Polymer structure property relationships. Specialties:Polymer and inorganic thin film deposition and metrology; Thin film process engineering; Polymer processing and physics; Photolithography; Photoresist chemistry; Polymer structure property relationships. Experience Sr. Packaging Engineer Intel Corporation August 2008  \u2013 Present (7 years 1 month) Polymer Materials RND Research Technical Intern Seagate Technology June 2006  \u2013  September 2006  (4 months) Fabricated nanoporous templates from diblock copolymer films for patterned magnetic media applications. Masters Thesis Research Assistant Indian Institute of Technology, Madras, India January 2001  \u2013  May 2001  (5 months) Successfuly determined glass transition temperatures of fluorescent dye doped nylon blends using fluorescence spectroscopy. Sr. Packaging Engineer Intel Corporation August 2008  \u2013 Present (7 years 1 month) Polymer Materials RND Sr. Packaging Engineer Intel Corporation August 2008  \u2013 Present (7 years 1 month) Polymer Materials RND Research Technical Intern Seagate Technology June 2006  \u2013  September 2006  (4 months) Fabricated nanoporous templates from diblock copolymer films for patterned magnetic media applications. Research Technical Intern Seagate Technology June 2006  \u2013  September 2006  (4 months) Fabricated nanoporous templates from diblock copolymer films for patterned magnetic media applications. Masters Thesis Research Assistant Indian Institute of Technology, Madras, India January 2001  \u2013  May 2001  (5 months) Successfuly determined glass transition temperatures of fluorescent dye doped nylon blends using fluorescence spectroscopy. Masters Thesis Research Assistant Indian Institute of Technology, Madras, India January 2001  \u2013  May 2001  (5 months) Successfuly determined glass transition temperatures of fluorescent dye doped nylon blends using fluorescence spectroscopy. Education University of Massachusetts, Amherst PhD,  Polymer Science and Engineering 2008 Thesis Advisor: Prof. Thomas P. Russell and Prof. James J. Watkins Activities and Societies:\u00a0 Materials Research Society\nSemiconductor Research Corporation\nAmerican Physical Society University of Massachusetts, Amherst M.S.,,  Polymer Science and Engineering 2003 Indian Institute of Technology, Madras M.Sc.,,  Chemistry 2001 Bharathidasan University B.Sc.,,  Chemistry 1999 University of Massachusetts, Amherst PhD,  Polymer Science and Engineering 2008 Thesis Advisor: Prof. Thomas P. Russell and Prof. James J. Watkins Activities and Societies:\u00a0 Materials Research Society\nSemiconductor Research Corporation\nAmerican Physical Society University of Massachusetts, Amherst PhD,  Polymer Science and Engineering 2008 Thesis Advisor: Prof. Thomas P. Russell and Prof. James J. Watkins Activities and Societies:\u00a0 Materials Research Society\nSemiconductor Research Corporation\nAmerican Physical Society University of Massachusetts, Amherst PhD,  Polymer Science and Engineering 2008 Thesis Advisor: Prof. Thomas P. Russell and Prof. James J. Watkins Activities and Societies:\u00a0 Materials Research Society\nSemiconductor Research Corporation\nAmerican Physical Society University of Massachusetts, Amherst M.S.,,  Polymer Science and Engineering 2003 University of Massachusetts, Amherst M.S.,,  Polymer Science and Engineering 2003 University of Massachusetts, Amherst M.S.,,  Polymer Science and Engineering 2003 Indian Institute of Technology, Madras M.Sc.,,  Chemistry 2001 Indian Institute of Technology, Madras M.Sc.,,  Chemistry 2001 Indian Institute of Technology, Madras M.Sc.,,  Chemistry 2001 Bharathidasan University B.Sc.,,  Chemistry 1999 Bharathidasan University B.Sc.,,  Chemistry 1999 Bharathidasan University B.Sc.,,  Chemistry 1999 ", "Summary Specialties:Polymers; surface science and engineering; Chemical engineering; microelectronics packaging; Si wet and dry etching. Summary Specialties:Polymers; surface science and engineering; Chemical engineering; microelectronics packaging; Si wet and dry etching. Specialties:Polymers; surface science and engineering; Chemical engineering; microelectronics packaging; Si wet and dry etching. Specialties:Polymers; surface science and engineering; Chemical engineering; microelectronics packaging; Si wet and dry etching. Experience Senior Packaging Engineer Intel Corporation August 2010  \u2013 Present (5 years 1 month) Material Technology Development: Capillary Underfill Project Lead (10nm) \nAssembly Test Technology Development MEMS Packaging Engineer Spatial Photonics, Inc. January 2009  \u2013  August 2010  (1 year 8 months) Packaging of micro-mirror MEMS devices \nAnti-stiction coating \nSurface characterization \nSurface micro-machining Senior Packaging Engineer Intel Corporation August 2010  \u2013 Present (5 years 1 month) Material Technology Development: Capillary Underfill Project Lead (10nm) \nAssembly Test Technology Development Senior Packaging Engineer Intel Corporation August 2010  \u2013 Present (5 years 1 month) Material Technology Development: Capillary Underfill Project Lead (10nm) \nAssembly Test Technology Development MEMS Packaging Engineer Spatial Photonics, Inc. January 2009  \u2013  August 2010  (1 year 8 months) Packaging of micro-mirror MEMS devices \nAnti-stiction coating \nSurface characterization \nSurface micro-machining MEMS Packaging Engineer Spatial Photonics, Inc. January 2009  \u2013  August 2010  (1 year 8 months) Packaging of micro-mirror MEMS devices \nAnti-stiction coating \nSurface characterization \nSurface micro-machining Skills MEMS Semiconductors Nanotechnology Materials Science Thin Films Failure Analysis Characterization Surface Chemistry Chemical Engineering Nanomaterials Materials Polymers Microelectronics Design of Experiments Manufacturing Skills  MEMS Semiconductors Nanotechnology Materials Science Thin Films Failure Analysis Characterization Surface Chemistry Chemical Engineering Nanomaterials Materials Polymers Microelectronics Design of Experiments Manufacturing MEMS Semiconductors Nanotechnology Materials Science Thin Films Failure Analysis Characterization Surface Chemistry Chemical Engineering Nanomaterials Materials Polymers Microelectronics Design of Experiments Manufacturing MEMS Semiconductors Nanotechnology Materials Science Thin Films Failure Analysis Characterization Surface Chemistry Chemical Engineering Nanomaterials Materials Polymers Microelectronics Design of Experiments Manufacturing Education Georgia Institute of Technology PhD,  Chemical Engineering 2003  \u2013 2008 Surface wetting/dewetting and interface adhesion for polymers and Si based materials: \nPolymers for nano-structured surface;  \nWater-repellent surfaces;  \nSilane surface treatment;  \nParylene conformal coating for microelectronics;  \nCNT growth and application; \nSol-gel process;  \nSi surface texturing. Zhejiang University Master,  Chemical Engineering 1998  \u2013 2001 Studied in the state key lab of Polymerization Reaction Engineering.  \nRubber grafted PVC high impact resistant materials Georgia Institute of Technology PhD,  Chemical Engineering 2003  \u2013 2008 Surface wetting/dewetting and interface adhesion for polymers and Si based materials: \nPolymers for nano-structured surface;  \nWater-repellent surfaces;  \nSilane surface treatment;  \nParylene conformal coating for microelectronics;  \nCNT growth and application; \nSol-gel process;  \nSi surface texturing. Georgia Institute of Technology PhD,  Chemical Engineering 2003  \u2013 2008 Surface wetting/dewetting and interface adhesion for polymers and Si based materials: \nPolymers for nano-structured surface;  \nWater-repellent surfaces;  \nSilane surface treatment;  \nParylene conformal coating for microelectronics;  \nCNT growth and application; \nSol-gel process;  \nSi surface texturing. Georgia Institute of Technology PhD,  Chemical Engineering 2003  \u2013 2008 Surface wetting/dewetting and interface adhesion for polymers and Si based materials: \nPolymers for nano-structured surface;  \nWater-repellent surfaces;  \nSilane surface treatment;  \nParylene conformal coating for microelectronics;  \nCNT growth and application; \nSol-gel process;  \nSi surface texturing. Zhejiang University Master,  Chemical Engineering 1998  \u2013 2001 Studied in the state key lab of Polymerization Reaction Engineering.  \nRubber grafted PVC high impact resistant materials Zhejiang University Master,  Chemical Engineering 1998  \u2013 2001 Studied in the state key lab of Polymerization Reaction Engineering.  \nRubber grafted PVC high impact resistant materials Zhejiang University Master,  Chemical Engineering 1998  \u2013 2001 Studied in the state key lab of Polymerization Reaction Engineering.  \nRubber grafted PVC high impact resistant materials ", "Experience Staff Packaging Engineer Intel Corporation April 2008  \u2013  March 2013  (5 years) Chandler Senior Packaging Engineer Intel Corporation August 2003  \u2013  March 2008  (4 years 8 months) Chandler, AZ Senior Opto-Mechanical Engineer Intel Corporation November 2001  \u2013  August 2003  (1 year 10 months) Fremont, CA Member of Technical Staff Lucent Technology/Agere System January 2001  \u2013  November 2001  (11 months) Allentown, Pennsylvania Area Engineering Intern Motorola Inc. July 1996  \u2013  September 1996  (3 months) Schaumburg, IL Research Assistant City University of Hong Kong April 1994  \u2013  July 1995  (1 year 4 months) Hong Kong, China Mechanical Engineer Special Design Institute of Ministry of Railways of P.R. China March 1992  \u2013  April 1994  (2 years 2 months) Beijing, China Staff Packaging Engineer Intel Corporation April 2008  \u2013  March 2013  (5 years) Chandler Staff Packaging Engineer Intel Corporation April 2008  \u2013  March 2013  (5 years) Chandler Senior Packaging Engineer Intel Corporation August 2003  \u2013  March 2008  (4 years 8 months) Chandler, AZ Senior Packaging Engineer Intel Corporation August 2003  \u2013  March 2008  (4 years 8 months) Chandler, AZ Senior Opto-Mechanical Engineer Intel Corporation November 2001  \u2013  August 2003  (1 year 10 months) Fremont, CA Senior Opto-Mechanical Engineer Intel Corporation November 2001  \u2013  August 2003  (1 year 10 months) Fremont, CA Member of Technical Staff Lucent Technology/Agere System January 2001  \u2013  November 2001  (11 months) Allentown, Pennsylvania Area Member of Technical Staff Lucent Technology/Agere System January 2001  \u2013  November 2001  (11 months) Allentown, Pennsylvania Area Engineering Intern Motorola Inc. July 1996  \u2013  September 1996  (3 months) Schaumburg, IL Engineering Intern Motorola Inc. July 1996  \u2013  September 1996  (3 months) Schaumburg, IL Research Assistant City University of Hong Kong April 1994  \u2013  July 1995  (1 year 4 months) Hong Kong, China Research Assistant City University of Hong Kong April 1994  \u2013  July 1995  (1 year 4 months) Hong Kong, China Mechanical Engineer Special Design Institute of Ministry of Railways of P.R. China March 1992  \u2013  April 1994  (2 years 2 months) Beijing, China Mechanical Engineer Special Design Institute of Ministry of Railways of P.R. China March 1992  \u2013  April 1994  (2 years 2 months) Beijing, China Languages Chinese Chinese Chinese Skills Semiconductors Electronics Packaging Solid Mechanics Finite Element Analysis... Experimental Mechanics Mechanical Design using... Tolerance Analysis and... Thermal Analysis & Test Characterization Reliability Analysis Failure Analysis Engineering Statistics Design of Experiments Metal and Polymer... Solder & Bonding SMT Analysis Data Acquisition and... Software Development... MEMS Reliability Engineering Abaqus JMP Finite Element Analysis CAD Reliability Simulations Thermal Manufacturing See 13+ \u00a0 \u00a0 See less Skills  Semiconductors Electronics Packaging Solid Mechanics Finite Element Analysis... Experimental Mechanics Mechanical Design using... Tolerance Analysis and... Thermal Analysis & Test Characterization Reliability Analysis Failure Analysis Engineering Statistics Design of Experiments Metal and Polymer... Solder & Bonding SMT Analysis Data Acquisition and... Software Development... MEMS Reliability Engineering Abaqus JMP Finite Element Analysis CAD Reliability Simulations Thermal Manufacturing See 13+ \u00a0 \u00a0 See less Semiconductors Electronics Packaging Solid Mechanics Finite Element Analysis... Experimental Mechanics Mechanical Design using... Tolerance Analysis and... Thermal Analysis & Test Characterization Reliability Analysis Failure Analysis Engineering Statistics Design of Experiments Metal and Polymer... Solder & Bonding SMT Analysis Data Acquisition and... Software Development... MEMS Reliability Engineering Abaqus JMP Finite Element Analysis CAD Reliability Simulations Thermal Manufacturing See 13+ \u00a0 \u00a0 See less Semiconductors Electronics Packaging Solid Mechanics Finite Element Analysis... Experimental Mechanics Mechanical Design using... Tolerance Analysis and... Thermal Analysis & Test Characterization Reliability Analysis Failure Analysis Engineering Statistics Design of Experiments Metal and Polymer... Solder & Bonding SMT Analysis Data Acquisition and... Software Development... MEMS Reliability Engineering Abaqus JMP Finite Element Analysis CAD Reliability Simulations Thermal Manufacturing See 13+ \u00a0 \u00a0 See less Education Georgia Institute of Technology Doctor of Philosophy (PhD) 1997  \u2013 2000 State University of New York at Stony Brook 1995  \u2013 1997 Northern Jiaotong University Master's degree 1989  \u2013 1992 Tsinghua University Bachelor's degree 1984  \u2013 1989 Georgia Institute of Technology Doctor of Philosophy (PhD) 1997  \u2013 2000 Georgia Institute of Technology Doctor of Philosophy (PhD) 1997  \u2013 2000 Georgia Institute of Technology Doctor of Philosophy (PhD) 1997  \u2013 2000 State University of New York at Stony Brook 1995  \u2013 1997 State University of New York at Stony Brook 1995  \u2013 1997 State University of New York at Stony Brook 1995  \u2013 1997 Northern Jiaotong University Master's degree 1989  \u2013 1992 Northern Jiaotong University Master's degree 1989  \u2013 1992 Northern Jiaotong University Master's degree 1989  \u2013 1992 Tsinghua University Bachelor's degree 1984  \u2013 1989 Tsinghua University Bachelor's degree 1984  \u2013 1989 Tsinghua University Bachelor's degree 1984  \u2013 1989 ", "Summary 2003 - LA Corp Intern \n2004 - Intel Corp Intern \n2005 -> Present - Packaging Engineer @ Intel Specialties:Package Engineering - Electronics Product Packaging, Fragility. Supply Chain Modeling. Environmental Responsibility. Summary 2003 - LA Corp Intern \n2004 - Intel Corp Intern \n2005 -> Present - Packaging Engineer @ Intel Specialties:Package Engineering - Electronics Product Packaging, Fragility. Supply Chain Modeling. Environmental Responsibility. 2003 - LA Corp Intern \n2004 - Intel Corp Intern \n2005 -> Present - Packaging Engineer @ Intel Specialties:Package Engineering - Electronics Product Packaging, Fragility. Supply Chain Modeling. Environmental Responsibility. 2003 - LA Corp Intern \n2004 - Intel Corp Intern \n2005 -> Present - Packaging Engineer @ Intel Specialties:Package Engineering - Electronics Product Packaging, Fragility. Supply Chain Modeling. Environmental Responsibility. Experience Sr. Packaging Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Chandler, AZ In charge of new product introduction for Intel\u2019s Supply Chain, specifically 300mm Wafer shipments worldwide maintaining quality. Designed and tested Sample Shipping container for small qty CPU shipments to potential customers. Responsible for groups cost savings efforts tracking and reporting, summarizing multiple programs and reporting out millions of dollars in savings quarterly. Managed CPLG\u2019s packaging engineering lab for over a year, maintaining equipment and ensuring testing accuracy. Packaging Engineer Intel Corporation July 2004  \u2013  April 2014  (9 years 10 months) Chandler, AZ In charge of new product introduction for Intel\u2019s Supply Chain, specifically 300mm Wafer shipments worldwide maintaining quality. Designed and tested Sample Shipping container for small qty CPU shipments to potential customers. Responsible for groups cost savings efforts tracking and reporting, summarizing multiple programs and reporting out millions of dollars in savings quarterly. Managed CPLG\u2019s packaging engineering lab for over a year, maintaining equipment and ensuring testing accuracy. Community Service Officer - University Police Dept Cal Poly State University September 2000  \u2013  June 2004  (3 years 10 months) San Luis Obispo, California Area Front Counter Supervisor - 2003-2004 Intern LA Corp June 2003  \u2013  August 2003  (3 months) Responsible for recycle material content, product quality. Sr. Packaging Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Chandler, AZ In charge of new product introduction for Intel\u2019s Supply Chain, specifically 300mm Wafer shipments worldwide maintaining quality. Designed and tested Sample Shipping container for small qty CPU shipments to potential customers. Responsible for groups cost savings efforts tracking and reporting, summarizing multiple programs and reporting out millions of dollars in savings quarterly. Managed CPLG\u2019s packaging engineering lab for over a year, maintaining equipment and ensuring testing accuracy. Sr. Packaging Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Chandler, AZ In charge of new product introduction for Intel\u2019s Supply Chain, specifically 300mm Wafer shipments worldwide maintaining quality. Designed and tested Sample Shipping container for small qty CPU shipments to potential customers. Responsible for groups cost savings efforts tracking and reporting, summarizing multiple programs and reporting out millions of dollars in savings quarterly. Managed CPLG\u2019s packaging engineering lab for over a year, maintaining equipment and ensuring testing accuracy. Packaging Engineer Intel Corporation July 2004  \u2013  April 2014  (9 years 10 months) Chandler, AZ In charge of new product introduction for Intel\u2019s Supply Chain, specifically 300mm Wafer shipments worldwide maintaining quality. Designed and tested Sample Shipping container for small qty CPU shipments to potential customers. Responsible for groups cost savings efforts tracking and reporting, summarizing multiple programs and reporting out millions of dollars in savings quarterly. Managed CPLG\u2019s packaging engineering lab for over a year, maintaining equipment and ensuring testing accuracy. Packaging Engineer Intel Corporation July 2004  \u2013  April 2014  (9 years 10 months) Chandler, AZ In charge of new product introduction for Intel\u2019s Supply Chain, specifically 300mm Wafer shipments worldwide maintaining quality. Designed and tested Sample Shipping container for small qty CPU shipments to potential customers. Responsible for groups cost savings efforts tracking and reporting, summarizing multiple programs and reporting out millions of dollars in savings quarterly. Managed CPLG\u2019s packaging engineering lab for over a year, maintaining equipment and ensuring testing accuracy. Community Service Officer - University Police Dept Cal Poly State University September 2000  \u2013  June 2004  (3 years 10 months) San Luis Obispo, California Area Front Counter Supervisor - 2003-2004 Community Service Officer - University Police Dept Cal Poly State University September 2000  \u2013  June 2004  (3 years 10 months) San Luis Obispo, California Area Front Counter Supervisor - 2003-2004 Intern LA Corp June 2003  \u2013  August 2003  (3 months) Responsible for recycle material content, product quality. Intern LA Corp June 2003  \u2013  August 2003  (3 months) Responsible for recycle material content, product quality. Skills Packaging Engineering Electronics Packaging Supply Chain Management Artios CAD Solidworks TOPS Engineering Supply Chain ArtiosCAD Materials Testing Packaging Engineering Product Development Manufacturing Program Management Continuous Improvement Lean Manufacturing See 2+ \u00a0 \u00a0 See less Skills  Packaging Engineering Electronics Packaging Supply Chain Management Artios CAD Solidworks TOPS Engineering Supply Chain ArtiosCAD Materials Testing Packaging Engineering Product Development Manufacturing Program Management Continuous Improvement Lean Manufacturing See 2+ \u00a0 \u00a0 See less Packaging Engineering Electronics Packaging Supply Chain Management Artios CAD Solidworks TOPS Engineering Supply Chain ArtiosCAD Materials Testing Packaging Engineering Product Development Manufacturing Program Management Continuous Improvement Lean Manufacturing See 2+ \u00a0 \u00a0 See less Packaging Engineering Electronics Packaging Supply Chain Management Artios CAD Solidworks TOPS Engineering Supply Chain ArtiosCAD Materials Testing Packaging Engineering Product Development Manufacturing Program Management Continuous Improvement Lean Manufacturing See 2+ \u00a0 \u00a0 See less Education Cal Poly San Luis Obispo Industrial Technology,  Packaging 2000  \u2013 2004 Activities and Societies:\u00a0 Industrial Technology Society ,  CPPA - Poly Pack ,  Kappa Sigma Cal Poly San Luis Obispo Industrial Technology,  Packaging 2000  \u2013 2004 Activities and Societies:\u00a0 Industrial Technology Society ,  CPPA - Poly Pack ,  Kappa Sigma Cal Poly San Luis Obispo Industrial Technology,  Packaging 2000  \u2013 2004 Activities and Societies:\u00a0 Industrial Technology Society ,  CPPA - Poly Pack ,  Kappa Sigma Cal Poly San Luis Obispo Industrial Technology,  Packaging 2000  \u2013 2004 Activities and Societies:\u00a0 Industrial Technology Society ,  CPPA - Poly Pack ,  Kappa Sigma Honors & Awards Additional Honors & Awards Nominated 2003 Cal Poly, Student Employee of the Year \n2nd place in AICC's Fourth Student Design Competition \n \nIntel Excellence Award - 2006 \nCPLG Divisonal Recognition Award - 2006/2011 Additional Honors & Awards Nominated 2003 Cal Poly, Student Employee of the Year \n2nd place in AICC's Fourth Student Design Competition \n \nIntel Excellence Award - 2006 \nCPLG Divisonal Recognition Award - 2006/2011 Additional Honors & Awards Nominated 2003 Cal Poly, Student Employee of the Year \n2nd place in AICC's Fourth Student Design Competition \n \nIntel Excellence Award - 2006 \nCPLG Divisonal Recognition Award - 2006/2011 Additional Honors & Awards Nominated 2003 Cal Poly, Student Employee of the Year \n2nd place in AICC's Fourth Student Design Competition \n \nIntel Excellence Award - 2006 \nCPLG Divisonal Recognition Award - 2006/2011 ", "Summary Extensive project/product management experience in the field of manufacturing with scope of experience that covers both technical and business areas. \n \nExpertise \n \n(1) End to end technical project management  \n(2) Semiconductor package design & enabling (Flip Chip, Wire bond, Stacked & CSP). \n(2) Source supplier identification, audit, selection & management  \n(3) Identify problem & implement solution, utilizing FMEA, 7-steps & Six Sigma  \n(4) Supply line management & contract negotiation \n(5) Cost saving project identification & design programs to achieve goals Summary Extensive project/product management experience in the field of manufacturing with scope of experience that covers both technical and business areas. \n \nExpertise \n \n(1) End to end technical project management  \n(2) Semiconductor package design & enabling (Flip Chip, Wire bond, Stacked & CSP). \n(2) Source supplier identification, audit, selection & management  \n(3) Identify problem & implement solution, utilizing FMEA, 7-steps & Six Sigma  \n(4) Supply line management & contract negotiation \n(5) Cost saving project identification & design programs to achieve goals Extensive project/product management experience in the field of manufacturing with scope of experience that covers both technical and business areas. \n \nExpertise \n \n(1) End to end technical project management  \n(2) Semiconductor package design & enabling (Flip Chip, Wire bond, Stacked & CSP). \n(2) Source supplier identification, audit, selection & management  \n(3) Identify problem & implement solution, utilizing FMEA, 7-steps & Six Sigma  \n(4) Supply line management & contract negotiation \n(5) Cost saving project identification & design programs to achieve goals Extensive project/product management experience in the field of manufacturing with scope of experience that covers both technical and business areas. \n \nExpertise \n \n(1) End to end technical project management  \n(2) Semiconductor package design & enabling (Flip Chip, Wire bond, Stacked & CSP). \n(2) Source supplier identification, audit, selection & management  \n(3) Identify problem & implement solution, utilizing FMEA, 7-steps & Six Sigma  \n(4) Supply line management & contract negotiation \n(5) Cost saving project identification & design programs to achieve goals Experience Sr Packaging Engineer / Supplier Development Engineer DNF March 2009  \u2013 Present (6 years 6 months) Product introduction (NPI) ownership for the Storage and Security products. Own establishing supplier quality/delivery performance for medical and electronics market. \n \n\u00b7\tDesign substrate layout for BGA (flip chip and wire bond), using Allegro/APD tool. \n\u00b7\tWork with design team to optimize the substrate routing and make recommendation on possible package options (wire bond or flip chip) based on package size/cost. \n\u00b7\tWork closely with assembly subcons on first article and HVM issues. Including Pb free validation. \n\u00b7\tDevelop/implement CIP (Continuous Improvement Plan) for voyager storage series, resulting in 25% improvement in quality and delivery performance YTD. Fab Repair Enabling Engineer Intel Corporation April 2003  \u2013  September 2008  (5 years 6 months) \u00b7\tAchieved >$10M saving per year for 2 consecutive years by enabling repair loop for high dollar Intel fab spare parts. Part lists include; Robots, pumps, power supply, RF generators, valves, circuit boards, chillers, computers, and etch chambers. \n\u00b7\tEnd to End project management that includes; projects identification based on severity or cost, supplier selection, audit, suppliers capability validation, contract neg & qual management from start to finish \n\u00b7\tWorked with top 6 OEM fab equipment suppliers to Intel on FOI (Fail On Install) reduction. Reducing reject rates from 10,000s to 100s of DPM per year. Utilizing Six Sigma, 7-step problem solving and FMEA. Repair Enabling Engr Intel 2005  \u2013  2008  (3 years) CPU Passive Component Engineer Intel Corporation September 2001  \u2013  April 2003  (1 year 8 months) Owned enabling of the next generation passive components for Intel CPUs and ensuring supplier health for HVM products. \n \n\u00b7\tEnabled and delivered next generation CPU passive components for Intel products on schedule through strategic supplier selection and supplier technology roadmap alignment. \n\u00b7\tAchieved 25% performance improvement year to year, through supplier management techniques such as Audit, (QIS) Quality Improvement systems, (CIP) Continuous Improvement Plan, technology roadmap alignment and ramp readiness.  \n\u00b7\tDrove TDK and Murata to achieve Intel PQS (Preferred Quality Supplier) Award. \n\u00b7\tInfluenced suppliers Technology/Quality roadmap to meet stringent Intel CPU requirements. Handheld Product Packaging Engineer Intel Corporation June 2000  \u2013  September 2001  (1 year 4 months) Lead the team to enable Intel\u2019s first multi-stacked package.  \n \n\u00b7\tMet package form/fit/function target requirement by enabling high pin count, low profile stacked die package - Developed 0.65mm and 0.5mm fine ball pitch/lead free packages in 12x12mm, and 13x13mm from factors for handheld products. \n\u00b7\tEnabled 3 dies stacked packages through a detailed DOE that included multiple types of packages with tape and BT substrates. Focusing on thickness, reliability and cost.  \n\u00b7\tPerformed packaged characterization for thermal, electrical and mechanical/reliability. \n\u00b7\tManaged top 3 assembly subcontractors (Amkor, ChipPAC and ASE). Performed supplier audits. Sr Packaging Engineer Intel Corporation April 1995  \u2013  June 2000  (5 years 3 months) Responsible for package design/enabling for first generation of Intel designed chipsets. \n \n\u00b7\tAchieved 33% total cost reduction by switching from QFP packages to PBGA packages. \n\u00b7\tLed supplier management activities for both assembly subcontractors and package substrates through technology alignment to identify preferred suppler for chipset products.  \n. Enabled highball density PBGA and TBGA package (324 & 492 balls) for Intel chipset products. In order to utilize smaller form factor packages to reduce total cost. \n\u00b7\tEnabled flip-chip technology for first Intel chipsets by switching from wire bond to flip-chip technology, utilized flip chip test dies, and validated performance through electrical, thermal and mechanical tests. Packaging Engineer Intel Corporation April 1990  \u2013  April 1995  (5 years 1 month) Responsible for ensuring target parts for Intel offshore subcontractors meet design rules/performance spec. \n \n\u00b7\tEnsured products meet Intel assembly design rule. Designed custom QFP and SQFP packages in the cases that off the shelf parts did not meet assembly design rules. \n\u00b7\tPerformed package reliability test for each new product to ensure compliance to Intel package reliability requirement. \n\u00b7\tPerformed supplier audit and quality improvement projects. \n\u00b7\tWorked with Amkor, ChipPAC and ASE to support Intel packaging roadmaps and specifications. Sr Packaging Engineer / Supplier Development Engineer DNF March 2009  \u2013 Present (6 years 6 months) Product introduction (NPI) ownership for the Storage and Security products. Own establishing supplier quality/delivery performance for medical and electronics market. \n \n\u00b7\tDesign substrate layout for BGA (flip chip and wire bond), using Allegro/APD tool. \n\u00b7\tWork with design team to optimize the substrate routing and make recommendation on possible package options (wire bond or flip chip) based on package size/cost. \n\u00b7\tWork closely with assembly subcons on first article and HVM issues. Including Pb free validation. \n\u00b7\tDevelop/implement CIP (Continuous Improvement Plan) for voyager storage series, resulting in 25% improvement in quality and delivery performance YTD. Sr Packaging Engineer / Supplier Development Engineer DNF March 2009  \u2013 Present (6 years 6 months) Product introduction (NPI) ownership for the Storage and Security products. Own establishing supplier quality/delivery performance for medical and electronics market. \n \n\u00b7\tDesign substrate layout for BGA (flip chip and wire bond), using Allegro/APD tool. \n\u00b7\tWork with design team to optimize the substrate routing and make recommendation on possible package options (wire bond or flip chip) based on package size/cost. \n\u00b7\tWork closely with assembly subcons on first article and HVM issues. Including Pb free validation. \n\u00b7\tDevelop/implement CIP (Continuous Improvement Plan) for voyager storage series, resulting in 25% improvement in quality and delivery performance YTD. Fab Repair Enabling Engineer Intel Corporation April 2003  \u2013  September 2008  (5 years 6 months) \u00b7\tAchieved >$10M saving per year for 2 consecutive years by enabling repair loop for high dollar Intel fab spare parts. Part lists include; Robots, pumps, power supply, RF generators, valves, circuit boards, chillers, computers, and etch chambers. \n\u00b7\tEnd to End project management that includes; projects identification based on severity or cost, supplier selection, audit, suppliers capability validation, contract neg & qual management from start to finish \n\u00b7\tWorked with top 6 OEM fab equipment suppliers to Intel on FOI (Fail On Install) reduction. Reducing reject rates from 10,000s to 100s of DPM per year. Utilizing Six Sigma, 7-step problem solving and FMEA. Fab Repair Enabling Engineer Intel Corporation April 2003  \u2013  September 2008  (5 years 6 months) \u00b7\tAchieved >$10M saving per year for 2 consecutive years by enabling repair loop for high dollar Intel fab spare parts. Part lists include; Robots, pumps, power supply, RF generators, valves, circuit boards, chillers, computers, and etch chambers. \n\u00b7\tEnd to End project management that includes; projects identification based on severity or cost, supplier selection, audit, suppliers capability validation, contract neg & qual management from start to finish \n\u00b7\tWorked with top 6 OEM fab equipment suppliers to Intel on FOI (Fail On Install) reduction. Reducing reject rates from 10,000s to 100s of DPM per year. Utilizing Six Sigma, 7-step problem solving and FMEA. Repair Enabling Engr Intel 2005  \u2013  2008  (3 years) Repair Enabling Engr Intel 2005  \u2013  2008  (3 years) CPU Passive Component Engineer Intel Corporation September 2001  \u2013  April 2003  (1 year 8 months) Owned enabling of the next generation passive components for Intel CPUs and ensuring supplier health for HVM products. \n \n\u00b7\tEnabled and delivered next generation CPU passive components for Intel products on schedule through strategic supplier selection and supplier technology roadmap alignment. \n\u00b7\tAchieved 25% performance improvement year to year, through supplier management techniques such as Audit, (QIS) Quality Improvement systems, (CIP) Continuous Improvement Plan, technology roadmap alignment and ramp readiness.  \n\u00b7\tDrove TDK and Murata to achieve Intel PQS (Preferred Quality Supplier) Award. \n\u00b7\tInfluenced suppliers Technology/Quality roadmap to meet stringent Intel CPU requirements. CPU Passive Component Engineer Intel Corporation September 2001  \u2013  April 2003  (1 year 8 months) Owned enabling of the next generation passive components for Intel CPUs and ensuring supplier health for HVM products. \n \n\u00b7\tEnabled and delivered next generation CPU passive components for Intel products on schedule through strategic supplier selection and supplier technology roadmap alignment. \n\u00b7\tAchieved 25% performance improvement year to year, through supplier management techniques such as Audit, (QIS) Quality Improvement systems, (CIP) Continuous Improvement Plan, technology roadmap alignment and ramp readiness.  \n\u00b7\tDrove TDK and Murata to achieve Intel PQS (Preferred Quality Supplier) Award. \n\u00b7\tInfluenced suppliers Technology/Quality roadmap to meet stringent Intel CPU requirements. Handheld Product Packaging Engineer Intel Corporation June 2000  \u2013  September 2001  (1 year 4 months) Lead the team to enable Intel\u2019s first multi-stacked package.  \n \n\u00b7\tMet package form/fit/function target requirement by enabling high pin count, low profile stacked die package - Developed 0.65mm and 0.5mm fine ball pitch/lead free packages in 12x12mm, and 13x13mm from factors for handheld products. \n\u00b7\tEnabled 3 dies stacked packages through a detailed DOE that included multiple types of packages with tape and BT substrates. Focusing on thickness, reliability and cost.  \n\u00b7\tPerformed packaged characterization for thermal, electrical and mechanical/reliability. \n\u00b7\tManaged top 3 assembly subcontractors (Amkor, ChipPAC and ASE). Performed supplier audits. Handheld Product Packaging Engineer Intel Corporation June 2000  \u2013  September 2001  (1 year 4 months) Lead the team to enable Intel\u2019s first multi-stacked package.  \n \n\u00b7\tMet package form/fit/function target requirement by enabling high pin count, low profile stacked die package - Developed 0.65mm and 0.5mm fine ball pitch/lead free packages in 12x12mm, and 13x13mm from factors for handheld products. \n\u00b7\tEnabled 3 dies stacked packages through a detailed DOE that included multiple types of packages with tape and BT substrates. Focusing on thickness, reliability and cost.  \n\u00b7\tPerformed packaged characterization for thermal, electrical and mechanical/reliability. \n\u00b7\tManaged top 3 assembly subcontractors (Amkor, ChipPAC and ASE). Performed supplier audits. Sr Packaging Engineer Intel Corporation April 1995  \u2013  June 2000  (5 years 3 months) Responsible for package design/enabling for first generation of Intel designed chipsets. \n \n\u00b7\tAchieved 33% total cost reduction by switching from QFP packages to PBGA packages. \n\u00b7\tLed supplier management activities for both assembly subcontractors and package substrates through technology alignment to identify preferred suppler for chipset products.  \n. Enabled highball density PBGA and TBGA package (324 & 492 balls) for Intel chipset products. In order to utilize smaller form factor packages to reduce total cost. \n\u00b7\tEnabled flip-chip technology for first Intel chipsets by switching from wire bond to flip-chip technology, utilized flip chip test dies, and validated performance through electrical, thermal and mechanical tests. Sr Packaging Engineer Intel Corporation April 1995  \u2013  June 2000  (5 years 3 months) Responsible for package design/enabling for first generation of Intel designed chipsets. \n \n\u00b7\tAchieved 33% total cost reduction by switching from QFP packages to PBGA packages. \n\u00b7\tLed supplier management activities for both assembly subcontractors and package substrates through technology alignment to identify preferred suppler for chipset products.  \n. Enabled highball density PBGA and TBGA package (324 & 492 balls) for Intel chipset products. In order to utilize smaller form factor packages to reduce total cost. \n\u00b7\tEnabled flip-chip technology for first Intel chipsets by switching from wire bond to flip-chip technology, utilized flip chip test dies, and validated performance through electrical, thermal and mechanical tests. Packaging Engineer Intel Corporation April 1990  \u2013  April 1995  (5 years 1 month) Responsible for ensuring target parts for Intel offshore subcontractors meet design rules/performance spec. \n \n\u00b7\tEnsured products meet Intel assembly design rule. Designed custom QFP and SQFP packages in the cases that off the shelf parts did not meet assembly design rules. \n\u00b7\tPerformed package reliability test for each new product to ensure compliance to Intel package reliability requirement. \n\u00b7\tPerformed supplier audit and quality improvement projects. \n\u00b7\tWorked with Amkor, ChipPAC and ASE to support Intel packaging roadmaps and specifications. Packaging Engineer Intel Corporation April 1990  \u2013  April 1995  (5 years 1 month) Responsible for ensuring target parts for Intel offshore subcontractors meet design rules/performance spec. \n \n\u00b7\tEnsured products meet Intel assembly design rule. Designed custom QFP and SQFP packages in the cases that off the shelf parts did not meet assembly design rules. \n\u00b7\tPerformed package reliability test for each new product to ensure compliance to Intel package reliability requirement. \n\u00b7\tPerformed supplier audit and quality improvement projects. \n\u00b7\tWorked with Amkor, ChipPAC and ASE to support Intel packaging roadmaps and specifications. Education Montana State University-Bozeman MS,  Mechanical Engineering 1983  \u2013 1985 Southwest Minnesota State University BS,  ME 1980  \u2013 1983 Abadan Institute of Technology BS,  EE 1978  \u2013 1980 Montana State University-Bozeman MS,  Mechanical Engineering 1983  \u2013 1985 Montana State University-Bozeman MS,  Mechanical Engineering 1983  \u2013 1985 Montana State University-Bozeman MS,  Mechanical Engineering 1983  \u2013 1985 Southwest Minnesota State University BS,  ME 1980  \u2013 1983 Southwest Minnesota State University BS,  ME 1980  \u2013 1983 Southwest Minnesota State University BS,  ME 1980  \u2013 1983 Abadan Institute of Technology BS,  EE 1978  \u2013 1980 Abadan Institute of Technology BS,  EE 1978  \u2013 1980 Abadan Institute of Technology BS,  EE 1978  \u2013 1980 Honors & Awards Additional Honors & Awards \u00b7\tHold MS ME and BS ME. \n\u00b7\tAwarded 6 patents in the area of package design and thermal enhancement. \n\u00b7\tExtensive experience with ACAD, ProE and ANSYS. \n\u00b7\tExpert in all MS office software\u2019s; Word, PowerPoint, Excel and Visio. \n\u00b7\tPresented in number of industry and Intel conferences on package design and quality improvements \n\u00b7\tExpert level knowledge of semiconductor fabrication and packaging processes. \n\u00b7\tSupplier management, Risk mitigation and cost reduction. Additional Honors & Awards \u00b7\tHold MS ME and BS ME. \n\u00b7\tAwarded 6 patents in the area of package design and thermal enhancement. \n\u00b7\tExtensive experience with ACAD, ProE and ANSYS. \n\u00b7\tExpert in all MS office software\u2019s; Word, PowerPoint, Excel and Visio. \n\u00b7\tPresented in number of industry and Intel conferences on package design and quality improvements \n\u00b7\tExpert level knowledge of semiconductor fabrication and packaging processes. \n\u00b7\tSupplier management, Risk mitigation and cost reduction. Additional Honors & Awards \u00b7\tHold MS ME and BS ME. \n\u00b7\tAwarded 6 patents in the area of package design and thermal enhancement. \n\u00b7\tExtensive experience with ACAD, ProE and ANSYS. \n\u00b7\tExpert in all MS office software\u2019s; Word, PowerPoint, Excel and Visio. \n\u00b7\tPresented in number of industry and Intel conferences on package design and quality improvements \n\u00b7\tExpert level knowledge of semiconductor fabrication and packaging processes. \n\u00b7\tSupplier management, Risk mitigation and cost reduction. Additional Honors & Awards \u00b7\tHold MS ME and BS ME. \n\u00b7\tAwarded 6 patents in the area of package design and thermal enhancement. \n\u00b7\tExtensive experience with ACAD, ProE and ANSYS. \n\u00b7\tExpert in all MS office software\u2019s; Word, PowerPoint, Excel and Visio. \n\u00b7\tPresented in number of industry and Intel conferences on package design and quality improvements \n\u00b7\tExpert level knowledge of semiconductor fabrication and packaging processes. \n\u00b7\tSupplier management, Risk mitigation and cost reduction. ", "Experience Staff Packaging Engineer Intel Corporation November 2014  \u2013 Present (10 months) Santa Clara, CA - Leading pathfinding and development of Silicon Photonics System-in-Package (SiP) architectures including package design integration, materials and process development. This includes multi-chip module, optical component integration and 2.5D Interposer based architectures. \n \n- Leading package development and design for manufacturing (DFM) for FC-BGA, WL-CSP and 2.5D Interposer based assembly. \n \n- Leading materials development, supplier management and qualification including internal quality control (IQC) and material certification. Staff Packaging Engineer Intel Corporation November 2014  \u2013 Present (10 months) Santa Clara, CA - Leading pathfinding and development of Silicon Photonics System-in-Package (SiP) architectures including package design integration, materials and process development. This includes multi-chip module, optical component integration and 2.5D Interposer based architectures. \n \n- Leading package development and design for manufacturing (DFM) for FC-BGA, WL-CSP and 2.5D Interposer based assembly. \n \n- Leading materials development, supplier management and qualification including internal quality control (IQC) and material certification. Staff Packaging Engineer Intel Corporation November 2014  \u2013 Present (10 months) Santa Clara, CA - Leading pathfinding and development of Silicon Photonics System-in-Package (SiP) architectures including package design integration, materials and process development. This includes multi-chip module, optical component integration and 2.5D Interposer based architectures. \n \n- Leading package development and design for manufacturing (DFM) for FC-BGA, WL-CSP and 2.5D Interposer based assembly. \n \n- Leading materials development, supplier management and qualification including internal quality control (IQC) and material certification. Languages English Hindi English Hindi English Hindi Skills Skills     Education Rensselaer Polytechnic Institute Ph.D.,  Materials Science & Engineering 2004  \u2013 2008 University of Massachusetts Dartmouth MS,  Textile & Polymer Chemistry 2002  \u2013 2004 Rensselaer Polytechnic Institute Ph.D.,  Materials Science & Engineering 2004  \u2013 2008 Rensselaer Polytechnic Institute Ph.D.,  Materials Science & Engineering 2004  \u2013 2008 Rensselaer Polytechnic Institute Ph.D.,  Materials Science & Engineering 2004  \u2013 2008 University of Massachusetts Dartmouth MS,  Textile & Polymer Chemistry 2002  \u2013 2004 University of Massachusetts Dartmouth MS,  Textile & Polymer Chemistry 2002  \u2013 2004 University of Massachusetts Dartmouth MS,  Textile & Polymer Chemistry 2002  \u2013 2004 ", "Experience Senior Packaging Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Chandler, AZ Research and develop new integrated CPU sockets/connectors for upcoming client/server products \no\tIdentify, research and develop new socket/connector/high speed I/O technology \no\tSelect and enable supplier to deliver new and robust technology \no\tInterface with internal stakeholders by integrating electrical and mechanical core competency, materials, Q&R and surface mount team \no\tDefine critical dimensions/tolerances, stack up, alignment and mechanical loading requirement to optimize electrical performance \no\tDesign test vehicle and tooling to support prototype fabrication, validation and high volume manufacturing \n Senior Test Engineer Intel Corporation October 2008  \u2013  May 2014  (5 years 8 months) Chandler, AZ Develop and implement advanced test tooling technology for Intel\u2019s server/desktop/mobile products. \nLead design and qualification of first article sockets and handler kits for Class Test/Burn In module. \no\tDefine tooling design rules and mechanical specifications \no\tWork with supplier closely for design concepts, prototype validation and first article deployment \no\tReview the final design with management/stakeholders and get approval \no\tDesign tooling qualification collaterals \no\tInspect first article critical to function dimensions \no\tPerform mechanical/thermal/electrical qualification and characterization of the test tools \no\tInvestigate tooling quality problems, derive root causes and provide technical solutions \no\tProvide qualification report to stakeholders and document best known methods \no\tDrive cost reduction and tool conversion time reduction in high volume manufacturing \no\tLead ISO9000 quality certificate on tooling development process \n Senior Packaging Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Chandler, AZ Research and develop new integrated CPU sockets/connectors for upcoming client/server products \no\tIdentify, research and develop new socket/connector/high speed I/O technology \no\tSelect and enable supplier to deliver new and robust technology \no\tInterface with internal stakeholders by integrating electrical and mechanical core competency, materials, Q&R and surface mount team \no\tDefine critical dimensions/tolerances, stack up, alignment and mechanical loading requirement to optimize electrical performance \no\tDesign test vehicle and tooling to support prototype fabrication, validation and high volume manufacturing \n Senior Packaging Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Chandler, AZ Research and develop new integrated CPU sockets/connectors for upcoming client/server products \no\tIdentify, research and develop new socket/connector/high speed I/O technology \no\tSelect and enable supplier to deliver new and robust technology \no\tInterface with internal stakeholders by integrating electrical and mechanical core competency, materials, Q&R and surface mount team \no\tDefine critical dimensions/tolerances, stack up, alignment and mechanical loading requirement to optimize electrical performance \no\tDesign test vehicle and tooling to support prototype fabrication, validation and high volume manufacturing \n Senior Test Engineer Intel Corporation October 2008  \u2013  May 2014  (5 years 8 months) Chandler, AZ Develop and implement advanced test tooling technology for Intel\u2019s server/desktop/mobile products. \nLead design and qualification of first article sockets and handler kits for Class Test/Burn In module. \no\tDefine tooling design rules and mechanical specifications \no\tWork with supplier closely for design concepts, prototype validation and first article deployment \no\tReview the final design with management/stakeholders and get approval \no\tDesign tooling qualification collaterals \no\tInspect first article critical to function dimensions \no\tPerform mechanical/thermal/electrical qualification and characterization of the test tools \no\tInvestigate tooling quality problems, derive root causes and provide technical solutions \no\tProvide qualification report to stakeholders and document best known methods \no\tDrive cost reduction and tool conversion time reduction in high volume manufacturing \no\tLead ISO9000 quality certificate on tooling development process \n Senior Test Engineer Intel Corporation October 2008  \u2013  May 2014  (5 years 8 months) Chandler, AZ Develop and implement advanced test tooling technology for Intel\u2019s server/desktop/mobile products. \nLead design and qualification of first article sockets and handler kits for Class Test/Burn In module. \no\tDefine tooling design rules and mechanical specifications \no\tWork with supplier closely for design concepts, prototype validation and first article deployment \no\tReview the final design with management/stakeholders and get approval \no\tDesign tooling qualification collaterals \no\tInspect first article critical to function dimensions \no\tPerform mechanical/thermal/electrical qualification and characterization of the test tools \no\tInvestigate tooling quality problems, derive root causes and provide technical solutions \no\tProvide qualification report to stakeholders and document best known methods \no\tDrive cost reduction and tool conversion time reduction in high volume manufacturing \no\tLead ISO9000 quality certificate on tooling development process \n Languages English Native or bilingual proficiency Chinese Native or bilingual proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Solid Mechanics Abaqus Finite Element Analysis Simulation Engineering Matlab Mathematica Solidworks Semiconductor... Design of Experiments JMP Skills  Solid Mechanics Abaqus Finite Element Analysis Simulation Engineering Matlab Mathematica Solidworks Semiconductor... Design of Experiments JMP Solid Mechanics Abaqus Finite Element Analysis Simulation Engineering Matlab Mathematica Solidworks Semiconductor... Design of Experiments JMP Solid Mechanics Abaqus Finite Element Analysis Simulation Engineering Matlab Mathematica Solidworks Semiconductor... Design of Experiments JMP Education Caltech Doctor,  Mechanical Engineering 2005  \u2013 2008 Investigate thin membrane wrinkling onset and profile using both experimental and numerical approaches. \no\tDesign experimental setup for membrane loading/boundary conditions and optical measurement. \no\tDevelop a non-contact optical method for membrane out-of-plane deformation measurement. \no\tCharacterize silicone rubber membrane material properties through mechanical tensile test. \no\tPerform geometrically nonlinear finite element analysis on membrane structure using ABAQUS. \no\tSuppress wrinkling instability of dielectric membranes using through-thickness electric field in both experimental and numerical approaches. \n Caltech Master of Science,  Mechanical Engineering 2004  \u2013 2005 University of Wisconsin-Madison Graduate Study,  Engineering Physics 2003  \u2013 2004 Tsinghua University Bachelor,  Mechanical Engineering 1999  \u2013 2003 Caltech Doctor,  Mechanical Engineering 2005  \u2013 2008 Investigate thin membrane wrinkling onset and profile using both experimental and numerical approaches. \no\tDesign experimental setup for membrane loading/boundary conditions and optical measurement. \no\tDevelop a non-contact optical method for membrane out-of-plane deformation measurement. \no\tCharacterize silicone rubber membrane material properties through mechanical tensile test. \no\tPerform geometrically nonlinear finite element analysis on membrane structure using ABAQUS. \no\tSuppress wrinkling instability of dielectric membranes using through-thickness electric field in both experimental and numerical approaches. \n Caltech Doctor,  Mechanical Engineering 2005  \u2013 2008 Investigate thin membrane wrinkling onset and profile using both experimental and numerical approaches. \no\tDesign experimental setup for membrane loading/boundary conditions and optical measurement. \no\tDevelop a non-contact optical method for membrane out-of-plane deformation measurement. \no\tCharacterize silicone rubber membrane material properties through mechanical tensile test. \no\tPerform geometrically nonlinear finite element analysis on membrane structure using ABAQUS. \no\tSuppress wrinkling instability of dielectric membranes using through-thickness electric field in both experimental and numerical approaches. \n Caltech Doctor,  Mechanical Engineering 2005  \u2013 2008 Investigate thin membrane wrinkling onset and profile using both experimental and numerical approaches. \no\tDesign experimental setup for membrane loading/boundary conditions and optical measurement. \no\tDevelop a non-contact optical method for membrane out-of-plane deformation measurement. \no\tCharacterize silicone rubber membrane material properties through mechanical tensile test. \no\tPerform geometrically nonlinear finite element analysis on membrane structure using ABAQUS. \no\tSuppress wrinkling instability of dielectric membranes using through-thickness electric field in both experimental and numerical approaches. \n Caltech Master of Science,  Mechanical Engineering 2004  \u2013 2005 Caltech Master of Science,  Mechanical Engineering 2004  \u2013 2005 Caltech Master of Science,  Mechanical Engineering 2004  \u2013 2005 University of Wisconsin-Madison Graduate Study,  Engineering Physics 2003  \u2013 2004 University of Wisconsin-Madison Graduate Study,  Engineering Physics 2003  \u2013 2004 University of Wisconsin-Madison Graduate Study,  Engineering Physics 2003  \u2013 2004 Tsinghua University Bachelor,  Mechanical Engineering 1999  \u2013 2003 Tsinghua University Bachelor,  Mechanical Engineering 1999  \u2013 2003 Tsinghua University Bachelor,  Mechanical Engineering 1999  \u2013 2003 ", "Summary Interests:  \nNew Material Development, Experimental Failure Analysis, High-precision optical metrology, Teaching \n \nSpecialties: \nOptical Metrology (Digital Image Correlation and Digital Gradient Sensing), High Strain Rate Material Characterization (strain gages, high frequency data acquisition), Fracture Mechanics, Non-Conventional Light-Weight Composites, Finite Element Analysis (Abaqus - Implicit/Explicit), Technical programing (Matlab), 3D Modeling (Solid Edge, Solid Works) Summary Interests:  \nNew Material Development, Experimental Failure Analysis, High-precision optical metrology, Teaching \n \nSpecialties: \nOptical Metrology (Digital Image Correlation and Digital Gradient Sensing), High Strain Rate Material Characterization (strain gages, high frequency data acquisition), Fracture Mechanics, Non-Conventional Light-Weight Composites, Finite Element Analysis (Abaqus - Implicit/Explicit), Technical programing (Matlab), 3D Modeling (Solid Edge, Solid Works) Interests:  \nNew Material Development, Experimental Failure Analysis, High-precision optical metrology, Teaching \n \nSpecialties: \nOptical Metrology (Digital Image Correlation and Digital Gradient Sensing), High Strain Rate Material Characterization (strain gages, high frequency data acquisition), Fracture Mechanics, Non-Conventional Light-Weight Composites, Finite Element Analysis (Abaqus - Implicit/Explicit), Technical programing (Matlab), 3D Modeling (Solid Edge, Solid Works) Interests:  \nNew Material Development, Experimental Failure Analysis, High-precision optical metrology, Teaching \n \nSpecialties: \nOptical Metrology (Digital Image Correlation and Digital Gradient Sensing), High Strain Rate Material Characterization (strain gages, high frequency data acquisition), Fracture Mechanics, Non-Conventional Light-Weight Composites, Finite Element Analysis (Abaqus - Implicit/Explicit), Technical programing (Matlab), 3D Modeling (Solid Edge, Solid Works) Experience Packaging Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Process Engineer Intel Corporation September 2012  \u2013  August 2013  (1 year) Graduate Reasearch Assistant Auburn University January 2007  \u2013  August 2012  (5 years 8 months) Auburn, Alabama Developed and calibrated a new full-field optical stress gradient measurement technique based on principles of elasto-optic effect and digital image correlation (DIC) for transparent planar objects. Demonstrated the feasibility of in-plane stress-invariant estimation. Used Matlab to process image data and extract mechanical quantities based on stress concentration and fracture mechanics principles. \n \nDesigned and developed an experimental setup to study dynamic behavior of punch loaded plate samples. This setup is currently being used in conjunction with a high-speed imaging system/camera. \n \nPerformed digital image correlation (DIC) on high-speed images of dynamically loaded composite plates to capture in-plane deformations. Used the transient in-plane displacement data and punch/crack analogy to study stress concentration effects caused by punch corners on specimens. \n \nDesigned and developed a split Hopkinson pressure bar apparatus used to measure dynamic compression response of low impedance materials. As part of my MS thesis, the apparatus was used to characterize dynamic mechanical properties of lightweight composite foam. Developed a 3D finite/infinite element based finite element analysis model to predict dynamic mechanical response of Syntactic foam/Aluminum foam based interpenetrating phase composite foam. \n \nDesigned and modeled a test rig for biaxial testing of conical bearings used in drill bits for oil well drilling for Baker Hughes Inc., Houston, Texas, USA. The process involved design conceptualization, frequent communication with and visits to the company, material selection, selection of components like high-capacity pillow-block bearing, hydraulic cylinder, fasteners, etc., stress analysis of critical components, tolerance specifications and detailed machine drawings. Instructor: Mechanics of Materials Auburn University May 2011  \u2013  August 2011  (4 months) Prepared course material for Mechanics of Materials (Mech3130) and taught a class of 25 cross-disciplinary undergraduate students. \n \nDeveloped quizzes and exams; graded students' performances. Graduate Teaching Assistant Auburn University August 2008  \u2013  August 2011  (3 years 1 month) Auburn, Alabama Taught laboratory sessions for the course Mechanics of Materials (Mech3130); graded quizzes, exams and lab reports. \n \nWorked on upgrading laboratory equipment. \n \nDeveloped and included laboratory based Ansys exercises in the student manual. Program Analyst Cognizant Technology Solutions September 2005  \u2013  September 2006  (1 year 1 month) Packaging Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Packaging Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Process Engineer Intel Corporation September 2012  \u2013  August 2013  (1 year) Process Engineer Intel Corporation September 2012  \u2013  August 2013  (1 year) Graduate Reasearch Assistant Auburn University January 2007  \u2013  August 2012  (5 years 8 months) Auburn, Alabama Developed and calibrated a new full-field optical stress gradient measurement technique based on principles of elasto-optic effect and digital image correlation (DIC) for transparent planar objects. Demonstrated the feasibility of in-plane stress-invariant estimation. Used Matlab to process image data and extract mechanical quantities based on stress concentration and fracture mechanics principles. \n \nDesigned and developed an experimental setup to study dynamic behavior of punch loaded plate samples. This setup is currently being used in conjunction with a high-speed imaging system/camera. \n \nPerformed digital image correlation (DIC) on high-speed images of dynamically loaded composite plates to capture in-plane deformations. Used the transient in-plane displacement data and punch/crack analogy to study stress concentration effects caused by punch corners on specimens. \n \nDesigned and developed a split Hopkinson pressure bar apparatus used to measure dynamic compression response of low impedance materials. As part of my MS thesis, the apparatus was used to characterize dynamic mechanical properties of lightweight composite foam. Developed a 3D finite/infinite element based finite element analysis model to predict dynamic mechanical response of Syntactic foam/Aluminum foam based interpenetrating phase composite foam. \n \nDesigned and modeled a test rig for biaxial testing of conical bearings used in drill bits for oil well drilling for Baker Hughes Inc., Houston, Texas, USA. The process involved design conceptualization, frequent communication with and visits to the company, material selection, selection of components like high-capacity pillow-block bearing, hydraulic cylinder, fasteners, etc., stress analysis of critical components, tolerance specifications and detailed machine drawings. Graduate Reasearch Assistant Auburn University January 2007  \u2013  August 2012  (5 years 8 months) Auburn, Alabama Developed and calibrated a new full-field optical stress gradient measurement technique based on principles of elasto-optic effect and digital image correlation (DIC) for transparent planar objects. Demonstrated the feasibility of in-plane stress-invariant estimation. Used Matlab to process image data and extract mechanical quantities based on stress concentration and fracture mechanics principles. \n \nDesigned and developed an experimental setup to study dynamic behavior of punch loaded plate samples. This setup is currently being used in conjunction with a high-speed imaging system/camera. \n \nPerformed digital image correlation (DIC) on high-speed images of dynamically loaded composite plates to capture in-plane deformations. Used the transient in-plane displacement data and punch/crack analogy to study stress concentration effects caused by punch corners on specimens. \n \nDesigned and developed a split Hopkinson pressure bar apparatus used to measure dynamic compression response of low impedance materials. As part of my MS thesis, the apparatus was used to characterize dynamic mechanical properties of lightweight composite foam. Developed a 3D finite/infinite element based finite element analysis model to predict dynamic mechanical response of Syntactic foam/Aluminum foam based interpenetrating phase composite foam. \n \nDesigned and modeled a test rig for biaxial testing of conical bearings used in drill bits for oil well drilling for Baker Hughes Inc., Houston, Texas, USA. The process involved design conceptualization, frequent communication with and visits to the company, material selection, selection of components like high-capacity pillow-block bearing, hydraulic cylinder, fasteners, etc., stress analysis of critical components, tolerance specifications and detailed machine drawings. Instructor: Mechanics of Materials Auburn University May 2011  \u2013  August 2011  (4 months) Prepared course material for Mechanics of Materials (Mech3130) and taught a class of 25 cross-disciplinary undergraduate students. \n \nDeveloped quizzes and exams; graded students' performances. Instructor: Mechanics of Materials Auburn University May 2011  \u2013  August 2011  (4 months) Prepared course material for Mechanics of Materials (Mech3130) and taught a class of 25 cross-disciplinary undergraduate students. \n \nDeveloped quizzes and exams; graded students' performances. Graduate Teaching Assistant Auburn University August 2008  \u2013  August 2011  (3 years 1 month) Auburn, Alabama Taught laboratory sessions for the course Mechanics of Materials (Mech3130); graded quizzes, exams and lab reports. \n \nWorked on upgrading laboratory equipment. \n \nDeveloped and included laboratory based Ansys exercises in the student manual. Graduate Teaching Assistant Auburn University August 2008  \u2013  August 2011  (3 years 1 month) Auburn, Alabama Taught laboratory sessions for the course Mechanics of Materials (Mech3130); graded quizzes, exams and lab reports. \n \nWorked on upgrading laboratory equipment. \n \nDeveloped and included laboratory based Ansys exercises in the student manual. Program Analyst Cognizant Technology Solutions September 2005  \u2013  September 2006  (1 year 1 month) Program Analyst Cognizant Technology Solutions September 2005  \u2013  September 2006  (1 year 1 month) Skills Experimental Dynamic... Optical Metrology Finite Element Analysis... Technical programing... Modeling (Solid Edge) Teaching ANSYS Metrology Testing Finite Element Analysis Characterization Matlab Materials Failure Analysis Solid Edge Fracture Mechanics Composites Simulations Abaqus Design of Experiments Stress Analysis Scanning Electron... Labview See 8+ \u00a0 \u00a0 See less Skills  Experimental Dynamic... Optical Metrology Finite Element Analysis... Technical programing... Modeling (Solid Edge) Teaching ANSYS Metrology Testing Finite Element Analysis Characterization Matlab Materials Failure Analysis Solid Edge Fracture Mechanics Composites Simulations Abaqus Design of Experiments Stress Analysis Scanning Electron... Labview See 8+ \u00a0 \u00a0 See less Experimental Dynamic... Optical Metrology Finite Element Analysis... Technical programing... Modeling (Solid Edge) Teaching ANSYS Metrology Testing Finite Element Analysis Characterization Matlab Materials Failure Analysis Solid Edge Fracture Mechanics Composites Simulations Abaqus Design of Experiments Stress Analysis Scanning Electron... Labview See 8+ \u00a0 \u00a0 See less Experimental Dynamic... Optical Metrology Finite Element Analysis... Technical programing... Modeling (Solid Edge) Teaching ANSYS Metrology Testing Finite Element Analysis Characterization Matlab Materials Failure Analysis Solid Edge Fracture Mechanics Composites Simulations Abaqus Design of Experiments Stress Analysis Scanning Electron... Labview See 8+ \u00a0 \u00a0 See less Education Auburn University PhD,  Mechanical Engineering 2008  \u2013 2012 Auburn University MS,  Mechanical Engineering 2007  \u2013 2009 Anna University BE,  Mechanical Engineering 2001  \u2013 2005 Auburn University PhD,  Mechanical Engineering 2008  \u2013 2012 Auburn University PhD,  Mechanical Engineering 2008  \u2013 2012 Auburn University PhD,  Mechanical Engineering 2008  \u2013 2012 Auburn University MS,  Mechanical Engineering 2007  \u2013 2009 Auburn University MS,  Mechanical Engineering 2007  \u2013 2009 Auburn University MS,  Mechanical Engineering 2007  \u2013 2009 Anna University BE,  Mechanical Engineering 2001  \u2013 2005 Anna University BE,  Mechanical Engineering 2001  \u2013 2005 Anna University BE,  Mechanical Engineering 2001  \u2013 2005 Honors & Awards Additional Honors & Awards Auburn University's distinguished master's outstanding student award for 2010-2011. Additional Honors & Awards Auburn University's distinguished master's outstanding student award for 2010-2011. Additional Honors & Awards Auburn University's distinguished master's outstanding student award for 2010-2011. Additional Honors & Awards Auburn University's distinguished master's outstanding student award for 2010-2011. ", "Skills Semiconductors Design of Experiments Engineering Management Engineering Failure Analysis IC SPC Project Management Skills  Semiconductors Design of Experiments Engineering Management Engineering Failure Analysis IC SPC Project Management Semiconductors Design of Experiments Engineering Management Engineering Failure Analysis IC SPC Project Management Semiconductors Design of Experiments Engineering Management Engineering Failure Analysis IC SPC Project Management ", "Skills Characterization Materials Science Design of Experiments Semiconductors Nanotechnology Physics Thin Films Simulations Nanomaterials Scanning Electron... Process Simulation Chemistry Nanoparticles Matlab AFM Skills  Characterization Materials Science Design of Experiments Semiconductors Nanotechnology Physics Thin Films Simulations Nanomaterials Scanning Electron... Process Simulation Chemistry Nanoparticles Matlab AFM Characterization Materials Science Design of Experiments Semiconductors Nanotechnology Physics Thin Films Simulations Nanomaterials Scanning Electron... Process Simulation Chemistry Nanoparticles Matlab AFM Characterization Materials Science Design of Experiments Semiconductors Nanotechnology Physics Thin Films Simulations Nanomaterials Scanning Electron... Process Simulation Chemistry Nanoparticles Matlab AFM Honors & Awards ", "Experience Packaging Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Chandler, AZ Senior Process Engineer Intel Corporation December 2011  \u2013  May 2014  (2 years 6 months) Chandler, AZ Research Associate University of Colorado at Boulder June 2011  \u2013  December 2011  (7 months) Boulder, CO Postdoctoral Research Associate in the Department of Chemical and Biological Engineering. \n\u2022 Characterization of room temperature ionic liquids (RTILs) and polymerizable ionic liquids (PILs) as polymer membranes for olefin/paraffin gas separations. \n\u2022 Synthesis of mixed matrix membranes systems based on polymerizable ionic liquids (PILs) and Metal Organic Frameworks (MOFs) for gas separation and gas storage applications. Postdoctoral Research Assistant Virginia Tech October 2009  \u2013  August 2010  (11 months) Blacksburg, VA \u2022 Functionalization and characterization of carbon nanotubes for mixed matrix membranes. \n\u2022 Synthesis and characterization of polyacrylates /carbon nanotube mixed matrix membranes for gas separations. \n\u2022 Synthesis and fabrication of ultra-thin polyamide/carbon nanotube mixed matrix membranes for desalination purposes. Research Assistant Virginia Tech May 2006  \u2013  August 2009  (3 years 4 months) Blacksburg, VA \u2022 Synthesis and characterization of poly(n-butylmethacrylate)/clay nanocomposite prepared by in-situ polymerization. \n\u2022 Evaluation of poly(n-butylmethacrylate)/clay nanocomposite films as barrier membranes \n\u2022 Emulsion polymerization of poly(n-butylmethacrylate)/clay nanocomposites \n\u2022 Fabrication and characterization of polyurethane/clay nanocomposites as barrier materials for VOC permeation and testing. Packaging Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Chandler, AZ Packaging Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Chandler, AZ Senior Process Engineer Intel Corporation December 2011  \u2013  May 2014  (2 years 6 months) Chandler, AZ Senior Process Engineer Intel Corporation December 2011  \u2013  May 2014  (2 years 6 months) Chandler, AZ Research Associate University of Colorado at Boulder June 2011  \u2013  December 2011  (7 months) Boulder, CO Postdoctoral Research Associate in the Department of Chemical and Biological Engineering. \n\u2022 Characterization of room temperature ionic liquids (RTILs) and polymerizable ionic liquids (PILs) as polymer membranes for olefin/paraffin gas separations. \n\u2022 Synthesis of mixed matrix membranes systems based on polymerizable ionic liquids (PILs) and Metal Organic Frameworks (MOFs) for gas separation and gas storage applications. Research Associate University of Colorado at Boulder June 2011  \u2013  December 2011  (7 months) Boulder, CO Postdoctoral Research Associate in the Department of Chemical and Biological Engineering. \n\u2022 Characterization of room temperature ionic liquids (RTILs) and polymerizable ionic liquids (PILs) as polymer membranes for olefin/paraffin gas separations. \n\u2022 Synthesis of mixed matrix membranes systems based on polymerizable ionic liquids (PILs) and Metal Organic Frameworks (MOFs) for gas separation and gas storage applications. Postdoctoral Research Assistant Virginia Tech October 2009  \u2013  August 2010  (11 months) Blacksburg, VA \u2022 Functionalization and characterization of carbon nanotubes for mixed matrix membranes. \n\u2022 Synthesis and characterization of polyacrylates /carbon nanotube mixed matrix membranes for gas separations. \n\u2022 Synthesis and fabrication of ultra-thin polyamide/carbon nanotube mixed matrix membranes for desalination purposes. Postdoctoral Research Assistant Virginia Tech October 2009  \u2013  August 2010  (11 months) Blacksburg, VA \u2022 Functionalization and characterization of carbon nanotubes for mixed matrix membranes. \n\u2022 Synthesis and characterization of polyacrylates /carbon nanotube mixed matrix membranes for gas separations. \n\u2022 Synthesis and fabrication of ultra-thin polyamide/carbon nanotube mixed matrix membranes for desalination purposes. Research Assistant Virginia Tech May 2006  \u2013  August 2009  (3 years 4 months) Blacksburg, VA \u2022 Synthesis and characterization of poly(n-butylmethacrylate)/clay nanocomposite prepared by in-situ polymerization. \n\u2022 Evaluation of poly(n-butylmethacrylate)/clay nanocomposite films as barrier membranes \n\u2022 Emulsion polymerization of poly(n-butylmethacrylate)/clay nanocomposites \n\u2022 Fabrication and characterization of polyurethane/clay nanocomposites as barrier materials for VOC permeation and testing. Research Assistant Virginia Tech May 2006  \u2013  August 2009  (3 years 4 months) Blacksburg, VA \u2022 Synthesis and characterization of poly(n-butylmethacrylate)/clay nanocomposite prepared by in-situ polymerization. \n\u2022 Evaluation of poly(n-butylmethacrylate)/clay nanocomposite films as barrier membranes \n\u2022 Emulsion polymerization of poly(n-butylmethacrylate)/clay nanocomposites \n\u2022 Fabrication and characterization of polyurethane/clay nanocomposites as barrier materials for VOC permeation and testing. Languages English Native or bilingual proficiency Spanish Native or bilingual proficiency French Elementary proficiency English Native or bilingual proficiency Spanish Native or bilingual proficiency French Elementary proficiency English Native or bilingual proficiency Spanish Native or bilingual proficiency French Elementary proficiency Native or bilingual proficiency Native or bilingual proficiency Elementary proficiency Skills Gas Separations Composite Membranes Polymers Polymer Chemistry Polymer Characterization Carbon Nanotubes Catalysis HDS XRD Semiconductors Membrane Nanocomposites Nanotechnology Scanning Electron... Organic Chemistry Thin Films Heterogeneous Catalysis FTIR Differential Scanning... Powder X-ray Diffraction X-ray spectroscopy Ionic Liquids See 7+ \u00a0 \u00a0 See less Skills  Gas Separations Composite Membranes Polymers Polymer Chemistry Polymer Characterization Carbon Nanotubes Catalysis HDS XRD Semiconductors Membrane Nanocomposites Nanotechnology Scanning Electron... Organic Chemistry Thin Films Heterogeneous Catalysis FTIR Differential Scanning... Powder X-ray Diffraction X-ray spectroscopy Ionic Liquids See 7+ \u00a0 \u00a0 See less Gas Separations Composite Membranes Polymers Polymer Chemistry Polymer Characterization Carbon Nanotubes Catalysis HDS XRD Semiconductors Membrane Nanocomposites Nanotechnology Scanning Electron... Organic Chemistry Thin Films Heterogeneous Catalysis FTIR Differential Scanning... Powder X-ray Diffraction X-ray spectroscopy Ionic Liquids See 7+ \u00a0 \u00a0 See less Gas Separations Composite Membranes Polymers Polymer Chemistry Polymer Characterization Carbon Nanotubes Catalysis HDS XRD Semiconductors Membrane Nanocomposites Nanotechnology Scanning Electron... Organic Chemistry Thin Films Heterogeneous Catalysis FTIR Differential Scanning... Powder X-ray Diffraction X-ray spectroscopy Ionic Liquids See 7+ \u00a0 \u00a0 See less Education Virginia Polytechnic Institute and State University PhD,  Chemical Engineer 2005  \u2013 2009 Universidad Nacional Aut\u00f3noma de M\u00e9xico M.S.,  Chemical Engineer 2003  \u2013 2006 Universidad Nacional Aut\u00f3noma de M\u00e9xico B.S,  Chemical Engineer 1998  \u2013 2002 Virginia Polytechnic Institute and State University PhD,  Chemical Engineer 2005  \u2013 2009 Virginia Polytechnic Institute and State University PhD,  Chemical Engineer 2005  \u2013 2009 Virginia Polytechnic Institute and State University PhD,  Chemical Engineer 2005  \u2013 2009 Universidad Nacional Aut\u00f3noma de M\u00e9xico M.S.,  Chemical Engineer 2003  \u2013 2006 Universidad Nacional Aut\u00f3noma de M\u00e9xico M.S.,  Chemical Engineer 2003  \u2013 2006 Universidad Nacional Aut\u00f3noma de M\u00e9xico M.S.,  Chemical Engineer 2003  \u2013 2006 Universidad Nacional Aut\u00f3noma de M\u00e9xico B.S,  Chemical Engineer 1998  \u2013 2002 Universidad Nacional Aut\u00f3noma de M\u00e9xico B.S,  Chemical Engineer 1998  \u2013 2002 Universidad Nacional Aut\u00f3noma de M\u00e9xico B.S,  Chemical Engineer 1998  \u2013 2002 ", "Languages English Full professional proficiency Marathi Full professional proficiency Hindi Full professional proficiency English Full professional proficiency Marathi Full professional proficiency Hindi Full professional proficiency English Full professional proficiency Marathi Full professional proficiency Hindi Full professional proficiency Full professional proficiency Full professional proficiency Full professional proficiency Skills Skills     Education Rensselaer Polytechnic Institute PhD,  Materials Science 1999  \u2013 2004 Research on carbon nanotubes, nanocomposites, composite architectures University of Central Florida MS,  Materials Science 1998  \u2013 2000 Research at the Florida Solar Energy Center, Cocoa, FL, on photovoltaic reliability College of Engineering Pune BE,  Materials Science 1992  \u2013 1997 Research project at the National Chemical Laboratories, Pune, India, on magnetic ceramic synthesis, characterization Rensselaer Polytechnic Institute PhD,  Materials Science 1999  \u2013 2004 Research on carbon nanotubes, nanocomposites, composite architectures Rensselaer Polytechnic Institute PhD,  Materials Science 1999  \u2013 2004 Research on carbon nanotubes, nanocomposites, composite architectures Rensselaer Polytechnic Institute PhD,  Materials Science 1999  \u2013 2004 Research on carbon nanotubes, nanocomposites, composite architectures University of Central Florida MS,  Materials Science 1998  \u2013 2000 Research at the Florida Solar Energy Center, Cocoa, FL, on photovoltaic reliability University of Central Florida MS,  Materials Science 1998  \u2013 2000 Research at the Florida Solar Energy Center, Cocoa, FL, on photovoltaic reliability University of Central Florida MS,  Materials Science 1998  \u2013 2000 Research at the Florida Solar Energy Center, Cocoa, FL, on photovoltaic reliability College of Engineering Pune BE,  Materials Science 1992  \u2013 1997 Research project at the National Chemical Laboratories, Pune, India, on magnetic ceramic synthesis, characterization College of Engineering Pune BE,  Materials Science 1992  \u2013 1997 Research project at the National Chemical Laboratories, Pune, India, on magnetic ceramic synthesis, characterization College of Engineering Pune BE,  Materials Science 1992  \u2013 1997 Research project at the National Chemical Laboratories, Pune, India, on magnetic ceramic synthesis, characterization ", "Experience Technical Program Manager Intel corporation November 2010  \u2013 Present (4 years 10 months) Driving the definition, development and transfer of the assembly process technology to support Intel's product road-map through both program management and problem solving skills. Recent accomplishments include the certification of the package assembly technology supporting intel's 'Broadwell' product line. Editor, writer AwesomeToyBlog June 2009  \u2013 Present (6 years 3 months) Phoenix, AZ Test Program Manager Intel Corporation May 2009  \u2013  November 2010  (1 year 7 months) Packaging Engineer Intel Corporation November 2006  \u2013  May 2009  (2 years 7 months) Responsible for the successful development of assembly technology which enabled the launch of two of Intel's 'small form factor' products. Packaging Engineer Intel Corporation November 2004  \u2013  November 2006  (2 years 1 month) Shared program management responsibilities in the development of Intel's dual die assembly process technology. Enabled the successful launch of Intel's first quad-core CPU for the desktop environment. Horizontal Process Integrator Intel Corporation July 2003  \u2013  November 2004  (1 year 5 months) Responsible for the development and integration of the Integrated Heat Sink assembly process into the larger overall assembly technology across multiple concurrent technology development programs. Technical Program Manager Intel corporation November 2010  \u2013 Present (4 years 10 months) Driving the definition, development and transfer of the assembly process technology to support Intel's product road-map through both program management and problem solving skills. Recent accomplishments include the certification of the package assembly technology supporting intel's 'Broadwell' product line. Technical Program Manager Intel corporation November 2010  \u2013 Present (4 years 10 months) Driving the definition, development and transfer of the assembly process technology to support Intel's product road-map through both program management and problem solving skills. Recent accomplishments include the certification of the package assembly technology supporting intel's 'Broadwell' product line. Editor, writer AwesomeToyBlog June 2009  \u2013 Present (6 years 3 months) Phoenix, AZ Editor, writer AwesomeToyBlog June 2009  \u2013 Present (6 years 3 months) Phoenix, AZ Test Program Manager Intel Corporation May 2009  \u2013  November 2010  (1 year 7 months) Test Program Manager Intel Corporation May 2009  \u2013  November 2010  (1 year 7 months) Packaging Engineer Intel Corporation November 2006  \u2013  May 2009  (2 years 7 months) Responsible for the successful development of assembly technology which enabled the launch of two of Intel's 'small form factor' products. Packaging Engineer Intel Corporation November 2006  \u2013  May 2009  (2 years 7 months) Responsible for the successful development of assembly technology which enabled the launch of two of Intel's 'small form factor' products. Packaging Engineer Intel Corporation November 2004  \u2013  November 2006  (2 years 1 month) Shared program management responsibilities in the development of Intel's dual die assembly process technology. Enabled the successful launch of Intel's first quad-core CPU for the desktop environment. Packaging Engineer Intel Corporation November 2004  \u2013  November 2006  (2 years 1 month) Shared program management responsibilities in the development of Intel's dual die assembly process technology. Enabled the successful launch of Intel's first quad-core CPU for the desktop environment. Horizontal Process Integrator Intel Corporation July 2003  \u2013  November 2004  (1 year 5 months) Responsible for the development and integration of the Integrated Heat Sink assembly process into the larger overall assembly technology across multiple concurrent technology development programs. Horizontal Process Integrator Intel Corporation July 2003  \u2013  November 2004  (1 year 5 months) Responsible for the development and integration of the Integrated Heat Sink assembly process into the larger overall assembly technology across multiple concurrent technology development programs. Skills Program Management Intel Failure Analysis Manufacturing Semiconductors Design of Experiments JMP Metrology Semiconductor Industry Skills  Program Management Intel Failure Analysis Manufacturing Semiconductors Design of Experiments JMP Metrology Semiconductor Industry Program Management Intel Failure Analysis Manufacturing Semiconductors Design of Experiments JMP Metrology Semiconductor Industry Program Management Intel Failure Analysis Manufacturing Semiconductors Design of Experiments JMP Metrology Semiconductor Industry Education Virginia Polytechnic Institute and State University PhD,  Chemical Engineering 1998  \u2013 2003 Penn State University BS,  Chemical Engineering 1994  \u2013 1998 Virginia Polytechnic Institute and State University PhD,  Chemical Engineering 1998  \u2013 2003 Virginia Polytechnic Institute and State University PhD,  Chemical Engineering 1998  \u2013 2003 Virginia Polytechnic Institute and State University PhD,  Chemical Engineering 1998  \u2013 2003 Penn State University BS,  Chemical Engineering 1994  \u2013 1998 Penn State University BS,  Chemical Engineering 1994  \u2013 1998 Penn State University BS,  Chemical Engineering 1994  \u2013 1998 ", "Summary I'm currently a full-time packaging engineer at Intel Corporation in Hillsboro, Oregon. My team is responsible for designing and testing packaging for all products entering the retail channel. \n \nSpecialties: \n-Microsoft Office, Access, and Project \n-ArtiosCAD, AutoCAD and Solidworks (CSWA & Surface Modeling) \n-Adobe Illustrator and Photoshop \n-CAPE, TOPS \n-Prototyping on Kongsberg table \n-Corrugated, paperboard, PET, rigid gift boxes \n-Digital printing and lamination \n-Printing, print methods and print quality \n-Labeling \n-Codesoft \n-Thermal and thermal transfer label printing \n-Barcodes and scannability \n-ISTA & ASTM package test procedures Summary I'm currently a full-time packaging engineer at Intel Corporation in Hillsboro, Oregon. My team is responsible for designing and testing packaging for all products entering the retail channel. \n \nSpecialties: \n-Microsoft Office, Access, and Project \n-ArtiosCAD, AutoCAD and Solidworks (CSWA & Surface Modeling) \n-Adobe Illustrator and Photoshop \n-CAPE, TOPS \n-Prototyping on Kongsberg table \n-Corrugated, paperboard, PET, rigid gift boxes \n-Digital printing and lamination \n-Printing, print methods and print quality \n-Labeling \n-Codesoft \n-Thermal and thermal transfer label printing \n-Barcodes and scannability \n-ISTA & ASTM package test procedures I'm currently a full-time packaging engineer at Intel Corporation in Hillsboro, Oregon. My team is responsible for designing and testing packaging for all products entering the retail channel. \n \nSpecialties: \n-Microsoft Office, Access, and Project \n-ArtiosCAD, AutoCAD and Solidworks (CSWA & Surface Modeling) \n-Adobe Illustrator and Photoshop \n-CAPE, TOPS \n-Prototyping on Kongsberg table \n-Corrugated, paperboard, PET, rigid gift boxes \n-Digital printing and lamination \n-Printing, print methods and print quality \n-Labeling \n-Codesoft \n-Thermal and thermal transfer label printing \n-Barcodes and scannability \n-ISTA & ASTM package test procedures I'm currently a full-time packaging engineer at Intel Corporation in Hillsboro, Oregon. My team is responsible for designing and testing packaging for all products entering the retail channel. \n \nSpecialties: \n-Microsoft Office, Access, and Project \n-ArtiosCAD, AutoCAD and Solidworks (CSWA & Surface Modeling) \n-Adobe Illustrator and Photoshop \n-CAPE, TOPS \n-Prototyping on Kongsberg table \n-Corrugated, paperboard, PET, rigid gift boxes \n-Digital printing and lamination \n-Printing, print methods and print quality \n-Labeling \n-Codesoft \n-Thermal and thermal transfer label printing \n-Barcodes and scannability \n-ISTA & ASTM package test procedures Experience Packaging Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Hillsboro, OR -Designing packaging for multiple logistics models. \n-Creating test plans which may include: shock, compression, vibration, heat/humidity, and ESD testing \n-Labeling for distribution. \n-Troubleshooting damage issues throughout the Intel supply chain. \n-Packaging design lab manager. \n-Member of Hawthorne Farm lab safety audit team. Test Lab Intern UPS January 2011  \u2013  June 2011  (6 months) Addison, IL -Tested packages and prepare detailed reports for ISTA and ASTM testing. \n-Prepared samples and performed corrugated board analysis. \n-Communicated directly with customers and UPS Account Executives. \n-Designed packaging to meet both UPS and customer requirements. Setup Crew Kellogg Hotel and Conference Center August 2010  \u2013  December 2010  (5 months) -Prepared banquet and conference rooms for various events. DJ/Promoter/Production WDBM \"Impact\" 89FM June 2008  \u2013  June 2010  (2 years 1 month) -One of the nation's most-respected college radio stations. \n-Responsible for broadcasting music, news, and information over the radio, and promoting the radio station locally. \n-Produced and engineered episodes for a weekly show Tennis Instructor TA Michigan State University January 2008  \u2013  May 2008  (5 months) -Assisted instructor in teaching the structure of the game and mechanics of tennis. \n-Organized lesson plans for several classes. Packaging Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Hillsboro, OR -Designing packaging for multiple logistics models. \n-Creating test plans which may include: shock, compression, vibration, heat/humidity, and ESD testing \n-Labeling for distribution. \n-Troubleshooting damage issues throughout the Intel supply chain. \n-Packaging design lab manager. \n-Member of Hawthorne Farm lab safety audit team. Packaging Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Hillsboro, OR -Designing packaging for multiple logistics models. \n-Creating test plans which may include: shock, compression, vibration, heat/humidity, and ESD testing \n-Labeling for distribution. \n-Troubleshooting damage issues throughout the Intel supply chain. \n-Packaging design lab manager. \n-Member of Hawthorne Farm lab safety audit team. Test Lab Intern UPS January 2011  \u2013  June 2011  (6 months) Addison, IL -Tested packages and prepare detailed reports for ISTA and ASTM testing. \n-Prepared samples and performed corrugated board analysis. \n-Communicated directly with customers and UPS Account Executives. \n-Designed packaging to meet both UPS and customer requirements. Test Lab Intern UPS January 2011  \u2013  June 2011  (6 months) Addison, IL -Tested packages and prepare detailed reports for ISTA and ASTM testing. \n-Prepared samples and performed corrugated board analysis. \n-Communicated directly with customers and UPS Account Executives. \n-Designed packaging to meet both UPS and customer requirements. Setup Crew Kellogg Hotel and Conference Center August 2010  \u2013  December 2010  (5 months) -Prepared banquet and conference rooms for various events. Setup Crew Kellogg Hotel and Conference Center August 2010  \u2013  December 2010  (5 months) -Prepared banquet and conference rooms for various events. DJ/Promoter/Production WDBM \"Impact\" 89FM June 2008  \u2013  June 2010  (2 years 1 month) -One of the nation's most-respected college radio stations. \n-Responsible for broadcasting music, news, and information over the radio, and promoting the radio station locally. \n-Produced and engineered episodes for a weekly show DJ/Promoter/Production WDBM \"Impact\" 89FM June 2008  \u2013  June 2010  (2 years 1 month) -One of the nation's most-respected college radio stations. \n-Responsible for broadcasting music, news, and information over the radio, and promoting the radio station locally. \n-Produced and engineered episodes for a weekly show Tennis Instructor TA Michigan State University January 2008  \u2013  May 2008  (5 months) -Assisted instructor in teaching the structure of the game and mechanics of tennis. \n-Organized lesson plans for several classes. Tennis Instructor TA Michigan State University January 2008  \u2013  May 2008  (5 months) -Assisted instructor in teaching the structure of the game and mechanics of tennis. \n-Organized lesson plans for several classes. Skills Packaging Access Microsoft Office AutoCAD Adobe Creative Suite Testing Solidworks Teamwork Project Management Lean Manufacturing MS Project Illustrator Continuous Improvement Product Development SolidWorks Skills  Packaging Access Microsoft Office AutoCAD Adobe Creative Suite Testing Solidworks Teamwork Project Management Lean Manufacturing MS Project Illustrator Continuous Improvement Product Development SolidWorks Packaging Access Microsoft Office AutoCAD Adobe Creative Suite Testing Solidworks Teamwork Project Management Lean Manufacturing MS Project Illustrator Continuous Improvement Product Development SolidWorks Packaging Access Microsoft Office AutoCAD Adobe Creative Suite Testing Solidworks Teamwork Project Management Lean Manufacturing MS Project Illustrator Continuous Improvement Product Development SolidWorks Education Michigan State University Bachelor's degree,  Packaging Science 2006  \u2013 2011 Michigan State University, East Lansing Bachelor of Sciences,  Packaging 2006  \u2013 2011 Activities and Societies:\u00a0 IOPP Student Member - 3 years Michigan State University Bachelor's degree,  Packaging Science 2006  \u2013 2011 Michigan State University Bachelor's degree,  Packaging Science 2006  \u2013 2011 Michigan State University Bachelor's degree,  Packaging Science 2006  \u2013 2011 Michigan State University, East Lansing Bachelor of Sciences,  Packaging 2006  \u2013 2011 Activities and Societies:\u00a0 IOPP Student Member - 3 years Michigan State University, East Lansing Bachelor of Sciences,  Packaging 2006  \u2013 2011 Activities and Societies:\u00a0 IOPP Student Member - 3 years Michigan State University, East Lansing Bachelor of Sciences,  Packaging 2006  \u2013 2011 Activities and Societies:\u00a0 IOPP Student Member - 3 years ", "Experience Senior Packaging Engineer Intel Corporation Senior Packaging Engineer Intel Corporation Senior Packaging Engineer Intel Corporation Education The Ohio State University 1998  \u2013 2003 The Ohio State University 1998  \u2013 2003 The Ohio State University 1998  \u2013 2003 The Ohio State University 1998  \u2013 2003 ", "Skills Design of Experiments Finite Element Analysis Electronics Packaging Engineering Reliability MEMS Failure Analysis Engineering Management SPC ANSYS Semiconductors Mechanical Engineering Simulations Materials Science Semiconductor Industry Skills  Design of Experiments Finite Element Analysis Electronics Packaging Engineering Reliability MEMS Failure Analysis Engineering Management SPC ANSYS Semiconductors Mechanical Engineering Simulations Materials Science Semiconductor Industry Design of Experiments Finite Element Analysis Electronics Packaging Engineering Reliability MEMS Failure Analysis Engineering Management SPC ANSYS Semiconductors Mechanical Engineering Simulations Materials Science Semiconductor Industry Design of Experiments Finite Element Analysis Electronics Packaging Engineering Reliability MEMS Failure Analysis Engineering Management SPC ANSYS Semiconductors Mechanical Engineering Simulations Materials Science Semiconductor Industry ", "Summary Specialties:  \nSemiconductor Processing \nAssembly and Packaging Technology Development \nMaterials Science \nElectronic and magnetic materials processing \nSuperconductor development Summary Specialties:  \nSemiconductor Processing \nAssembly and Packaging Technology Development \nMaterials Science \nElectronic and magnetic materials processing \nSuperconductor development Specialties:  \nSemiconductor Processing \nAssembly and Packaging Technology Development \nMaterials Science \nElectronic and magnetic materials processing \nSuperconductor development Specialties:  \nSemiconductor Processing \nAssembly and Packaging Technology Development \nMaterials Science \nElectronic and magnetic materials processing \nSuperconductor development Experience Packaging Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Chandler, Az Platform Integrator Intel Corporation January 2011  \u2013  March 2013  (2 years 3 months) Chandler, Az Process Engineer Intel June 2008  \u2013  January 2011  (2 years 8 months) Research Scholar Texas A&M University January 2008  \u2013  June 2008  (6 months) Research Scientist Accelerator Technology Corporation October 2007  \u2013  June 2008  (9 months) Research Associate HyperTech Research 2003  \u2013  2007  (4 years) Packaging Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Chandler, Az Packaging Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Chandler, Az Platform Integrator Intel Corporation January 2011  \u2013  March 2013  (2 years 3 months) Chandler, Az Platform Integrator Intel Corporation January 2011  \u2013  March 2013  (2 years 3 months) Chandler, Az Process Engineer Intel June 2008  \u2013  January 2011  (2 years 8 months) Process Engineer Intel June 2008  \u2013  January 2011  (2 years 8 months) Research Scholar Texas A&M University January 2008  \u2013  June 2008  (6 months) Research Scholar Texas A&M University January 2008  \u2013  June 2008  (6 months) Research Scientist Accelerator Technology Corporation October 2007  \u2013  June 2008  (9 months) Research Scientist Accelerator Technology Corporation October 2007  \u2013  June 2008  (9 months) Research Associate HyperTech Research 2003  \u2013  2007  (4 years) Research Associate HyperTech Research 2003  \u2013  2007  (4 years) Languages English Full professional proficiency Hindi Native or bilingual proficiency Punjabi Limited working proficiency English Full professional proficiency Hindi Native or bilingual proficiency Punjabi Limited working proficiency English Full professional proficiency Hindi Native or bilingual proficiency Punjabi Limited working proficiency Full professional proficiency Native or bilingual proficiency Limited working proficiency Skills Materials Science R&D Semiconductor Packaging Process Integration Superconductors Powder X-ray Diffraction AFM Electronics Design of Experiments Manufacturing Semiconductors Characterization Skills  Materials Science R&D Semiconductor Packaging Process Integration Superconductors Powder X-ray Diffraction AFM Electronics Design of Experiments Manufacturing Semiconductors Characterization Materials Science R&D Semiconductor Packaging Process Integration Superconductors Powder X-ray Diffraction AFM Electronics Design of Experiments Manufacturing Semiconductors Characterization Materials Science R&D Semiconductor Packaging Process Integration Superconductors Powder X-ray Diffraction AFM Electronics Design of Experiments Manufacturing Semiconductors Characterization Education The Ohio State University PhD,  Materials Science 2002  \u2013 2007 Indian Institute of Technology (Banaras Hindu University), Varanasi B.Tech,  Ceramics 1998  \u2013 2002 Birla Vidya Mandir High School,  PCM 1992  \u2013 1996 St. Peters public School The Ohio State University PhD,  Materials Science 2002  \u2013 2007 The Ohio State University PhD,  Materials Science 2002  \u2013 2007 The Ohio State University PhD,  Materials Science 2002  \u2013 2007 Indian Institute of Technology (Banaras Hindu University), Varanasi B.Tech,  Ceramics 1998  \u2013 2002 Indian Institute of Technology (Banaras Hindu University), Varanasi B.Tech,  Ceramics 1998  \u2013 2002 Indian Institute of Technology (Banaras Hindu University), Varanasi B.Tech,  Ceramics 1998  \u2013 2002 Birla Vidya Mandir High School,  PCM 1992  \u2013 1996 Birla Vidya Mandir High School,  PCM 1992  \u2013 1996 Birla Vidya Mandir High School,  PCM 1992  \u2013 1996 St. Peters public School St. Peters public School St. Peters public School "]}