# SPI
    - N/A
# Pll External
    - N/A
# AD9228 (Main ADC)
    - 
# read_rst_trig 
    - 
# LTC2600 (Main DAC)
    - Check CSB Low -> SCK High time constraint (7ns) is met
# Main Design 
    - Simulate at top level to check for AXI
        - processing_system7_0 -> zynq object in the block diagram
        - write_data(axi addr, data, err code?)
    - Debug xdc file
        - Flip polarities of differential signals carefully
    - Write guide

# Questions/Notes
    - 