
# ðŸŒŸ Welcome to Week 4 â€“ Day 1  
## ðŸš€ Exploring the Basics of MOSFET Operation: *Drain Current vs Drain-to-Source Voltage (Idâ€“Vds)*  

Welcome to **Week 4, Day 1** of our circuit-design learning series!  
Today weâ€™ll explore one of the most fascinating fundamentals of semiconductor devices â€” the **relationship between drain current (Id)** and **drain-to-source voltage (Vds)** in MOSFETs.  

Through both **theory** and **SPICE simulation**, weâ€™ll uncover how an NMOS transistor transitions through its three operating regions â€” **cutoff**, **linear**, and **saturation**.  
By the end of this lab youâ€™ll know how to interpret Idâ€“Vds curves, understand threshold behavior, and perform your own simulations using the **Sky130 PDK**.  

Letâ€™s dive in âš¡  

Perfect â€” youâ€™re absolutely right ðŸ‘

GitHub **doesnâ€™t render LaTeX-style inline equations (`[ ... ]` or `\(...\)`)** like in docs or PDFs.
Instead, it supports code formatting and HTML-style math using backticks and Unicode subscripts/superscripts.

Below is your **fully GitHub-rendered and readable version** â€” all formulas rewritten to display perfectly on GitHub Markdown (no LaTeX required).
You can copy-paste this as your GitHub file directly (`README.md` or report file).

---

```markdown
# ðŸŒŸ **WEEK 4 â€“ DAY 1**

## **Topic:** Basics of Drain Current vs Drain-to-Source Voltage (Idâ€“Vds) Characteristics

---

### ðŸŽ¯ **Objective**

To understand the drain current characteristics of NMOS and PMOS transistors, their regions of operation, and simulate them using **SPICE**.

---

## âš™ï¸ **1. Circuit Design and SPICE Simulation**

All MOS circuits are built using **PMOS** and **NMOS** transistors.

An **inverter** is the simplest CMOS circuit consisting of:
- One **PMOS** (pull-up)
- One **NMOS** (pull-down)

The operation of these MOSFETs depends on:
- **Drain current (Id)**
- **Gate-to-Source voltage (Vgs)**
- **Drain-to-Source voltage (Vds)**

---

## âš¡ **2. NMOS and PMOS Characteristics**

| Parameter | NMOS | PMOS |
|------------|-------|------|
| Channel type | n-type | p-type |
| Carrier type | Electrons | Holes |
| Active when | Vgs > Vt | Vgs < Vt |
| Symbol | ![NMOS Symbol](https://i.imgur.com/XpjI3Jm.png) | ![PMOS Symbol](https://i.imgur.com/5sS7iXo.png) |

- **NMOS** conducts when **Vgs > Vt**  
- **PMOS** conducts when **Vgs < Vt**

---

## ðŸ§© **3. Why We Need SPICE**

**SPICE (Simulation Program with Integrated Circuit Emphasis)** is used to:

- Model transistor behavior accurately.
- Observe currentâ€“voltage characteristics (Idâ€“Vds, Idâ€“Vgs).
- Estimate **delay, rise time, and fall time** using buffer delay tables.
- Predict circuit behavior before fabrication.

---

## ðŸ”¬ **4. NMOS Structure and Threshold Voltage**

An **NMOS** has:
- Source (S), Drain (D), Gate (G), and Body (B)
- p-type substrate with nâº source and drain regions

When **Vgs = 0**, both junctions are **reverse-biased** (no conduction).  
As **Vgs** increases, electrons are attracted to the gate region, forming an **inversion channel**.

---

### ðŸ§® **Threshold Voltage (Vt)**

When **Vgs = Vt**, a thin electron channel forms under the gate â€” conduction starts.  
When **Vgs > Vt**, the channel strengthens, increasing **Id**.

**Cases:**
1. **VSB = 0** â†’ no body effect  
2. **VSB > 0** â†’ threshold voltage increases due to body effect

**Expression:**
```

Vt = Vto + Î³ [ âˆš(2|Ï†f| + VSB) - âˆš(2|Ï†f|) ]

```

Where:
- Vto â†’ Threshold voltage at zero body bias  
- Î³ (gamma) â†’ Body effect coefficient  
```

Î³ = âˆš(2 * q * Îµ_si * NA) / Cox

```
- Ï†f (Fermi potential) â†’ (kT/q) * ln(NA / ni)  
- Cox â†’ Gate oxide capacitance per unit area = Îµ_ox / t_ox

---

## ðŸ”‹ **5. Induced Charge and Drain Current**

For NMOS:
```

Qi(x) = -Cox * [ (Vgs - V(x)) - Vt ]

```

Drift velocity:
```

vn(x) = Î¼n * E = -Î¼n * (dV/dx)

```

Drain current:
```

Id = -Qi(x) * W * vn(x)

```

Substitute and integrate over the channel:
```

Id = Î¼n * Cox * (W / L) * [ (Vgs - Vt) * Vds - (VdsÂ² / 2) ]

```

---

### ðŸŸ¢ **Linear (Resistive) Region**
Condition:
```

Vds < (Vgs - Vt)

```

Equation:
```

Id â‰ˆ Kn * (Vgs - Vt) * Vds

```
Where:
```

Kn = Î¼n * Cox * (W / L)

```

---

### ðŸ”´ **Saturation Region**
Condition:
```

Vds â‰¥ (Vgs - Vt)

```

Equation:
```

Id = (1/2) * Kn * (Vgs - Vt)Â²

````

At this point, **channel pinch-off** occurs near the drain.

---

## âš—ï¸ **6. Example Simulation Setup**

| Parameter | Value |
|------------|--------|
| Threshold Voltage (Vt) | 0.5 V |
| Vgs Sweep | 0.5 V â†’ 2.5 V |
| Vds Sweep | 0 V â†’ 1.05 V |

**Observation:**
- Vgs < 0.5 V â†’ transistor off (Id â‰ˆ 0)  
- Vgs = 1 V â†’ small Id (linear region)  
- Vgs = 2 V or 2.5 V â†’ high Id (saturation region)

---

## ðŸ’» **7. SPICE Simulation Steps**

### **Model Parameters**
Include:
- `VTO` â†’ Threshold voltage  
- `GAMMA` â†’ Body effect constant  
- `LAMBDA` â†’ Channel-length modulation  
- `KP` or `KN_DASH` â†’ Transconductance parameter  

---

### **SPICE Commands**
```bash
cd
git clone https://github.com/kunalg123/sky130CircuitDesignWorkshop.git
cd sky130CircuitDesignWorkshop/
cd design/sky130_fd_pr/cells/nfet_01v8/
less sky130_fd_pr__nfet_01v8__tt.pm3.spice
less sky130_fd_pr__nfet_01v8__tt.corner.spice
cd ../../
vim day1_nfet_idvds_L2_W5.spice
````

---

### **SPICE Netlist Example**

```spice
* NMOS ID-VDS Characteristics
M1 drain gate source source sky130_fd_pr__nfet_01v8 W=5u L=2u
VGS gate source 0
VDS drain source 0
.dc VDS 0 1.05 0.05 VGS 0.5 2.5 0.5
.plot DC I(M1)
.end
```

---

## ðŸ“ˆ **8. Idâ€“Vds Graph Interpretation**

* **X-axis:** Vds
* **Y-axis:** Id
* Each curve represents a different Vgs.
* Low Vds â†’ Linear region
* High Vds â†’ Saturation region

**Knee Point:**
Occurs where `Vds = Vgs - Vt`.

---

## ðŸ§  **9. Regions of Operation**

| Region                 | Condition        | Description                           |
| ---------------------- | ---------------- | ------------------------------------- |
| **Cut-off**            | Vgs < Vt         | No channel formed, Id â‰ˆ 0             |
| **Linear (Resistive)** | Vds < (Vgs âˆ’ Vt) | Channel formed, Id increases linearly |
| **Saturation**         | Vds â‰¥ (Vgs âˆ’ Vt) | Channel pinches off, Id saturates     |

---

## âœ… **10. Conclusion**

* The **Idâ€“Vds** curves show **three regions** of MOSFET operation: Cutoff, Linear, and Saturation.
* As **Vgs** increases, more electrons form the channel â†’ **Id increases**.
* **SPICE simulation** validates theoretical behavior.
* Understanding these characteristics is essential for **CMOS logic** and **analog design**.

---
