Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 10 17:07:14 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.598    -7552.474                  17396                44268        0.098        0.000                      0                44268        2.250        0.000                       0                 20248  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.598    -7552.474                  17396                44268        0.098        0.000                      0                44268        2.250        0.000                       0                 20248  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :        17396  Failing Endpoints,  Worst Slack       -1.598ns,  Total Violation    -7552.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.598ns  (required time - arrival time)
  Source:                 fsm1/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_66/mul/out_tmp0__0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 1.076ns (13.199%)  route 7.076ns (86.801%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.973     0.973    fsm1/clk
    SLICE_X56Y72         FDRE                                         r  fsm1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[3]/Q
                         net (fo=91, routed)          1.856     3.285    fsm1/fsm1_out[3]
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124     3.409 r  fsm1/out[0]_i_2__24/O
                         net (fo=17, routed)          0.425     3.834    par_reset31/par_done_reg1393_in3
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124     3.958 f  par_reset31/out[31]_i_14__10/O
                         net (fo=13, routed)          0.768     4.726    par_reset31/out_reg[0]_1
    SLICE_X54Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.850 r  par_reset31/out[31]_i_4__183/O
                         net (fo=2, routed)           1.873     6.723    par_reset39/out_tmp0_3
    SLICE_X41Y123        LUT4 (Prop_lut4_I2_O)        0.124     6.847 r  par_reset39/done_buf[0]_i_2__54/O
                         net (fo=70, routed)          1.248     8.096    pe_66/mul/pe_66_top1
    SLICE_X36Y144        LUT6 (Prop_lut6_I1_O)        0.124     8.220 r  pe_66/mul/out_tmp0__0_i_17/O
                         net (fo=1, routed)           0.905     9.125    pe_66/mul/out_tmp0__0_i_17_n_0
    DSP48_X2Y55          DSP48E1                                      r  pe_66/mul/out_tmp0__0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20311, unset)        0.924     7.924    pe_66/mul/clk
    DSP48_X2Y55          DSP48E1                                      r  pe_66/mul/out_tmp0__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y55          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     7.527    pe_66/mul/out_tmp0__0
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                 -1.598    

Slack (VIOLATED) :        -1.511ns  (required time - arrival time)
  Source:                 fsm1/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_66/mul/out_tmp0__0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.065ns  (logic 1.076ns (13.342%)  route 6.989ns (86.658%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.973     0.973    fsm1/clk
    SLICE_X56Y72         FDRE                                         r  fsm1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[3]/Q
                         net (fo=91, routed)          1.856     3.285    fsm1/fsm1_out[3]
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124     3.409 r  fsm1/out[0]_i_2__24/O
                         net (fo=17, routed)          0.425     3.834    par_reset31/par_done_reg1393_in3
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124     3.958 f  par_reset31/out[31]_i_14__10/O
                         net (fo=13, routed)          0.768     4.726    par_reset31/out_reg[0]_1
    SLICE_X54Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.850 r  par_reset31/out[31]_i_4__183/O
                         net (fo=2, routed)           1.873     6.723    par_reset39/out_tmp0_3
    SLICE_X41Y123        LUT4 (Prop_lut4_I2_O)        0.124     6.847 r  par_reset39/done_buf[0]_i_2__54/O
                         net (fo=70, routed)          1.257     8.105    pe_66/mul/pe_66_top1
    SLICE_X36Y144        LUT6 (Prop_lut6_I1_O)        0.124     8.229 r  pe_66/mul/out_tmp0__0_i_9/O
                         net (fo=1, routed)           0.809     9.038    pe_66/mul/out_tmp0__0_i_9_n_0
    DSP48_X2Y55          DSP48E1                                      r  pe_66/mul/out_tmp0__0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20311, unset)        0.924     7.924    pe_66/mul/clk
    DSP48_X2Y55          DSP48E1                                      r  pe_66/mul/out_tmp0__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y55          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362     7.527    pe_66/mul/out_tmp0__0
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                 -1.511    

Slack (VIOLATED) :        -1.492ns  (required time - arrival time)
  Source:                 fsm1/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_05/acc/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 2.505ns (29.410%)  route 6.012ns (70.590%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.973     0.973    fsm1/clk
    SLICE_X56Y74         FDRE                                         r  fsm1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[1]/Q
                         net (fo=63, routed)          0.737     2.166    fsm1/fsm1_out[1]
    SLICE_X57Y73         LUT2 (Prop_lut2_I0_O)        0.124     2.290 f  fsm1/out[0]_i_13__1/O
                         net (fo=12, routed)          0.676     2.966    fsm1/out[0]_i_13__1_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.090 f  fsm1/out[0]_i_5__1/O
                         net (fo=113, routed)         2.115     5.205    fsm1/out_reg[0]_6
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.124     5.329 r  fsm1/done_buf[0]_i_4__20/O
                         net (fo=1, routed)           0.937     6.265    fsm1/done_buf[0]_i_4__20_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.389 r  fsm1/done_buf[0]_i_2__35/O
                         net (fo=134, routed)         1.137     7.526    pe_05/fsm0/pe_05_top1
    SLICE_X31Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.650 r  pe_05/fsm0/out[3]_i_3__18/O
                         net (fo=1, routed)           0.402     8.052    pe_05/fsm0/out[3]_i_3__18_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.456 r  pe_05/fsm0/out_reg[3]_i_1__18/CO[3]
                         net (fo=1, routed)           0.000     8.456    pe_05/fsm0/out_reg[3]_i_1__18_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.573 r  pe_05/fsm0/out_reg[7]_i_1__18/CO[3]
                         net (fo=1, routed)           0.000     8.573    pe_05/fsm0/out_reg[7]_i_1__18_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.690 r  pe_05/fsm0/out_reg[11]_i_1__18/CO[3]
                         net (fo=1, routed)           0.000     8.690    pe_05/fsm0/out_reg[11]_i_1__18_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.807 r  pe_05/fsm0/out_reg[15]_i_1__18/CO[3]
                         net (fo=1, routed)           0.009     8.816    pe_05/fsm0/out_reg[15]_i_1__18_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.933 r  pe_05/fsm0/out_reg[19]_i_1__18/CO[3]
                         net (fo=1, routed)           0.000     8.933    pe_05/fsm0/out_reg[19]_i_1__18_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.050 r  pe_05/fsm0/out_reg[23]_i_1__18/CO[3]
                         net (fo=1, routed)           0.000     9.050    pe_05/fsm0/out_reg[23]_i_1__18_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.167 r  pe_05/fsm0/out_reg[27]_i_1__18/CO[3]
                         net (fo=1, routed)           0.000     9.167    pe_05/fsm0/out_reg[27]_i_1__18_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.490 r  pe_05/fsm0/out_reg[31]_i_2__18/O[1]
                         net (fo=1, routed)           0.000     9.490    pe_05/acc/out[29]
    SLICE_X30Y28         FDRE                                         r  pe_05/acc/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20311, unset)        0.924     7.924    pe_05/acc/clk
    SLICE_X30Y28         FDRE                                         r  pe_05/acc/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y28         FDRE (Setup_fdre_C_D)        0.109     7.998    pe_05/acc/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                 -1.492    

Slack (VIOLATED) :        -1.484ns  (required time - arrival time)
  Source:                 fsm1/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_05/acc/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.509ns  (logic 2.497ns (29.344%)  route 6.012ns (70.656%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.973     0.973    fsm1/clk
    SLICE_X56Y74         FDRE                                         r  fsm1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[1]/Q
                         net (fo=63, routed)          0.737     2.166    fsm1/fsm1_out[1]
    SLICE_X57Y73         LUT2 (Prop_lut2_I0_O)        0.124     2.290 f  fsm1/out[0]_i_13__1/O
                         net (fo=12, routed)          0.676     2.966    fsm1/out[0]_i_13__1_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.090 f  fsm1/out[0]_i_5__1/O
                         net (fo=113, routed)         2.115     5.205    fsm1/out_reg[0]_6
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.124     5.329 r  fsm1/done_buf[0]_i_4__20/O
                         net (fo=1, routed)           0.937     6.265    fsm1/done_buf[0]_i_4__20_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.389 r  fsm1/done_buf[0]_i_2__35/O
                         net (fo=134, routed)         1.137     7.526    pe_05/fsm0/pe_05_top1
    SLICE_X31Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.650 r  pe_05/fsm0/out[3]_i_3__18/O
                         net (fo=1, routed)           0.402     8.052    pe_05/fsm0/out[3]_i_3__18_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.456 r  pe_05/fsm0/out_reg[3]_i_1__18/CO[3]
                         net (fo=1, routed)           0.000     8.456    pe_05/fsm0/out_reg[3]_i_1__18_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.573 r  pe_05/fsm0/out_reg[7]_i_1__18/CO[3]
                         net (fo=1, routed)           0.000     8.573    pe_05/fsm0/out_reg[7]_i_1__18_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.690 r  pe_05/fsm0/out_reg[11]_i_1__18/CO[3]
                         net (fo=1, routed)           0.000     8.690    pe_05/fsm0/out_reg[11]_i_1__18_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.807 r  pe_05/fsm0/out_reg[15]_i_1__18/CO[3]
                         net (fo=1, routed)           0.009     8.816    pe_05/fsm0/out_reg[15]_i_1__18_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.933 r  pe_05/fsm0/out_reg[19]_i_1__18/CO[3]
                         net (fo=1, routed)           0.000     8.933    pe_05/fsm0/out_reg[19]_i_1__18_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.050 r  pe_05/fsm0/out_reg[23]_i_1__18/CO[3]
                         net (fo=1, routed)           0.000     9.050    pe_05/fsm0/out_reg[23]_i_1__18_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.167 r  pe_05/fsm0/out_reg[27]_i_1__18/CO[3]
                         net (fo=1, routed)           0.000     9.167    pe_05/fsm0/out_reg[27]_i_1__18_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.482 r  pe_05/fsm0/out_reg[31]_i_2__18/O[3]
                         net (fo=1, routed)           0.000     9.482    pe_05/acc/out[31]
    SLICE_X30Y28         FDRE                                         r  pe_05/acc/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20311, unset)        0.924     7.924    pe_05/acc/clk
    SLICE_X30Y28         FDRE                                         r  pe_05/acc/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y28         FDRE (Setup_fdre_C_D)        0.109     7.998    pe_05/acc/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                 -1.484    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_12/acc/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 2.496ns (29.499%)  route 5.965ns (70.501%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.973     0.973    fsm1/clk
    SLICE_X57Y75         FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[2]/Q
                         net (fo=94, routed)          1.376     2.805    fsm1/fsm1_out[2]
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124     2.929 f  fsm1/out[0]_i_6__2/O
                         net (fo=71, routed)          1.745     4.674    fsm1/out_reg[0]_7
    SLICE_X68Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.798 r  fsm1/done_buf[0]_i_3__24/O
                         net (fo=1, routed)           0.853     5.651    fsm1/done_buf[0]_i_3__24_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.775 r  fsm1/done_buf[0]_i_2__36/O
                         net (fo=134, routed)         1.434     7.208    pe_12/fsm0/pe_12_top1
    SLICE_X80Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.332 r  pe_12/fsm0/out[3]_i_5__13/O
                         net (fo=1, routed)           0.558     7.890    pe_12/fsm0/out[3]_i_5__13_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.416 r  pe_12/fsm0/out_reg[3]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.416    pe_12/fsm0/out_reg[3]_i_1__13_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.530 r  pe_12/fsm0/out_reg[7]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.530    pe_12/fsm0/out_reg[7]_i_1__13_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.644 r  pe_12/fsm0/out_reg[11]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.644    pe_12/fsm0/out_reg[11]_i_1__13_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.758 r  pe_12/fsm0/out_reg[15]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.758    pe_12/fsm0/out_reg[15]_i_1__13_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.872 r  pe_12/fsm0/out_reg[19]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.872    pe_12/fsm0/out_reg[19]_i_1__13_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.986 r  pe_12/fsm0/out_reg[23]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.986    pe_12/fsm0/out_reg[23]_i_1__13_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.100 r  pe_12/fsm0/out_reg[27]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     9.100    pe_12/fsm0/out_reg[27]_i_1__13_n_0
    SLICE_X81Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.434 r  pe_12/fsm0/out_reg[31]_i_2__13/O[1]
                         net (fo=1, routed)           0.000     9.434    pe_12/acc/out[29]
    SLICE_X81Y32         FDRE                                         r  pe_12/acc/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20311, unset)        0.924     7.924    pe_12/acc/clk
    SLICE_X81Y32         FDRE                                         r  pe_12/acc/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X81Y32         FDRE (Setup_fdre_C_D)        0.062     7.951    pe_12/acc/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.465ns  (required time - arrival time)
  Source:                 fsm1/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_66/mul/out_tmp0__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 1.076ns (13.419%)  route 6.943ns (86.581%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.973     0.973    fsm1/clk
    SLICE_X56Y72         FDRE                                         r  fsm1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[3]/Q
                         net (fo=91, routed)          1.856     3.285    fsm1/fsm1_out[3]
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124     3.409 r  fsm1/out[0]_i_2__24/O
                         net (fo=17, routed)          0.425     3.834    par_reset31/par_done_reg1393_in3
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124     3.958 f  par_reset31/out[31]_i_14__10/O
                         net (fo=13, routed)          0.768     4.726    par_reset31/out_reg[0]_1
    SLICE_X54Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.850 r  par_reset31/out[31]_i_4__183/O
                         net (fo=2, routed)           1.873     6.723    par_reset39/out_tmp0_3
    SLICE_X41Y123        LUT4 (Prop_lut4_I2_O)        0.124     6.847 r  par_reset39/done_buf[0]_i_2__54/O
                         net (fo=70, routed)          1.212     8.059    pe_66/mul/pe_66_top1
    SLICE_X37Y143        LUT6 (Prop_lut6_I1_O)        0.124     8.183 r  pe_66/mul/out_tmp0__0_i_13/O
                         net (fo=1, routed)           0.808     8.992    pe_66/mul/out_tmp0__0_i_13_n_0
    DSP48_X2Y55          DSP48E1                                      r  pe_66/mul/out_tmp0__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20311, unset)        0.924     7.924    pe_66/mul/clk
    DSP48_X2Y55          DSP48E1                                      r  pe_66/mul/out_tmp0__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y55          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     7.527    pe_66/mul/out_tmp0__0
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                 -1.465    

Slack (VIOLATED) :        -1.462ns  (required time - arrival time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_12/acc/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 2.475ns (29.324%)  route 5.965ns (70.676%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.973     0.973    fsm1/clk
    SLICE_X57Y75         FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[2]/Q
                         net (fo=94, routed)          1.376     2.805    fsm1/fsm1_out[2]
    SLICE_X57Y71         LUT6 (Prop_lut6_I1_O)        0.124     2.929 f  fsm1/out[0]_i_6__2/O
                         net (fo=71, routed)          1.745     4.674    fsm1/out_reg[0]_7
    SLICE_X68Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.798 r  fsm1/done_buf[0]_i_3__24/O
                         net (fo=1, routed)           0.853     5.651    fsm1/done_buf[0]_i_3__24_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.775 r  fsm1/done_buf[0]_i_2__36/O
                         net (fo=134, routed)         1.434     7.208    pe_12/fsm0/pe_12_top1
    SLICE_X80Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.332 r  pe_12/fsm0/out[3]_i_5__13/O
                         net (fo=1, routed)           0.558     7.890    pe_12/fsm0/out[3]_i_5__13_n_0
    SLICE_X81Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.416 r  pe_12/fsm0/out_reg[3]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.416    pe_12/fsm0/out_reg[3]_i_1__13_n_0
    SLICE_X81Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.530 r  pe_12/fsm0/out_reg[7]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.530    pe_12/fsm0/out_reg[7]_i_1__13_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.644 r  pe_12/fsm0/out_reg[11]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.644    pe_12/fsm0/out_reg[11]_i_1__13_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.758 r  pe_12/fsm0/out_reg[15]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.758    pe_12/fsm0/out_reg[15]_i_1__13_n_0
    SLICE_X81Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.872 r  pe_12/fsm0/out_reg[19]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.872    pe_12/fsm0/out_reg[19]_i_1__13_n_0
    SLICE_X81Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.986 r  pe_12/fsm0/out_reg[23]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.986    pe_12/fsm0/out_reg[23]_i_1__13_n_0
    SLICE_X81Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.100 r  pe_12/fsm0/out_reg[27]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     9.100    pe_12/fsm0/out_reg[27]_i_1__13_n_0
    SLICE_X81Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.413 r  pe_12/fsm0/out_reg[31]_i_2__13/O[3]
                         net (fo=1, routed)           0.000     9.413    pe_12/acc/out[31]
    SLICE_X81Y32         FDRE                                         r  pe_12/acc/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20311, unset)        0.924     7.924    pe_12/acc/clk
    SLICE_X81Y32         FDRE                                         r  pe_12/acc/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X81Y32         FDRE (Setup_fdre_C_D)        0.062     7.951    pe_12/acc/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                 -1.462    

Slack (VIOLATED) :        -1.440ns  (required time - arrival time)
  Source:                 fsm1/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_66/mul/out_tmp0__0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 1.076ns (13.460%)  route 6.918ns (86.540%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.973     0.973    fsm1/clk
    SLICE_X56Y72         FDRE                                         r  fsm1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[3]/Q
                         net (fo=91, routed)          1.856     3.285    fsm1/fsm1_out[3]
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124     3.409 r  fsm1/out[0]_i_2__24/O
                         net (fo=17, routed)          0.425     3.834    par_reset31/par_done_reg1393_in3
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124     3.958 f  par_reset31/out[31]_i_14__10/O
                         net (fo=13, routed)          0.768     4.726    par_reset31/out_reg[0]_1
    SLICE_X54Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.850 r  par_reset31/out[31]_i_4__183/O
                         net (fo=2, routed)           1.873     6.723    par_reset39/out_tmp0_3
    SLICE_X41Y123        LUT4 (Prop_lut4_I2_O)        0.124     6.847 r  par_reset39/done_buf[0]_i_2__54/O
                         net (fo=70, routed)          1.247     8.095    pe_66/mul/pe_66_top1
    SLICE_X36Y144        LUT6 (Prop_lut6_I1_O)        0.124     8.219 r  pe_66/mul/out_tmp0__0_i_7/O
                         net (fo=1, routed)           0.749     8.967    pe_66/mul/out_tmp0__0_i_7_n_0
    DSP48_X2Y55          DSP48E1                                      r  pe_66/mul/out_tmp0__0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20311, unset)        0.924     7.924    pe_66/mul/clk
    DSP48_X2Y55          DSP48E1                                      r  pe_66/mul/out_tmp0__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y55          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362     7.527    pe_66/mul/out_tmp0__0
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                 -1.440    

Slack (VIOLATED) :        -1.438ns  (required time - arrival time)
  Source:                 pe_40/mul/rtmp_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_40/mul/out_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 4.338ns (51.257%)  route 4.125ns (48.743%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.973     0.973    pe_40/mul/clk
    SLICE_X87Y52         FDRE                                         r  pe_40/mul/rtmp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y52         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pe_40/mul/rtmp_reg[19]/Q
                         net (fo=27, routed)          1.069     2.498    pe_40/mul/rtmp_reg_n_0_[19]
    SLICE_X87Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.622 r  pe_40/mul/out_tmp[11]_i_27/O
                         net (fo=2, routed)           0.651     3.273    pe_40/mul/out_tmp[11]_i_27_n_0
    SLICE_X86Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.397 r  pe_40/mul/out_tmp[11]_i_31__5/O
                         net (fo=1, routed)           0.000     3.397    pe_40/mul/out_tmp[11]_i_31__5_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.930 r  pe_40/mul/out_tmp_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.930    pe_40/mul/out_tmp_reg[11]_i_17_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.253 r  pe_40/mul/out_tmp_reg[14]_i_60/O[1]
                         net (fo=2, routed)           0.571     4.825    pe_40/mul/out_tmp_reg[14]_i_60_n_6
    SLICE_X85Y52         LUT2 (Prop_lut2_I0_O)        0.306     5.131 r  pe_40/mul/out_tmp[14]_i_63/O
                         net (fo=1, routed)           0.000     5.131    pe_40/mul/out_tmp[14]_i_63_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.711 r  pe_40/mul/out_tmp_reg[14]_i_19/O[2]
                         net (fo=4, routed)           0.650     6.361    pe_40/mul/out_tmp_reg[14]_i_19_n_5
    SLICE_X84Y54         LUT2 (Prop_lut2_I0_O)        0.302     6.663 r  pe_40/mul/out_tmp[14]_i_25/O
                         net (fo=2, routed)           0.592     7.254    pe_40/mul/out_tmp[14]_i_25_n_0
    SLICE_X83Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.378 r  pe_40/mul/out_tmp[11]_i_7/O
                         net (fo=1, routed)           0.000     7.378    pe_40/mul/out_tmp[11]_i_7_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.779 r  pe_40/mul/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.779    pe_40/mul/out_tmp_reg[11]_i_2_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.001 r  pe_40/mul/out_tmp_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.592     8.593    pe_40/mul/out_tmp_reg[14]_i_2_n_7
    SLICE_X82Y54         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.843     9.436 r  pe_40/mul/out_tmp_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.436    pe_40/mul/out_tmp_reg[14]_i_1_n_5
    SLICE_X82Y54         FDRE                                         r  pe_40/mul/out_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20311, unset)        0.924     7.924    pe_40/mul/clk
    SLICE_X82Y54         FDRE                                         r  pe_40/mul/out_tmp_reg[14]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X82Y54         FDRE (Setup_fdre_C_D)        0.109     7.998    pe_40/mul/out_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                 -1.438    

Slack (VIOLATED) :        -1.436ns  (required time - arrival time)
  Source:                 fsm1/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_66/mul/out_tmp0__0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 1.076ns (13.468%)  route 6.914ns (86.532%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.973     0.973    fsm1/clk
    SLICE_X56Y72         FDRE                                         r  fsm1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[3]/Q
                         net (fo=91, routed)          1.856     3.285    fsm1/fsm1_out[3]
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.124     3.409 r  fsm1/out[0]_i_2__24/O
                         net (fo=17, routed)          0.425     3.834    par_reset31/par_done_reg1393_in3
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124     3.958 f  par_reset31/out[31]_i_14__10/O
                         net (fo=13, routed)          0.768     4.726    par_reset31/out_reg[0]_1
    SLICE_X54Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.850 r  par_reset31/out[31]_i_4__183/O
                         net (fo=2, routed)           1.873     6.723    par_reset39/out_tmp0_3
    SLICE_X41Y123        LUT4 (Prop_lut4_I2_O)        0.124     6.847 r  par_reset39/done_buf[0]_i_2__54/O
                         net (fo=70, routed)          1.247     8.094    pe_66/mul/pe_66_top1
    SLICE_X37Y141        LUT6 (Prop_lut6_I1_O)        0.124     8.218 r  pe_66/mul/out_tmp0__0_i_8/O
                         net (fo=1, routed)           0.744     8.963    pe_66/mul/out_tmp0__0_i_8_n_0
    DSP48_X2Y55          DSP48E1                                      r  pe_66/mul/out_tmp0__0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=20311, unset)        0.924     7.924    pe_66/mul/clk
    DSP48_X2Y55          DSP48E1                                      r  pe_66/mul/out_tmp0__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y55          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.362     7.527    pe_66/mul/out_tmp0__0
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                 -1.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 right_04_write/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_05_read/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.410     0.410    right_04_write/clk
    SLICE_X39Y21         FDRE                                         r  right_04_write/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  right_04_write/out_reg[21]/Q
                         net (fo=1, routed)           0.054     0.605    left_05_read/out_reg[21]_1
    SLICE_X38Y21         FDRE                                         r  left_05_read/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.432     0.432    left_05_read/clk
    SLICE_X38Y21         FDRE                                         r  left_05_read/out_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.076     0.508    left_05_read/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 right_14_write/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_15_read/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.410     0.410    right_14_write/clk
    SLICE_X39Y32         FDRE                                         r  right_14_write/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  right_14_write/out_reg[20]/Q
                         net (fo=1, routed)           0.054     0.605    left_15_read/out_reg[20]_1
    SLICE_X38Y32         FDRE                                         r  left_15_read/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.432     0.432    left_15_read/clk
    SLICE_X38Y32         FDRE                                         r  left_15_read/out_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.076     0.508    left_15_read/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 right_66_write/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_67_read/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.410     0.410    right_66_write/clk
    SLICE_X39Y120        FDRE                                         r  right_66_write/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  right_66_write/out_reg[11]/Q
                         net (fo=1, routed)           0.054     0.605    left_67_read/out_reg[11]_1
    SLICE_X38Y120        FDRE                                         r  left_67_read/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.432     0.432    left_67_read/clk
    SLICE_X38Y120        FDRE                                         r  left_67_read/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y120        FDRE (Hold_fdre_C_D)         0.076     0.508    left_67_read/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 right_66_write/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_67_read/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.410     0.410    right_66_write/clk
    SLICE_X35Y122        FDRE                                         r  right_66_write/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  right_66_write/out_reg[12]/Q
                         net (fo=1, routed)           0.054     0.605    left_67_read/out_reg[12]_1
    SLICE_X34Y122        FDRE                                         r  left_67_read/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.432     0.432    left_67_read/clk
    SLICE_X34Y122        FDRE                                         r  left_67_read/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y122        FDRE (Hold_fdre_C_D)         0.076     0.508    left_67_read/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pe_25/mul/out_tmp_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_25/mul/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.410     0.410    pe_25/mul/clk
    SLICE_X35Y37         FDRE                                         r  pe_25/mul/out_tmp_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_25/mul/out_tmp_reg[14]__0/Q
                         net (fo=1, routed)           0.054     0.605    pe_25/mul/out_tmp_reg[14]__0_n_0
    SLICE_X34Y37         FDRE                                         r  pe_25/mul/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.432     0.432    pe_25/mul/clk
    SLICE_X34Y37         FDRE                                         r  pe_25/mul/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.076     0.508    pe_25/mul/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pe_62/mul/out_tmp_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_62/mul/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.410     0.410    pe_62/mul/clk
    SLICE_X103Y103       FDRE                                         r  pe_62/mul/out_tmp_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_62/mul/out_tmp_reg[2]__0/Q
                         net (fo=1, routed)           0.054     0.605    pe_62/mul/out_tmp_reg[2]__0_n_0
    SLICE_X102Y103       FDRE                                         r  pe_62/mul/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.432     0.432    pe_62/mul/clk
    SLICE_X102Y103       FDRE                                         r  pe_62/mul/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X102Y103       FDRE (Hold_fdre_C_D)         0.076     0.508    pe_62/mul/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 right_66_write/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_67_read/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.410     0.410    right_66_write/clk
    SLICE_X39Y118        FDRE                                         r  right_66_write/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  right_66_write/out_reg[18]/Q
                         net (fo=1, routed)           0.056     0.607    left_67_read/out_reg[18]_1
    SLICE_X38Y118        FDRE                                         r  left_67_read/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.432     0.432    left_67_read/clk
    SLICE_X38Y118        FDRE                                         r  left_67_read/out_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y118        FDRE (Hold_fdre_C_D)         0.075     0.507    left_67_read/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 right_55_write/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_56_read/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.410     0.410    right_55_write/clk
    SLICE_X47Y91         FDRE                                         r  right_55_write/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  right_55_write/out_reg[26]/Q
                         net (fo=1, routed)           0.087     0.638    left_56_read/out_reg[26]_1
    SLICE_X46Y91         FDRE                                         r  left_56_read/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.432     0.432    left_56_read/clk
    SLICE_X46Y91         FDRE                                         r  left_56_read/out_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)         0.085     0.517    left_56_read/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 down_36_write/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            top_46_read/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.410     0.410    down_36_write/clk
    SLICE_X35Y72         FDRE                                         r  down_36_write/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  down_36_write/out_reg[10]/Q
                         net (fo=1, routed)           0.087     0.638    top_46_read/out_reg[10]_1
    SLICE_X34Y72         FDRE                                         r  top_46_read/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.432     0.432    top_46_read/clk
    SLICE_X34Y72         FDRE                                         r  top_46_read/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.085     0.517    top_46_read/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 right_20_write/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_21_read/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.410     0.410    right_20_write/clk
    SLICE_X76Y33         FDRE                                         r  right_20_write/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  right_20_write/out_reg[11]/Q
                         net (fo=1, routed)           0.053     0.604    left_21_read/out_reg[11]_1
    SLICE_X77Y33         FDRE                                         r  left_21_read/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=20311, unset)        0.432     0.432    left_21_read/clk
    SLICE_X77Y33         FDRE                                         r  left_21_read/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X77Y33         FDRE (Hold_fdre_C_D)         0.047     0.479    left_21_read/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y20   pe_35/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X4Y12   pe_20/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y15   pe_31/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y10   pe_10/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y40   pe_65/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X4Y40   pe_61/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y11   pe_21/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X4Y19   pe_32/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y46   pe_76/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X4Y45   pe_72/mul/out_tmp0/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X58Y11  t0/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X58Y11  t0/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X58Y11  t0/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X58Y11  t0/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X54Y16  t0/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X54Y16  t0/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X54Y16  t0/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X54Y16  t0/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X62Y14  t0/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X62Y14  t0/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X58Y11  t0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X58Y11  t0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X58Y11  t0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X58Y11  t0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X54Y16  t0/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X54Y16  t0/mem_reg_0_7_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X54Y16  t0/mem_reg_0_7_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X54Y16  t0/mem_reg_0_7_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X62Y14  t0/mem_reg_0_7_17_17/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X62Y14  t0/mem_reg_0_7_18_18/SP/CLK



