ncverilog(64): 12.20-s012: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	12.20-s012: Started on Dec 28, 2020 at 01:01:54 CST
ncverilog
	KillWrapper_tb.sv
	../../Suansha/KillWrapper.sv
	../../Suansha/KillNode.sv
	../../Suansha/Threats.sv
	+access+r
Recompiling... reason: file '/home/team04/jeter/DClab-team04/final-project/gobang/Suansha/Threats.sv' is newer than expected.
	expected: Mon Dec 28 00:57:16 2020
	actual:   Mon Dec 28 01:00:19 2020
file: KillWrapper_tb.sv
	module worklib.TH_tb:sv
		errors: 0, warnings: 0
file: ../../Suansha/KillWrapper.sv
	module worklib.Suansha:sv
		errors: 0, warnings: 0
file: ../../Suansha/KillNode.sv
	module worklib.Kill_node:sv
		errors: 0, warnings: 0
file: ../../Suansha/Threats.sv
	module worklib.Threats:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Kill_node:sv <0x4cecdd5f>
			streams:  16, words: 14724
		worklib.Suansha:sv <0x23a0ff5f>
			streams:  83, words: 37436
		worklib.TH_tb:sv <0x15403c9b>
			streams:  10, words: 16772
		worklib.Threats:sv <0x264a3c82>
			streams:  30, words: 821767
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                  20       4
		Registers:               762     106
		Scalar wires:            141       -
		Vectored wires:          110       -
		Always blocks:            38       6
		Initial blocks:            3       3
		Cont. assignments:        66      22
		Pseudo assignments:      138      90
		Compilation units:         1       1
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.TH_tb:sv
Loading snapshot worklib.TH_tb:sv .................... Done
*Verdi3* Loading libsscore_ius122.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /opt/CAD/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi3_2013.07, Linux x86_64/64bit, 07/04/2013
(C) 1996 - 2013 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'KillWrapper.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
Read file was opened successfully : -2147483645
========= output result =========
AI got a kill !!
============= end ==============
Simulation complete via $finish(1) at time 185405 NS + 4
./KillWrapper_tb.sv:82         $finish;
ncsim> exit
TOOL:	ncverilog	12.20-s012: Exiting on Dec 28, 2020 at 01:03:02 CST  (total: 00:01:08)
