# CH340G V30 Memory Information
This the CH340G with ROM `bcdDevice` 2.54.  

It has 160 * 8 bits of SRAM, 8 * 10 bits of stack.  

## Data Memory Mapping
|  Range  |Description|
|---------|-----------|
|0x00-0x1f|    SFR    |
|0x20-0x3f|   SRAM1   |
|0x40-0x7f|   SRAM2   |
|0x80-0x9f| SFR mirror|
|0xa0-0xbf|SRAM1 mirror|
|0xc0-0xff|   SRAM3   |

## SFRs
|Offset|   Name   |Description|
|------|----------|-----------|
| 0x02 |USB_TXFIFO?||
| 0x04 |USB_RXFIFO?||
| 0x0b |  GPIO_?  |USB main control?/GPIO pull control?, writes 0 disconnects|
| 0x0e |          |changes constantly|
|  ..  |          |changes constantly|
| 0x11 |          |changes constantly|
| 0x12 | SBAUD_H  |UART baud high|
| 0x13 | SBAUD_L  |UART baud low|
| 0x18 |   SCON   |UART control|
| 0x19 |   SBUF   |UART buffer, read to receive, write to send|
| 0x1b |UDEV_CTRL?|USB device control|
| 0x1c |UEP_CTRL? |USB endpoint control|

## SRAM variable locations
|Offset|Description|
|------|-----------|
| 0x24 |Workmode, determined by chip model.(0xA0 : Serial, 0x2B : Print)|

