#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Sep 15 22:36:56 2021
# Process ID: 13804
# Current directory: C:/lab_05b
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10796 C:\lab_05b\lab_05.xpr
# Log file: C:/lab_05b/vivado.log
# Journal file: C:/lab_05b\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/lab_05b/lab_05.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1099.219 ; gain = 176.043
open_bd_design {C:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/zynq_base.bd}
Reading block design file <C:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/zynq_base.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tpg:8.1 - v_tpg_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_74M
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_red
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_green
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_blue
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <zynq_base> from block design file <C:/lab_05b/lab_05.srcs/sources_1/bd/zynq_base/zynq_base.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1288.762 ; gain = 129.598
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 15 22:40:04 2021...
