{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603006529047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603006529059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 13:05:28 2020 " "Processing started: Sun Oct 18 13:05:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603006529059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006529059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006529059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603006529402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603006529402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Control_Unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603006537947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006537947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iramv2.v 1 1 " "Found 1 design units, including 1 entities, in source file iramv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRAMv2 " "Found entity 1: IRAMv2" {  } { { "IRAMv2.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/IRAMv2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603006537947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006537947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define.v 0 0 " "Found 0 design units, including 0 entities, in source file define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006537955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603006537956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006537956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_MUX " "Found entity 1: BUS_MUX" {  } { { "BUS_MUX.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/BUS_MUX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603006537958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006537958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_eopc.v 1 1 " "Found 1 design units, including 1 entities, in source file module_eopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 EOPC " "Found entity 1: EOPC" {  } { { "Module_EOPC.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Module_EOPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603006537958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006537958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file module_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_Reg " "Found entity 1: Module_Reg" {  } { { "Module_Reg.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Module_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603006537959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006537959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_regf.v 1 1 " "Found 1 design units, including 1 entities, in source file module_regf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_RegF " "Found entity 1: Module_RegF" {  } { { "Module_RegF.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Module_RegF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603006537960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006537960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_rp_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file module_rp_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_RP_CP " "Found entity 1: Module_RP_CP" {  } { { "Module_RP_CP.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Module_RP_CP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603006537961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006537961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pointer_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file pointer_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pointer_MUX " "Found entity 1: Pointer_MUX" {  } { { "Pointer_MUX.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Pointer_MUX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603006537962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006537962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topregisterwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file topregisterwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopRegisterWrapper " "Found entity 1: TopRegisterWrapper" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603006537963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006537963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopRegisterWrapper " "Elaborating entity \"TopRegisterWrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603006538015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_Reg Module_Reg:PCreg " "Elaborating entity \"Module_Reg\" for hierarchy \"Module_Reg:PCreg\"" {  } { { "TopRegisterWrapper.v" "PCreg" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603006538038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Module_Reg.v(9) " "Verilog HDL assignment warning at Module_Reg.v(9): truncated value with size 32 to match size of target (8)" {  } { { "Module_Reg.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Module_Reg.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603006538038 "|TopRegisterWrapper|Module_Reg:PCreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RP_CP Module_RP_CP:RPreg " "Elaborating entity \"Module_RP_CP\" for hierarchy \"Module_RP_CP:RPreg\"" {  } { { "TopRegisterWrapper.v" "RPreg" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603006538053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Module_RP_CP.v(5) " "Verilog HDL assignment warning at Module_RP_CP.v(5): truncated value with size 8 to match size of target (1)" {  } { { "Module_RP_CP.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Module_RP_CP.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603006538053 "|TopRegisterWrapper|Module_RP_CP:RPreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Module_RP_CP.v(10) " "Verilog HDL assignment warning at Module_RP_CP.v(10): truncated value with size 8 to match size of target (1)" {  } { { "Module_RP_CP.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Module_RP_CP.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603006538053 "|TopRegisterWrapper|Module_RP_CP:RPreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Module_RP_CP.v(14) " "Verilog HDL assignment warning at Module_RP_CP.v(14): truncated value with size 32 to match size of target (8)" {  } { { "Module_RP_CP.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Module_RP_CP.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603006538053 "|TopRegisterWrapper|Module_RP_CP:RPreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_RegF Module_RegF:CIDreg " "Elaborating entity \"Module_RegF\" for hierarchy \"Module_RegF:CIDreg\"" {  } { { "TopRegisterWrapper.v" "CIDreg" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603006538054 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din Module_RegF.v(8) " "Verilog HDL Always Construct warning at Module_RegF.v(8): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Module_RegF.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Module_RegF.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603006538055 "|TopRegisterWrapper|Module_RegF:CIDreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Module_RegF.v(15) " "Verilog HDL assignment warning at Module_RegF.v(15): truncated value with size 32 to match size of target (8)" {  } { { "Module_RegF.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Module_RegF.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603006538055 "|TopRegisterWrapper|Module_RegF:CIDreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUAC " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUAC\"" {  } { { "TopRegisterWrapper.v" "ALUAC" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603006538058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.v(21) " "Verilog HDL assignment warning at ALU.v(21): truncated value with size 32 to match size of target (8)" {  } { { "ALU.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/ALU.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603006538059 "|TopRegisterWrapper|ALU:ALUAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_MUX BUS_MUX:BUS_MSelect " "Elaborating entity \"BUS_MUX\" for hierarchy \"BUS_MUX:BUS_MSelect\"" {  } { { "TopRegisterWrapper.v" "BUS_MSelect" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603006538061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\"" {  } { { "BUS_MUX.v" "LPM_MUX_component" { Text "E:/FPGA/Github/FPGA-processor-design/Code/BUS_MUX.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603006538089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\"" {  } { { "BUS_MUX.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/BUS_MUX.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603006538089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 13 " "Parameter \"lpm_size\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603006538090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603006538090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603006538090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603006538090 ""}  } { { "BUS_MUX.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/BUS_MUX.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603006538090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3tc " "Found entity 1: mux_3tc" {  } { { "db/mux_3tc.tdf" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/db/mux_3tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603006538129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006538129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3tc BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\|mux_3tc:auto_generated " "Elaborating entity \"mux_3tc\" for hierarchy \"BUS_MUX:BUS_MSelect\|lpm_mux:LPM_MUX_component\|mux_3tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603006538129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pointer_MUX Pointer_MUX:Pointer_MSelect " "Elaborating entity \"Pointer_MUX\" for hierarchy \"Pointer_MUX:Pointer_MSelect\"" {  } { { "TopRegisterWrapper.v" "Pointer_MSelect" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603006538147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\"" {  } { { "Pointer_MUX.v" "LPM_MUX_component" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Pointer_MUX.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603006538147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\"" {  } { { "Pointer_MUX.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Pointer_MUX.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603006538147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603006538147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603006538147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603006538147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603006538147 ""}  } { { "Pointer_MUX.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Pointer_MUX.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603006538147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hrc " "Found entity 1: mux_hrc" {  } { { "db/mux_hrc.tdf" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/db/mux_hrc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603006538198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006538198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hrc Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated " "Elaborating entity \"mux_hrc\" for hierarchy \"Pointer_MUX:Pointer_MSelect\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603006538198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:Control_Unit1 " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:Control_Unit1\"" {  } { { "TopRegisterWrapper.v" "Control_Unit1" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603006538202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Control_Unit.v(13) " "Verilog HDL assignment warning at Control_Unit.v(13): truncated value with size 8 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/Control_Unit.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603006538202 "|TopRegisterWrapper|Control_Unit:Control_Unit1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MEMCtrl\[0\] GND " "Pin \"MEMCtrl\[0\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|MEMCtrl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEMCtrl\[1\] GND " "Pin \"MEMCtrl\[1\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|MEMCtrl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAddress\[0\] GND " "Pin \"DAddress\[0\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|DAddress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAddress\[1\] GND " "Pin \"DAddress\[1\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|DAddress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAddress\[2\] GND " "Pin \"DAddress\[2\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|DAddress[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAddress\[3\] GND " "Pin \"DAddress\[3\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|DAddress[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAddress\[4\] GND " "Pin \"DAddress\[4\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|DAddress[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAddress\[5\] GND " "Pin \"DAddress\[5\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|DAddress[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAddress\[6\] GND " "Pin \"DAddress\[6\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|DAddress[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAddress\[7\] GND " "Pin \"DAddress\[7\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|DAddress[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ddout\[0\] GND " "Pin \"Ddout\[0\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|Ddout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ddout\[1\] GND " "Pin \"Ddout\[1\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|Ddout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ddout\[2\] GND " "Pin \"Ddout\[2\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|Ddout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ddout\[3\] GND " "Pin \"Ddout\[3\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|Ddout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ddout\[4\] GND " "Pin \"Ddout\[4\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|Ddout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ddout\[5\] GND " "Pin \"Ddout\[5\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|Ddout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ddout\[6\] GND " "Pin \"Ddout\[6\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|Ddout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ddout\[7\] GND " "Pin \"Ddout\[7\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|Ddout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IAddress\[0\] GND " "Pin \"IAddress\[0\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|IAddress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IAddress\[1\] GND " "Pin \"IAddress\[1\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|IAddress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IAddress\[2\] GND " "Pin \"IAddress\[2\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|IAddress[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IAddress\[3\] GND " "Pin \"IAddress\[3\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|IAddress[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IAddress\[4\] GND " "Pin \"IAddress\[4\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|IAddress[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IAddress\[5\] GND " "Pin \"IAddress\[5\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|IAddress[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IAddress\[6\] GND " "Pin \"IAddress\[6\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|IAddress[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IAddress\[7\] GND " "Pin \"IAddress\[7\]\" is stuck at GND" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603006538831 "|TopRegisterWrapper|IAddress[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603006538831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603006538848 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603006539009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603006539009 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ddin\[0\] " "No output dependent on input pin \"Ddin\[0\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Ddin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ddin\[1\] " "No output dependent on input pin \"Ddin\[1\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Ddin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ddin\[2\] " "No output dependent on input pin \"Ddin\[2\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Ddin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ddin\[3\] " "No output dependent on input pin \"Ddin\[3\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Ddin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ddin\[4\] " "No output dependent on input pin \"Ddin\[4\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Ddin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ddin\[5\] " "No output dependent on input pin \"Ddin\[5\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Ddin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ddin\[6\] " "No output dependent on input pin \"Ddin\[6\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Ddin[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ddin\[7\] " "No output dependent on input pin \"Ddin\[7\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Ddin[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Idin\[0\] " "No output dependent on input pin \"Idin\[0\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Idin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Idin\[1\] " "No output dependent on input pin \"Idin\[1\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Idin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Idin\[2\] " "No output dependent on input pin \"Idin\[2\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Idin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Idin\[3\] " "No output dependent on input pin \"Idin\[3\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Idin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Idin\[4\] " "No output dependent on input pin \"Idin\[4\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Idin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Idin\[5\] " "No output dependent on input pin \"Idin\[5\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Idin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Idin\[6\] " "No output dependent on input pin \"Idin\[6\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Idin[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Idin\[7\] " "No output dependent on input pin \"Idin\[7\]\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|Idin[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "TopRegisterWrapper.v" "" { Text "E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603006539112 "|TopRegisterWrapper|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603006539112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603006539112 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603006539112 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603006539112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603006539205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 13:05:39 2020 " "Processing ended: Sun Oct 18 13:05:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603006539205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603006539205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603006539205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603006539205 ""}
