<?xml version="1.0" encoding="utf-8"?>
<helpIndex version="1.0">
  <tool name="sch_editor" href="/index.htm#context/user/schematic_design_entry">
    <dialog name="add_symbol">
      <whatsthis name="library_list">Lists all the available symbol libraries. If you want the user-defined symbol libraries to be displayed here, you need to specify them by choosing &lt;b&gt;Tools &gt; Options&lt;/b&gt; in the Diamond window and selecting &lt;b&gt;User Defined Symbol Library&lt;/b&gt; from Schematic Editor options.&lt;br&gt;&lt;br&gt;
Select a library file from this list, and the symbols within that library will be displayed in the Symbol List below it.</whatsthis>
      <whatsthis name="symbol_list">Lists all the symbols within the selected library file. Click to select one of them, and the symbol is attached to your mouse cursor. Click the desired location in your schematic to place the symbol.</whatsthis>
    
	  <whatsthis name="FPTITLE"></whatsthis>
	  <whatsthis name="REV_BLK"></whatsthis>
	  <whatsthis name="SPTITLE"></whatsthis>
	  <whatsthis name="STITLE"></whatsthis>
	  <whatsthis name="ageb2">A Greater Than Or Equal To B (2 bit)</whatsthis>
	  <whatsthis name="aleb2">A Less Than Or Equal To B (2 bit)</whatsthis>
	  <whatsthis name="and2">2 Input AND Gate</whatsthis>
	  <whatsthis name="and3">3 Input AND Gate</whatsthis>
	  <whatsthis name="and4">4 Input AND Gate</whatsthis>
	  <whatsthis name="and5">5 Input AND Gate</whatsthis>
	  <whatsthis name="aneb2">A Not Equal To B (2 bit)</whatsthis>
	  <whatsthis name="bb">CMOS Input 6mA Sink 3mA Source Sinklim Output Buffer with Tristate BiDirectional</whatsthis>
	  <whatsthis name="bbpd">CMOS Input 6mA Sink 3mA Source Sinklim Output Buffer with Tristate BiDirectional and Pull-down</whatsthis>
	  <whatsthis name="bbpu">CMOS Input 6mA Sink 3mA Source Sinklim Output Buffer with Tristate BiDirectional and Pull-up</whatsthis>
	  <whatsthis name="bbw">CMOS Input 6mA Sink 3mA Source Sinklim Output Buffer with Tristate BiDirectional in keepermode</whatsthis>
	  <whatsthis name="cb2">Combinational Logic for 2-Bit Bidirectional Counter</whatsthis>
	  <whatsthis name="ccu2b">Carry-Chain</whatsthis>
	  <whatsthis name="cd2">Combinational Logic for 2 Bit Down Counter</whatsthis>
	  <whatsthis name="cd4p3bx"></whatsthis>
	  <whatsthis name="cd4p3dx"></whatsthis>
	  <whatsthis name="cd4p3ix"></whatsthis>
	  <whatsthis name="cd4p3jx"></whatsthis>
	  <whatsthis name="cu2">Combinational Logic for 2 Bit Up Counter</whatsthis>
	  <whatsthis name="dcs">Dynamic Clock Selection Multiplexer</whatsthis>
	  <whatsthis name="delay">Delay</whatsthis>
	  <whatsthis name="fadd2">fadd2</whatsthis>
	  <whatsthis name="fadd2b">2 Bit Fast Adders/Subtractors</whatsthis>
	  <whatsthis name="fadsu2">2 Bit Fast Adder/Subtractor (two's complement)</whatsthis>
	  <whatsthis name="fd1p3ax">Positive Edge Triggered D Flip-Flop with Positive Level Enable, GSR used for Clear</whatsthis>
	  <whatsthis name="fd1p3ay">Positive Edge Triggered D Flip-Flop with Positive Level Enable, GSR used for Preset</whatsthis>
	  <whatsthis name="fd1p3bx">Positive Edge Triggered D Flip-Flop with Positive Level Enable and Positive Level Asynchronous Preset</whatsthis>
	  <whatsthis name="fd1p3dx">Positive Edge Triggered D Flip-Flop with Positive Level Enable and Positive Level Asynchronous Clear</whatsthis>
	  <whatsthis name="fd1p3ix">Positive Edge Triggered D Flip-Flop with Positive Level Synchronous Clear and Positive Level Enable</whatsthis>
	  <whatsthis name="fd1p3jx">Positive Edge Triggered D Flip-Flop with Positive Level Synchronous Preset and Positive Level Enable</whatsthis>
	  <whatsthis name="fd1s1a">Positive Level Data Latch with GSR Used for Clear</whatsthis>
	  <whatsthis name="fd1s1aq">Latch</whatsthis>
	  <whatsthis name="fd1s1ay">Positive Level Data Latch with GSR Used for Preset</whatsthis>
	  <whatsthis name="fd1s1b">Positive Level Data Latch with Positive Level Asynchronous Preset</whatsthis>
	  <whatsthis name="fd1s1d">Positive Level Data Latch with Positive Level Asynchronous Clear</whatsthis>
	  <whatsthis name="fd1s1i">Positive Level Data Latch with Positive Level Synchronous Clear</whatsthis>
	  <whatsthis name="fd1s1j">Positive Level Data Latch with Positive Level Synchronous Preset</whatsthis>
	  <whatsthis name="fd1s3ax">Positive Edge Triggered D Flip-Flop, GSR Used for Clear</whatsthis>
	  <whatsthis name="fd1s3ay">Positive Edge Triggered D Flip-Flop, GSR Used for Preset</whatsthis>
	  <whatsthis name="fd1s3bx">Positive Edge Triggered D Flip-Flop with Positive Level Asynchronous Preset</whatsthis>
	  <whatsthis name="fd1s3dx">Positive Edge Triggered D Flip-Flop with Positive Level Asynchronous Clear</whatsthis>
	  <whatsthis name="fd1s3ix">Positive Edge Triggered D Flip-Flop with Positive Level Synchronous Clear</whatsthis>
	  <whatsthis name="fd1s3jx">Positive Edge Triggered D Flip-Flop with Positive Level Synchronous Preset</whatsthis>
	  <whatsthis name="fl1p3ay">Positive Edge Triggered D Flip-Flop with 2 Input Data Mux, Positive Level Data Select, and Positive Level Enable, GSR used for Preset</whatsthis>
	  <whatsthis name="fl1p3az">Positive Edge Triggered D Flip-Flop with 2 Input Data Mux, Positive Level Data Select, and Positive Level Enable, GSR used for Clear</whatsthis>
	  <whatsthis name="fl1p3bx">Positive Edge Triggered D Flip-Flop with 2 Input Data Mux, Positive Level Data Select, Positive Level Asynchronous Preset, and Positive Level Enable</whatsthis>
	  <whatsthis name="fl1p3dx">Positive Edge Triggered D Flip-Flop with 2 Input Data Mux, Positive Level Data Select, Positive Level Asynchronous Clear, and Positive Level Enable</whatsthis>
	  <whatsthis name="fl1p3iy">Positive Edge Triggered D Flip-Flop with 2 Input Data Mux, Positive Level Data Select, Positive Level Synchronous Clear, and Positive Level Enable</whatsthis>
	  <whatsthis name="fl1p3jy">Positive Edge Triggered D Flip-Flop with 2 Input Data Mux, Positive Level Data Select, Positive Level Synchronous Preset, and Positive Level Enable</whatsthis>
	  <whatsthis name="fl1s1a">Positive Level Loadable Latch with Positive Select and GSR Used for Clear</whatsthis>
	  <whatsthis name="fl1s1ay">Positive Level Loadable Latch with Positive Select and GSR Used for Preset</whatsthis>
	  <whatsthis name="fl1s1b">Positive Level Loadable Latch with Positive Select and Positive Level Asynchronous Preset </whatsthis>
	  <whatsthis name="fl1s1d">Positive Level Loadable Latch with Positive Select and Positive Level Asynchronous Clear</whatsthis>
	  <whatsthis name="fl1s1i">Positive Level Loadable Latch with Positive Select and Positive Level Synchronous Clear</whatsthis>
	  <whatsthis name="fl1s1j">Positive Level Loadable Latch with Positive Select and Positive Level Synchronous Preset</whatsthis>
	  <whatsthis name="fl1s3ax">Positive Edge Triggered D Flip-Flop with 2 Input Data Mux, GSR used for Clear</whatsthis>
	  <whatsthis name="fl1s3ay">Positive Edge Triggered D Flip-Flop with 2 Input Data Mux, GSR used for Preset</whatsthis>
	  <whatsthis name="fsub2">2 Bit Fast Subtractor (two's complement)</whatsthis>
	  <whatsthis name="fsub2b">2 Bit Subtractor</whatsthis>
	  <whatsthis name="gsr">Global Set/Reset</whatsthis>
	  <whatsthis name="ib">CMOS Input Buffer</whatsthis>
	  <whatsthis name="ibpd">Input Buffer with Pull-down</whatsthis>
	  <whatsthis name="ibpu">Input Buffer with Pull-up</whatsthis>
	  <whatsthis name="ifs1p3bx">Positive Edge Triggered D Flip-Flop with Positive Level Enable, Positive Level Asynchronous Preset, and System Clock</whatsthis>
	  <whatsthis name="ifs1p3dx">Positive Edge Triggered D Flip-Flop with Positive Level Enable, Positive Level Asynchronous Clear, and System Clock</whatsthis>
	  <whatsthis name="ifs1p3ix">Positive Edge Triggered D Flip-Flop with Positive Level Synchronous Clear, Positive Level Enable, and System Clock</whatsthis>
	  <whatsthis name="ifs1p3jx">Positive Edge Triggered D Flip-Flop with Positive Level Synchronous Preset, Positive Level Enable, and System Clock</whatsthis>
	  <whatsthis name="ifs1s1b">Positive Level Data Latch with Positive Level Asynchronous Preset and System Clock</whatsthis>
	  <whatsthis name="ifs1s1d">Positive Level Data Latch with Positive Level Asynchronous Clear and System Clock</whatsthis>
	  <whatsthis name="ifs1s1i">Positive Level Data Latch with Positive Level Synchronous Clear and System Clock</whatsthis>
	  <whatsthis name="ifs1s1j">Positive Level Data Latch with Positive Level Synchronous Preset and System Clock</whatsthis>
	  <whatsthis name="ilf2p3bx">Negative Level Edge Clocked (ECLK) Latch, Feeding Positive Edge Triggered System Clocked (SCLK) Flip-Flop, and Positive Level Asynchronous Preset</whatsthis>
	  <whatsthis name="ilf2p3dx">Negative Level Edge Clocked (ECLK) Latch, Feeding Positive Edge Triggered System Clocked (SCLK) Flip-Flop, and Positive Level Asynchronous Clear</whatsthis>
	  <whatsthis name="ilf2p3ix">Negative Level Edge Clocked (ECLK) Latch, Feeding Positive Edge Triggered System Clocked (SCLK) Flip-Flop, and Positive Level Synchronous Clear</whatsthis>
	  <whatsthis name="ilf2p3jx">Negative Level Edge Clocked (ECLK) Latch, Feeding Positive Edge Triggered System Clocked (SCLK) Flip-Flop, and Positive Level Synchronous Preset</whatsthis>
	  <whatsthis name="ilvds">LVDS Input Buffer</whatsthis>
	  <whatsthis name="inv">Inverter</whatsthis>
	  <whatsthis name="l6mux21">2 to 1 Mux</whatsthis>
	  <whatsthis name="lb2p3ax">2 Bit Positive Edge Triggered Loadable Bidirectional Counter with Positive Clock Enable, GSR Used for Clear</whatsthis>
	  <whatsthis name="lb2p3ay">2 Bit Positive Edge Triggered Loadable Bidirectional Counter with Positive Clock Enable, GSR Used for Preset</whatsthis>
	  <whatsthis name="lb2p3bx">2 Bit Positive Edge Triggered Loadable Bidirectional Counter with Positive Clock Enable and Positive Level Asynchronous Preset</whatsthis>
	  <whatsthis name="lb2p3dx">2 Bit Positive Edge Triggered Loadable Bidirectional Counter with Positive Clock Enable and Positive Level Asynchronous Clear</whatsthis>
	  <whatsthis name="lb2p3ix">2 Bit Positive Edge Triggered Loadable Bidirectional Counter with Positive Clock Enable and Positive Level Synchronous Clear</whatsthis>
	  <whatsthis name="lb2p3jx">2 Bit Positive Edge Triggered Loadable Bidirectional Counter with Positive Clock Enable and Positive Level Synchronous Preset</whatsthis>
	  <whatsthis name="ld2p3ax">2 Bit Positive Edge Triggered Loadable Down Counter with Positive Clock Enable, GSR Used for Clear</whatsthis>
	  <whatsthis name="ld2p3ay">2 Bit Positive Edge Triggered Loadable Down Counter with Positive Clock Enable, GSR Used for Preset</whatsthis>
	  <whatsthis name="ld2p3bx">2 Bit Positive Edge Triggered Loadable Down Counter with Positive Clock Enable and Positive Level Asynchronous Preset</whatsthis>
	  <whatsthis name="ld2p3dx">2 Bit Positive Edge Triggered Loadable Down Counter with Positive Clock Enable and Positive Level Asynchronous Clear</whatsthis>
	  <whatsthis name="ld2p3ix">2 Bit Positive Edge Triggered Loadable Down Counter with Positive Clock Enable and Positive Level Synchronous Clear</whatsthis>
	  <whatsthis name="ld2p3jx">2 Bit Positive Edge Triggered Loadable Down Counter with Positive Clock Enable and Positive Level Synchronous Preset</whatsthis>
	  <whatsthis name="lu2p3ax">2 Bit Positive Edge Triggered Loadable Up Counter with Positive Clock Enable, GSR Used for Clear</whatsthis>
	  <whatsthis name="lu2p3ay">2 Bit Positive Edge Triggered Loadable Up Counter with Positive Clock Enable, GSR Used for Preset</whatsthis>
	  <whatsthis name="lu2p3bx">2 Bit Positive Edge Triggered Loadable Up Counter with Positive Clock Enable and Positive Level Asynchronous Preset</whatsthis>
	  <whatsthis name="lu2p3dx">2 Bit Positive Edge Triggered Loadable Up Counter with Positive Clock Enable and Positive Level Asynchronous Clear</whatsthis>
	  <whatsthis name="lu2p3ix">2 Bit Positive Edge Triggered Loadable Up Counter with Positive Clock Enable and Positive Level Synchronous Clear</whatsthis>
	  <whatsthis name="lu2p3jx">2 Bit Positive Edge Triggered Loadable Up Counter with Positive Clock Enable and Positive Level Synchronous Preset</whatsthis>
	  <whatsthis name="mult2">2X2 Multiplier</whatsthis>
	  <whatsthis name="mux161">16-Input Mux within the PFU (4 Slices)</whatsthis>
	  <whatsthis name="mux21">2 to 1 Mux</whatsthis>
	  <whatsthis name="mux321">32-Input Mux within the PFU (8 Slices)</whatsthis>
	  <whatsthis name="mux41">4 to 1 Mux</whatsthis>
	  <whatsthis name="mux81">8 to 1 Mux</whatsthis>
	  <whatsthis name="nd2">2 Input NAND Gate</whatsthis>
	  <whatsthis name="nd3">3 Input NAND Gate</whatsthis>
	  <whatsthis name="nd4">4 Input NAND Gate</whatsthis>
	  <whatsthis name="nd5">5 Input NAND Gate</whatsthis>
	  <whatsthis name="nr2">2 Input NOR Gate</whatsthis>
	  <whatsthis name="nr3">3 Input NOR Gate</whatsthis>
	  <whatsthis name="nr4">4 Input NOR Gate</whatsthis>
	  <whatsthis name="nr5">5 Input NOR Gate</whatsthis>
	  <whatsthis name="ob">Output Buffer</whatsthis>
	  <whatsthis name="obco">Output Complementary Buffer</whatsthis>
	  <whatsthis name="obw">6mA Sink 3mA Source Sinklim Output Buffer with Tristate</whatsthis>
	  <whatsthis name="obz">Output Buffer with Tristate</whatsthis>
	  <whatsthis name="obzpd">12mA Sink 6mA Source Slewlim Output Buffer</whatsthis>
	  <whatsthis name="obzpu">Output Buffer with Tristate and Pull-up</whatsthis>
	  <whatsthis name="ofs1p3bx">Positive Edge Triggered D Flip-Flop with Positive Level Enable, Positive Level Asynchronous Preset, and System Clock</whatsthis>
	  <whatsthis name="ofs1p3dx">Positive Edge Triggered D Flip-Flop with Positive Level Enable, Positive Level Asynchronous Clear, and System Clock</whatsthis>
	  <whatsthis name="ofs1p3ix">Positive Edge Triggered D Flip-Flop with Positive Level Synchronous Clear, Positive Level Enable (Clear overrides Enable), and System Clock</whatsthis>
	  <whatsthis name="ofs1p3jx">Positive Edge Triggered D Flip-Flop with Positive Level Synchronous Preset, Positive Level Enable (Preset overrides Enable), and System Clock</whatsthis>
	  <whatsthis name="olvds">LVDS Output Buffer</whatsthis>
	  <whatsthis name="or2">2 Input OR Gate</whatsthis>
	  <whatsthis name="or3">3 Input OR Gate</whatsthis>
	  <whatsthis name="or4">4 Input OR Gate</whatsthis>
	  <whatsthis name="or5">5 Input OR Gate</whatsthis>
	  <whatsthis name="orcalut4">4-Input Look Up Table</whatsthis>
	  <whatsthis name="orcalut5">5-Input Look Up Table</whatsthis>
	  <whatsthis name="orcalut6">6-Input Look Up Table</whatsthis>
	  <whatsthis name="orcalut7">7-Input Look Up Table</whatsthis>
	  <whatsthis name="orcalut8">8-Input Look Up Table</whatsthis>
	  <whatsthis name="osca">Internal Oscillator</whatsthis>
	  <whatsthis name="oscc">Internal Oscillator</whatsthis>
	  <whatsthis name="oscd">Internal Oscillator</whatsthis>
	  <whatsthis name="osce">Oscillator for configuration clock</whatsthis>
	  <whatsthis name="osch">Oscillator for MachXO2</whatsthis>
	  <whatsthis name="pfumx">2-Input Mux within the PFU, C0 used for Selection with Positive Select</whatsthis>
	  <whatsthis name="pur">Power Up Set/Reset</whatsthis>
	  <whatsthis name="rdbk">Readback Controller</whatsthis>
	  <whatsthis name="sgsr">Synchronous Release Global Set/Reset Interface</whatsthis>
	  <whatsthis name="strtup">Startup Controller</whatsthis>
	  <whatsthis name="title_a"></whatsthis>
	  <whatsthis name="title_b"></whatsthis>
	  <whatsthis name="title_c"></whatsthis>
	  <whatsthis name="title_d"></whatsthis>
	  <whatsthis name="title_e"></whatsthis>
	  <whatsthis name="tsall">Global Tristate Interface</whatsthis>
	  <whatsthis name="vhi">Logic High Generator</whatsthis>
	  <whatsthis name="vlo">Logic Low Generator</whatsthis>
	  <whatsthis name="xnor2">2 Input Exclusive NOR Gate</whatsthis>
	  <whatsthis name="xnor3">3 Input Exclusive NOR Gate</whatsthis>
	  <whatsthis name="xnor4">4 Input Exclusive NOR Gate</whatsthis>
	  <whatsthis name="xnor5">5 Input Exclusive NOR Gate</whatsthis>
	  <whatsthis name="xor11">11 Input Exclusive OR Gate</whatsthis>
	  <whatsthis name="xor2">2 Input Exclusive OR Gate</whatsthis>
	  <whatsthis name="xor21">21 Input Exclusive OR Gate</whatsthis>
	  <whatsthis name="xor3">3 Input Exclusive OR Gate</whatsthis>
	  <whatsthis name="xor4">4 Input Exclusive OR Gate</whatsthis>
	  <whatsthis name="xor5">5 Input Exclusive OR Gate</whatsthis>
	  
	  <description name="FPTITLE"></description>
	  <description name="REV_BLK"></description>
	  <description name="SPTITLE"></description>
	  <description name="STITLE"></description>
	  <description name="ageb2">A Greater Than Or Equal To B</description>
	  <description name="aleb2">A Less Than Or Equal To B</description>
	  <description name="and2">2 Input AND Gate</description>
	  <description name="and3">3 Input AND Gate</description>
	  <description name="and4">4 Input AND Gate</description>
	  <description name="and5">5 Input AND Gate</description>
	  <description name="aneb2">A Not Equal To B</description>
	  <description name="bb">CMOS</description>
	  <description name="bbpd">CMOS Pull-down</description>
	  <description name="bbpu">CMOS Pull-up</description>
	  <description name="bbw">CMOS keepermode</description>
	  <description name="cb2">Bidirectional Counter</description>
	  <description name="ccu2b">Carry-Chain</description>
	  <description name="cd2">Down Counter</description>
	  <description name="cd4p3bx"></description>
	  <description name="cd4p3dx"></description>
	  <description name="cd4p3ix"></description>
	  <description name="cd4p3jx"></description>
	  <description name="cu2">Up Counter</description>
	  <description name="dcs">Dynamic Clock Selection Multiplexer</description>
	  <description name="delay">Delay</description>
	  <description name="fadd2">fadd2</description>
	  <description name="fadd2b">2 Bit Fast Adders/Subtractors</description>
	  <description name="fadsu2">2 Bit Fast Adder/Subtractor</description>
	  <description name="fd1p3ax">D Flip-Flop GSR Clear</description>
	  <description name="fd1p3ay">D Flip-Flop GSR Preset</description>
	  <description name="fd1p3bx">D Flip-Flop Asynchronous Preset</description>
	  <description name="fd1p3dx">D Flip-Flop Asynchronous Clear</description>
	  <description name="fd1p3ix">D Flip-FlopSynchronous Clear</description>
	  <description name="fd1p3jx">D Flip-Flop Synchronous Preset</description>
	  <description name="fd1s1a">Latch GSR Clear</description>
	  <description name="fd1s1aq">Latch</description>
	  <description name="fd1s1ay">Latch GSR Preset</description>
	  <description name="fd1s1b">Latch Asynchronous Preset</description>
	  <description name="fd1s1d">Latch Asynchronous Clear</description>
	  <description name="fd1s1i">Latch Clear</description>
	  <description name="fd1s1j">Latch Synchronous Preset</description>
	  <description name="fd1s3ax">D Flip-Flop GSR Clear</description>
	  <description name="fd1s3ay">D Flip-Flop GSR Preset</description>
	  <description name="fd1s3bx">D Flip-Flop Asynchronous Preset</description>
	  <description name="fd1s3dx">D Flip-Flop Asynchronous Clear</description>
	  <description name="fd1s3ix">D Flip-Flop Synchronous Clear</description>
	  <description name="fd1s3jx">D Flip-Flop Synchronous Preset</description>
	  <description name="fl1p3ay">D Flip-Flop GSR Preset</description>
	  <description name="fl1p3az">D Flip-Flop GSR Clear</description>
	  <description name="fl1p3bx">D Flip-Flop Asynchronous Preset</description>
	  <description name="fl1p3dx">D Flip-Flop Asynchronous Clear</description>
	  <description name="fl1p3iy">D Flip-Flop Synchronous Clear</description>
	  <description name="fl1p3jy">D Flip-Flop Synchronous Preset</description>
	  <description name="fl1s1a">Latch GSR Clear</description>
	  <description name="fl1s1ay">Latch GSR Preset</description>
	  <description name="fl1s1b">Latch Asynchronous Preset </description>
	  <description name="fl1s1d">Latch Asynchronous Clear</description>
	  <description name="fl1s1i">Latch Synchronous Clear</description>
	  <description name="fl1s1j">Latch Synchronous Preset</description>
	  <description name="fl1s3ax">D Flip-Flop GSR Clear</description>
	  <description name="fl1s3ay">D Flip-Flop GSR Preset</description>
	  <description name="fsub2">2 Bit Fast Subtractor</description>
	  <description name="fsub2b">2 Bit Subtractor</description>
	  <description name="gsr">Global Set/Reset</description>
	  <description name="ib">CMOS Input Buffer</description>
	  <description name="ibpd">Pull-down</description>
	  <description name="ibpu">Pull-up</description>
	  <description name="ifs1p3bx">D Flip-Flop Asynchronous Preset</description>
	  <description name="ifs1p3dx">D Flip-Flop Asynchronous Clear</description>
	  <description name="ifs1p3ix">D Flip-Flop Synchronous Clear</description>
	  <description name="ifs1p3jx">D Flip-Flop Synchronous Preset</description>
	  <description name="ifs1s1b">Latch Asynchronous Preset</description>
	  <description name="ifs1s1d">Latch Asynchronous Clear</description>
	  <description name="ifs1s1i">Latch Synchronous Clear</description>
	  <description name="ifs1s1j">Latch Synchronous Preset</description>
	  <description name="ilf2p3bx">Latch Flip-Flop Asynchronous Preset</description>
	  <description name="ilf2p3dx">Latch Flip-Flop Asynchronous Clear</description>
	  <description name="ilf2p3ix">Latch Flip-Flop Synchronous Clear</description>
	  <description name="ilf2p3jx">Latch Flip-Flop Synchronous Preset</description>
	  <description name="ilvds">LVDS Input Buffer</description>
	  <description name="inv">Inverter</description>
	  <description name="l6mux21">2 to 1 Mux</description>
	  <description name="lb2p3ax">Bidirectional Counter GSR Used for Clear</description>
	  <description name="lb2p3ay">Bidirectional Counter GSR Used for Preset</description>
	  <description name="lb2p3bx">Bidirectional Counter Asynchronous Preset</description>
	  <description name="lb2p3dx">Bidirectional Counter Asynchronous Clear</description>
	  <description name="lb2p3ix">Bidirectional Counter Synchronous Clear</description>
	  <description name="lb2p3jx">Bidirectional Counter Synchronous Preset</description>
	  <description name="ld2p3ax">Down Counter GSR Used for Clear</description>
	  <description name="ld2p3ay">Down Counter GSR Used for Preset</description>
	  <description name="ld2p3bx">Down Counter Asynchronous Preset</description>
	  <description name="ld2p3dx">Down Counter Asynchronous Clear</description>
	  <description name="ld2p3ix">Down Counter Synchronous Clear</description>
	  <description name="ld2p3jx">Down Counter Synchronous Preset</description>
	  <description name="lu2p3ax">Up Counter GSR Clear</description>
	  <description name="lu2p3ay">Up Counter GSR Preset</description>
	  <description name="lu2p3bx">Up Counter Asynchronous Preset</description>
	  <description name="lu2p3dx">Up Counter Asynchronous Clear</description>
	  <description name="lu2p3ix">Up Counter Synchronous Clear</description>
	  <description name="lu2p3jx">Up Counter Synchronous Preset</description>
	  <description name="mult2">2X2 Multiplier</description>
	  <description name="mux161">16-Input Mux within the PFU</description>
	  <description name="mux21">2 to 1 Mux</description>
	  <description name="mux321">32-Input Mux within the PFU</description>
	  <description name="mux41">4 to 1 Mux</description>
	  <description name="mux81">8 to 1 Mux</description>
	  <description name="nd2">2 Input NAND Gate</description>
	  <description name="nd3">3 Input NAND Gate</description>
	  <description name="nd4">4 Input NAND Gate</description>
	  <description name="nd5">5 Input NAND Gate</description>
	  <description name="nr2">2 Input NOR Gate</description>
	  <description name="nr3">3 Input NOR Gate</description>
	  <description name="nr4">4 Input NOR Gate</description>
	  <description name="nr5">5 Input NOR Gate</description>
	  <description name="ob">Output Buffer</description>
	  <description name="obco">Output Complementary Buffer</description>
	  <description name="obw">6mA Sink 3mA</description>
	  <description name="obz">Tristate</description>
	  <description name="obzpd">12mA Sink 6mA</description>
	  <description name="obzpu">Tristate and Pull-up</description>
	  <description name="ofs1p3bx">D Flip-Flop Asynchronous Preset</description>
	  <description name="ofs1p3dx">D Flip-Flop Asynchronous Clear</description>
	  <description name="ofs1p3ix">D Flip-Flop Synchronous Clear</description>
	  <description name="ofs1p3jx">D Flip-Flop Synchronous Preset</description>
	  <description name="olvds">LVDS Output Buffer</description>
	  <description name="or2">2 Input OR Gate</description>
	  <description name="or3">3 Input OR Gate</description>
	  <description name="or4">4 Input OR Gate</description>
	  <description name="or5">5 Input OR Gate</description>
	  <description name="orcalut4">4-Input Look Up Table</description>
	  <description name="orcalut5">5-Input Look Up Table</description>
	  <description name="orcalut6">6-Input Look Up Table</description>
	  <description name="orcalut7">7-Input Look Up Table</description>
	  <description name="orcalut8">8-Input Look Up Table</description>
	  <description name="osca">Internal Oscillator</description>
	  <description name="oscc">Internal Oscillator</description>
	  <description name="oscd">Internal Oscillator</description>
	  <description name="osce">Oscillator for configuration clock</description>
	  <description name="osch">Oscillator for MachXO2</description>
	  <description name="pfumx">2-Input Mux C0 Positive Select</description>
	  <description name="pur">Power Up Set/Reset</description>
	  <description name="rdbk">Readback Controller</description>
	  <description name="sgsr">Synchronous Release Global Set/Reset Interface</description>
	  <description name="strtup">Startup Controller</description>
	  <description name="title_a"></description>
	  <description name="title_b"></description>
	  <description name="title_c"></description>
	  <description name="title_d"></description>
	  <description name="title_e"></description>
	  <description name="tsall">Global Tristate Interface</description>
	  <description name="vhi">Logic High Generator</description>
	  <description name="vlo">Logic Low Generator</description>
	  <description name="xnor2">2 Input Exclusive NOR Gate</description>
	  <description name="xnor3">3 Input Exclusive NOR Gate</description>
	  <description name="xnor4">4 Input Exclusive NOR Gate</description>
	  <description name="xnor5">5 Input Exclusive NOR Gate</description>
	  <description name="xor11">11 Input Exclusive OR Gate</description>
	  <description name="xor2">2 Input Exclusive OR Gate</description>
	  <description name="xor21">21 Input Exclusive OR Gate</description>
	  <description name="xor3">3 Input Exclusive OR Gate</description>
	  <description name="xor4">4 Input Exclusive OR Gate</description>
	  <description name="xor5">5 Input Exclusive OR Gate</description>
	</dialog>
    <dialog name="find">
      <whatsthis name="find_what">Specifies the type and name of the object that you want to find. Wildcards are supported.</whatsthis>
      <whatsthis name="find_results">Lists the find results in alphabetical order. You can then click any item in the list to highlight it in the Schematic Editor window.</whatsthis>
      <whatsthis name="find_button">Finds the specified items and lists them in the Find Results box.</whatsthis>
    </dialog>
    <dialog name="object_properties">
      <whatsthis name="object_list">Lists the sheet, wires, and symbol instances that are currently selected in the Schematic Editor window. Click one item in the list to show its attributes in the right-hand table.</whatsthis>
      <whatsthis name="filter">Limits the attributes displayed in the table below it. Type a string (wildcards are supported) that includes the characters you want to include and click &lt;b&gt;Go&lt;/b&gt;. To recover the original list, erase the string in the edit box and click &lt;b&gt;Go&lt;/b&gt;. </whatsthis>
      <whatsthis name="sheet_attribute_list">Lists the available attributes for the sheet, wire, or symbol instance selected in the Category box. The attributes are listed in alphabetical order. To specify an attribute value, double-click the Value cell, enter the new value, and click &lt;b&gt;Apply&lt;/b&gt;.&lt;br&gt;&lt;br&gt;
Sheet number and size are not editable in this dialog box. To edit sheet attributes, use the Sheet command on the Edit menu.</whatsthis>
      <whatsthis name="clear">Clears the selected attribute value.</whatsthis>
      <whatsthis name="reset">Resets the selected attribute to its original value.</whatsthis>
      <whatsthis name="apply">Applies the attribute settings in this dialog box.</whatsthis>
    
	  <description name="BBOX" href="">Indicates the bounding box or the area for a given UGROUP. Given in number of rows and columns. Convention: BBOX= H,W</description>
	  <description name="BBOXTYPE" href="">Obsolete. Do not use.</description>
	  <description name="black_box" href="">Tells Precision RTL Synthesis that the module should not be compiled or optimized. Only the interface need be defined for synthesis.</description>
	  <description name="COARSE" href="">Attach to a DELAY element to set a coarse delay with CDEL delay parameters.</description>
	  <description name="COMP" href="">Attach to a block to specify a name for the device component that is created when the block is mapped. Convention: COMP(PLC)=comp_name</description>
	  <description name="DCSMODE" href="">Attach to a DCS element to set the mode.</description>
	  <description name="DELAYTYPE" href="">Specifies the delay type on the DELAY element.</description>
	  <description name="DIFFCURRENT" href="">The differential current-source type driver has programmable output current in each mode of operation.</description>
	  <description name="DIFFRESISTOR" href="">Attach to input or output buffers (such as IB or OB) to provide differential termination.</description>
	  <description name="DIN" href="">Instructs map to pack a DIN/DOUT register into PIO/IOLOGIC sites. Convention: DIN= signal_name</description>
	  <description name="donot_touch" href="">Tells Precision RTL Synthesis to pass the module through synthesis without optimizing or unmapping.</description>
	  <description name="DOUT" href="">Instructs map to pack a DIN/DOUT register into PIO/IOLOGIC sites. Convention: DOUT= signal_name</description>

	  <description name="ENDPOINT" href="">Obsolete. Use Spreadsheet View to apply the TO keyword in the BLOCK, MAXDELAY, and MULTICYCLE constraints instead.</description>
	  <description name="FINE" href="">Attach to a DELAY element to set a fine delay with FDEL delay parameters.</description>
	  <description name="GSR" href="">Enables or disables the global set/reset for registered elements such as registers, PLLs, and memories.</description>
	  <description name="HGROUP" href="">Groups components that are to be instantiated multiple times. Convention: HGROUP= identifier</description>
	  <description name="hierarchy" href="">Tells Precision RTL Synthesis to maintain the hierarchy of the module.</description>
	  <description name="HULOC" href="">Indicates the physical location of the northwest corner of an HGROUP or UGROUP assignment. Convention: HULOC = row#col#</description>
	  <description name="HURLOC" href="">Indicates the northwest corner of a region for a given HGROUP or UGROUP definition. Convention: HURLOC = row#col#</description>
	  <description name="IMPEDANCE" href="">Sets the on-chip programmable output impedance.</description>
	  <description name="IMPEDANCEGND" href="">Attach to output and bidirectional buffers to connect to ground.</description>
	  <description name="IMPEDANCEVCCIO" href="">Attach to output and bidirectional buffers to connect to high.</description>
	  <description name="INBUF" href="">INBUF is a global setting. All unused input buffers are disabled when INBUF is OFF to save power.</description>
	  <description name="LOAD" href="">Attach to an output buffer to modify loading on outputs from the default 50 pF for timing analysis. Convention: LOAD= xx.xx</description>
	  <description name="LOC" href="">Specifies a site location for the component that is created when this block is mapped. Convention: LOC= site_name</description>
	  <description name="noopt" href="">Tells Precision RTL Synthesis that an instance should not be optimized or changed.</description>
	  <description name="NORETIME" href="">Prevents re-timing on the hierarchy of the instance. Convention: NORETIME= string</description>
	  <description name="PWRSAVE" href="">Attach to input combinations to reduce the common mode range.</description>
	  <description name="RBBOX" href="">Indicates the area size a region. Convention: RBBOX = H,W</description>
	  <description name="REFCIRCUIT" href="">Allows you to choose this internal reference circuit or an external one.</description>
	  <description name="REGION" href="">Indicates the region to which a given HGROUP or UGROUP belongs. Convention: REGION = identifier</description>
	  <description name="SCHMITT_TRIGGER" href="">Obsolete. Do not use.</description>
	  <description name="SLEW" href="">Attach to an output buffer or pad to specify the relative speed (slew rate) of the output driver, with 1 indicating the slowest and 100 the fastest.</description>
	  <description name="syn_black_box" href="">Tells Synplify Pro to treat the module as a black box during synthesis.</description>
	  <description name="syn_hier" href="">Tells Synplify Pro how to control the amount of hierarchical transformation that occurs across boundaries on module or component instances during optimization.</description>

	  <description name="syn_netlist_hierarc" href="">Tells Synplify Pro whether or not to generate the hierarchy in the EDIF output when assigned to the top-level module of your design. The default (true) is to allow hierarchy generation.</description>
	  <description name="syn_noarrayports" href="">Tells Synplify Pro to treat the ports of a design unit as individual signals (scalars), not as buses (arrays) in the EDIF file.</description>
	  <description name="syn_noprune" href="">Tells Synplify Pro whether or not to remove instances that have outputs that are not driven.</description>
	  <description name="TERMINATEGND" href="">Specifies the on-chip parallel input and output termination.</description>
	  <description name="TERMINATEVCCIO" href="">Specifies the on-chip parallel input and output termination.</description>
	  <description name="TERMINATEVTT" href="">Specifies the on-chip input parallel termination to VTT.</description>
	  <description name="UGROUP" href="">Universal grouping construct. Convention: UGROUP = identifier</description>
	  <description name="VCMT" href="">Attach to input buffer elements (such as IB) to  enable a common mode voltage.</description>
	  
	  <description name="BLOCKNET" href="">Blocks timing analysis on the net when PAR or TRACE performs a timing analysis on the design. Convention: BLOCKNET= name</description>
	  <description name="BUS" href="">This attribute is placed on a net or group of nets and defines a bus structure. Convention: BUS= name</description>
	  <description name="DRIVE" href="">Attach to bidirectional and output buffers (such as BB, BBPD, OB, and OBW) to set the drive strength attribute for output standards that support programmable drive strength.</description>
	  <description name="FIXEDDELAY" href="">Use to achieve zero hold time for the input registers when a direct drive primary clock (no PLL) is employed.</description>
	  <description name="FREQUENCY" href="">Attach to a clock net to identify the minimum operating frequency for all sequential output to sequential input pins clocked by the specified net. Convention: FREQUENCY= value</description>
	  <description name="IO_TYPE" href="">Sets the I/O standard for an I/O (such as IB, OB, and BB). Convention: IO_TYPE= buffer type</description>
	  <description name="MAXDELAY" href="">Identifies a maximum total delay for a net, bus, or path in the design. Convention: MAXDELAY= value</description>
	  <description name="NOCLIP" href="">Specifies that the net or instance cannot be removed as unused logic.</description>
	  <description name="NOMERGE" href="">Specifies that the net cannot be absorbed into a logic block when the design is mapped. Convention: NOMERGE = net_name</description>
	  <description name="nopad" href="">Tells Precision RTL Synthesis to not place an I/O pad on the specified port when the design is mapped to the technology.</description>
	  <description name="OPENDRAIN" href="">You can assign OPENDRAIN to all the LVCMOS and LVTTL standards. OFF is the default.</description>
	  <description name="PCICLAMP" href="">Turns on the programmable PCI clamp diode.</description>
	  <description name="PERIOD" href="">Attach to a clock net to identify a clock period for all pins clocked by the specified net. Convention: PERIOD = value</description>
	  <description name="POWERSAVE" href="">Obsolete. Do not use.</description>
	  <description name="preserve_driver" href="">Tells Precision RTL Synthesis to preserve the specified signal and the driver in the design. Specifies that both a signal and the signal name must survive synthesis.</description>
	  <description name="preserve_signal" href="">Tells Precision RTL Synthesis to preserve the specified signal in the design.</description>
	  <description name="PULLMODE" href="">Attach to output buffer elements (such as OB and OBW) and bidirectional buffers to specify a pullup or pulldown mode: UP, DOWN, NONE, KEEPER, PCICLAMP.</description>
	  <description name="SLEWRATE" href="">Attach to all output buffers (such as OB and OBW) and bidirectional buffers to specify a fast or slow slew rate.</description>

	  <description name="STARTPOINT" href="">Obsolete. Use Spreadsheet View to apply the FROM keyword in the BLOCK, CLOCK_TO_OUT, MAXDELAY, and MULTICYCLE constraints instead.</description>
	  <description name="syn_direct_enable" href="">Tells Synplify Pro to use the signal as the enable input to an enable flip-flop when multiple candidates are possible.</description>
	  <description name="syn_force_pads" href="">Tells Synplify Pro to enable or disable I/O insertion on a port level or a global level.</description>
	  <description name="syn_keep" href="">Tells Synplify Pro to not remove the internal signal during synthesis and optimization.</description>
	  <description name="syn_maxfan" href="">Tells Synplify Pro the fanout limit for an individual input port or register output.</description>
	  <description name="syn_noclockbuf" href="">Tells Synplify Pro to disable automatic clock buffer insertion.</description>
	  <description name="syn_preserve" href="">Tells Synplify Pro to prevent sequential optimizations across a flip-flop boundary during optimization, and preserves the signal.</description>
	  <description name="syn_useioff" href="">Tells Synplify Pro to pack flip-flops in the I/O ring to improve input/output path timing.</description>
	  
	  <description name="number">A number to identify the sheet. To change, choose Sheet from the Edit menu.</description>
	  <description name="width">The width of the sheet in "units." There are 160 units per inch. To change, choose Sheet from the Edit menu. Then select the Size cell and click Resize.</description>
	  <description name="height">The height of the sheet in "units." There are 160 units per inch. To change, choose Sheet from the Edit menu. Then select the Size cell and click Resize.</description>
	  
	  <description name="line_width">Specifies whether the line is normal or wide.</description>
	  <description name="line_style">Specifies whether the line is solid or some style of dashed.</description>
	  <description name="line_color">Specifies the color of the line drawing the graphic.</description>
	  <description name="fill_style">Specifies the pattern filling the graphic.</description>
	  <description name="fill_color">Specifies the color of the pattern filling the graphic.</description>
	  
	  <description name="font_size">Specifies the size of the text in "units."</description>
	  <description name="text_alignment">Specifies how the text is aligned horizontally. Vertical values also rotate the text 90 degrees.</description>
	  <description name="text_color">Specifies the color of the text.</description>
	  <description name="text_font">Specifies the typeface.</description>
	  <description name="text_value">Specifies the text to show.</description>
	  
	</dialog>
    <dialog name="sheet">
      <whatsthis name="sheet_list">Lists all the sheets currently defined and their sheet size. </whatsthis>
      <whatsthis name="move_up">Moves up the selected sheet one position. This changes the order in which sheet tabs are displayed at the bottom of the Schematic Editor window.</whatsthis>
      <whatsthis name="move_down">Moves down the selected sheet one position. This changes the order in which sheet tabs are displayed at the bottom of the Schematic Editor window.</whatsthis>
      <whatsthis name="resize">Opens a dialog box for resizing the selected sheet. Select a new sheet size and click &lt;b&gt;OK&lt;/b&gt;.</whatsthis>
      <whatsthis name="renumber">Opens a dialog box showing the number of the currently selected sheet. Type a new number and click &lt;b&gt;OK&lt;/b&gt;.</whatsthis>
      <whatsthis name="new">Opens a dialog box for adding a new sheet. Select a sheet size from the Sheet Size box. Enter a sheet number. This number does not have to be in sequence. For example, you can have sheet numbers of 1, 2, 3, 6, 8, 9, and so on.</whatsthis>
      <whatsthis name="delete">Deletes the selected sheet.</whatsthis>
      <whatsthis name="resequence">If your sheets are not in a close sequence, for example 1, 2, 5, 7, 9, click this button and they will be resequenced as 1, 2, 3, 4, 5.</whatsthis>
    </dialog>
    <dialog name="options">
      <whatsthis name="show_grid">Controls whether the Grid is displayed. The grid appears as dots, with one dot at every grid intersection. Every tenth grid point is larger. As you zoom out and the grid points get closer, some grid dots might not be displayed.</whatsthis>
      <whatsthis name="use_wide_line">There are two line weights for drawing lines and rectangles. Select this option to use the heavier weight. Wide lines have the same weight as buses on schematics. This setting affects only the lines to be added, not the existing lines.</whatsthis>
      <whatsthis name="user_symbol_library">This dialog box allows you to specify your own libraries (.lib) of schematic symbols. The specified libraries will appear in Schematic Editor's Add Symbol dialog box so that you can add the symbols included in the library to a schematic.&lt;br&gt;&lt;br&gt;
To add a user library, click &lt;b&gt;New&lt;/b&gt; and browse for the .lib file that you want to add. To remove a library, select the library file in the list and click &lt;b&gt;Delete&lt;/b&gt;. You can also use the Up and Down buttons to adjust library file order.</whatsthis>
    </dialog>
  </tool>
</helpIndex>