$date
	Thu Oct 30 19:27:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_pe_mux $end
$var wire 24 ! y [23:0] $end
$var parameter 32 " W $end
$var reg 24 # a [23:0] $end
$var reg 24 $ b [23:0] $end
$var reg 1 % sel $end
$scope module dut $end
$var wire 24 & a [23:0] $end
$var wire 24 ' b [23:0] $end
$var wire 1 % sel $end
$var parameter 32 ( W $end
$var reg 24 ) y [23:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11000 (
b11000 "
$end
#0
$dumpvars
b0 )
b0 '
b0 &
0%
b0 $
b0 #
b0 !
$end
#5000
b1100100 !
b1100100 )
b111111111111111111001110 $
b111111111111111111001110 '
b1100100 #
b1100100 &
#25000
b111111111111111111001110 !
b111111111111111111001110 )
1%
#35000
b111111111100111111000111 !
b111111111100111111000111 )
0%
b111 $
b111 '
b111111111100111111000111 #
b111111111100111111000111 &
#45000
b111 !
b111 )
1%
#55000
b0 !
b0 )
0%
b0 $
b0 '
b0 #
b0 &
#75000
