<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>REU.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xbr/data/xc2c384.chp</devFile><mfdFile>REU.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 4-28-2022" design="REU" device="XC2C384" eqnType="1" pkg="TQ144" speed="-7" status="1" statusStr="Successful" swVersion="P.20131013" time="  1:04PM" version="1.0"/><inputs id="D0PIN_SPECSIG"/><inputs id="RD0PIN_SPECSIG"/><inputs id="nRESET"/><inputs id="D1PIN_SPECSIG"/><inputs id="RD1PIN_SPECSIG"/><inputs id="D2PIN_SPECSIG"/><inputs id="RD2PIN_SPECSIG"/><inputs id="D3PIN_SPECSIG"/><inputs id="RD3PIN_SPECSIG"/><inputs id="D4PIN_SPECSIG"/><inputs id="RD4PIN_SPECSIG"/><inputs id="D5PIN_SPECSIG"/><inputs id="RD5PIN_SPECSIG"/><inputs id="D6PIN_SPECSIG"/><inputs id="RD6PIN_SPECSIG"/><inputs id="D7PIN_SPECSIG"/><inputs id="RD7PIN_SPECSIG"/><inputs id="nWEPIN_SPECSIG"/><inputs id="A4PIN_SPECSIG"/><inputs id="A3PIN_SPECSIG"/><inputs id="A2PIN_SPECSIG"/><inputs id="A1PIN_SPECSIG"/><inputs id="A0PIN_SPECSIG"/><inputs id="nIO2"/><inputs id="BA"/><inputs id="A9PIN_SPECSIG"/><inputs id="A8PIN_SPECSIG"/><inputs id="A15PIN_SPECSIG"/><inputs id="A14PIN_SPECSIG"/><inputs id="A13PIN_SPECSIG"/><inputs id="A12PIN_SPECSIG"/><inputs id="A11PIN_SPECSIG"/><inputs id="A10PIN_SPECSIG"/><inputs id="A6PIN_SPECSIG"/><inputs id="A5PIN_SPECSIG"/><inputs id="A7PIN_SPECSIG"/><global_inputs id="C8M" use="GCK"/><global_inputs id="PHI2" use="GCK"/><global_inputs id="ramRDOE_MCGLB_SPECSIG" pinnum="GTS2" use="GTS"/><global_inputs id="DOE_MCGLB_SPECSIG" pinnum="GTS3" use="GTS"/><pin id="FB1_MC3_PIN143" iostd="LVCMOS18" iostyle="KPR" pinnum="143" signal="D0_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC4_PIN142" iostd="LVCMOS18" iostyle="KPR" pinnum="142" signal="D1_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC12_PIN140" iostd="LVCMOS18" iostyle="KPR" pinnum="140" signal="D2_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC13_PIN139" iostd="LVCMOS18" iostyle="KPR" pinnum="139" signal="BA" use="I"/><pin id="FB2_MC1_PIN2" pinnum="2" signal="ramRDOE_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC3_PIN3" pinnum="3" signal="DOE" use="b_SPECSIG"/><pin id="FB2_MC4_PIN4" iostd="LVCMOS18" iostyle="KPR" pinnum="4" signal="D3_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC5_PIN5" iostd="LVCMOS18" iostyle="KPR" pinnum="5" signal="D4_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC15_PIN6" iostd="LVCMOS18" iostyle="KPR" pinnum="6" signal="nRESET" use="I"/><pin id="FB2_MC16_PIN7" pinnum="7"/><pin id="FB3_MC3_PIN138" iostd="LVCMOS18" iostyle="KPR" pinnum="138" signal="D5_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC4_PIN137" iostd="LVCMOS18" iostyle="KPR" pinnum="137" signal="D6_SPECSIG" use="IO_SPECSIG"/><pin id="FB3_MC5_PIN136" pinnum="136"/><pin id="FB3_MC12_PIN135" pinnum="135"/><pin id="FB3_MC16_PIN134" pinnum="134"/><pin id="FB4_MC1_PIN9" iostd="LVCMOS18" iostyle="KPR" pinnum="9" signal="D7_SPECSIG" use="IO_SPECSIG"/><pin id="FB4_MC2_PIN10" pinnum="10"/><pin id="FB4_MC3_PIN11" pinnum="11"/><pin id="FB4_MC4_PIN12" pinnum="12"/><pin id="FB5_MC2_PIN133" pinnum="133"/><pin id="FB5_MC3_PIN132" pinnum="132"/><pin id="FB5_MC13_PIN131" pinnum="131"/><pin id="FB5_MC15_PIN130" pinnum="130"/><pin id="FB5_MC16_PIN129" pinnum="129" signal="reuregLengthWritten12_SPECSIG" use="b_SPECSIG"/><pin id="FB6_MC2_PIN13" pinnum="13"/><pin id="FB6_MC3_PIN14" pinnum="14"/><pin id="FB6_MC4_PIN15" pinnum="15"/><pin id="FB6_MC13_PIN16" pinnum="16"/><pin id="FB6_MC14_PIN17" pinnum="17" signal="reuregLengthWritten13_SPECSIG" use="b_SPECSIG"/><pin id="FB6_MC16_PIN18" pinnum="18" signal="reuregDF01Reserved32_0_SPECSIG" use="b_SPECSIG"/><pin id="FB7_MC1_PIN35" iostd="LVCMOS18" iostyle="KPR" pinnum="35" signal="RD0_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC4_PIN34" iostd="LVCMOS18" iostyle="KPR" pinnum="34" signal="RD1_SPECSIG" use="IO_SPECSIG"/><pin id="FB7_MC5_PIN33" iostd="LVCMOS18" iostyle="KPR" pinnum="33" signal="nIO2" use="I"/><pin id="FB7_MC12_PIN32" iostd="LVCMOS18" iostyle="KPR" pinnum="32" signal="PHI2" use="GCKI_SPECSIG"/><pin id="FB7_MC14_PIN31" pinnum="31" signal="REUA3_SPECSIG" use="b_SPECSIG"/><pin id="FB7_MC15_PIN30" iostd="LVCMOS18" iostyle="KPR" pinnum="30" signal="C8M" use="GCK"/><pin id="FB8_MC2_PIN38" iostd="LVCMOS18" iostyle="KPR" pinnum="38" signal="A15_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC5_PIN39" iostd="LVCMOS18" iostyle="KPR" pinnum="39" signal="A14_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC13_PIN40" iostd="LVCMOS18" iostyle="KPR" pinnum="40" signal="A13_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC14_PIN41" iostd="LVCMOS18" iostyle="KPR" pinnum="41" signal="A12_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC15_PIN42" iostd="LVCMOS18" iostyle="KPR" pinnum="42" signal="A11_SPECSIG" use="IO_SPECSIG"/><pin id="FB8_MC16_PIN43" iostd="LVCMOS18" iostyle="KPR" pinnum="43" signal="A10_SPECSIG" use="IO_SPECSIG"/><pin id="FB9_MC2_PIN28" iostd="LVCMOS18" iostyle="KPR" pinnum="28" signal="A7_SPECSIG" use="IO_SPECSIG"/><pin id="FB9_MC15_PIN26" iostd="LVCMOS18" iostyle="KPR" pinnum="26" signal="A6_SPECSIG" use="IO_SPECSIG"/><pin id="FB9_MC16_PIN25" iostd="LVCMOS18" iostyle="KPR" pinnum="25" signal="A5_SPECSIG" use="IO_SPECSIG"/><pin id="FB10_MC1_PIN44" pinnum="44"/><pin id="FB10_MC2_PIN45" pinnum="45"/><pin id="FB10_MC4_PIN46" pinnum="46"/><pin id="FB10_MC14_PIN48" pinnum="48"/><pin id="FB10_MC15_PIN49" pinnum="49"/><pin id="FB10_MC16_PIN50" pinnum="50"/><pin id="FB11_MC1_PIN24" iostd="LVCMOS18" iostyle="KPR" pinnum="24" signal="RD2_SPECSIG" use="IO_SPECSIG"/><pin id="FB11_MC2_PIN23" iostd="LVCMOS18" iostyle="KPR" pinnum="23" signal="RD3_SPECSIG" use="IO_SPECSIG"/><pin id="FB11_MC3_PIN22" iostd="LVCMOS18" iostyle="KPR" pinnum="22" signal="RD4_SPECSIG" use="IO_SPECSIG"/><pin id="FB11_MC4_PIN21" iostd="LVCMOS18" iostyle="KPR" pinnum="21" signal="RD5_SPECSIG" use="IO_SPECSIG"/><pin id="FB11_MC5_PIN20" iostd="LVCMOS18" iostyle="KPR" pinnum="20" signal="RD6_SPECSIG" use="IO_SPECSIG"/><pin id="FB11_MC12_PIN19" iostd="LVCMOS18" iostyle="KPR" pinnum="19" signal="RD7_SPECSIG" use="IO_SPECSIG"/><pin id="FB12_MC1_PIN51" iostd="LVCMOS18" iostyle="KPR" pinnum="51" signal="A4_SPECSIG" use="IO_SPECSIG"/><pin id="FB12_MC2_PIN52" iostd="LVCMOS18" iostyle="KPR" pinnum="52" signal="A3_SPECSIG" use="IO_SPECSIG"/><pin id="FB12_MC3_PIN53" iostd="LVCMOS18" iostyle="KPR" pinnum="53" signal="A2_SPECSIG" use="IO_SPECSIG"/><pin id="FB12_MC5_PIN54" iostd="LVCMOS18" iostyle="KPR" pinnum="54" signal="A1_SPECSIG" use="IO_SPECSIG"/><pin id="FB13_MC3_PIN112" iostd="LVCMOS18" pinnum="112" signal="RA0_SPECSIG" use="O"/><pin id="FB13_MC4_PIN113" iostd="LVCMOS18" pinnum="113" signal="RA1_SPECSIG" use="O"/><pin id="FB13_MC12_PIN114" iostd="LVCMOS18" pinnum="114" signal="RA2_SPECSIG" use="O"/><pin id="FB13_MC13_PIN115" iostd="LVCMOS18" pinnum="115" signal="RA3_SPECSIG" use="O"/><pin id="FB14_MC1_PIN111" iostd="LVCMOS18" iostyle="KPR" pinnum="111" signal="A9_SPECSIG" use="IO_SPECSIG"/><pin id="FB14_MC2_PIN110" iostd="LVCMOS18" iostyle="KPR" pinnum="110" signal="A8_SPECSIG" use="IO_SPECSIG"/><pin id="FB14_MC3_PIN107" iostd="LVCMOS18" iostyle="KPR" pinnum="107" signal="A0_SPECSIG" use="IO_SPECSIG"/><pin id="FB14_MC4_PIN106" iostd="LVCMOS18" iostyle="KPR" pinnum="106" signal="nWE" use="IO_SPECSIG"/><pin id="FB14_MC5_PIN105" iostd="LVCMOS18" pinnum="105" signal="nDMA" use="O"/><pin id="FB14_MC13_PIN104" iostd="LVCMOS18" pinnum="104" signal="nRAS" use="O"/><pin id="FB15_MC2_PIN116" iostd="LVCMOS18" pinnum="116" signal="nRWE" use="O"/><pin id="FB15_MC5_PIN117" iostd="LVCMOS18" pinnum="117" signal="nCAS" use="O"/><pin id="FB15_MC13_PIN118" iostd="LVCMOS18" pinnum="118" signal="RA9_SPECSIG" use="O"/><pin id="FB15_MC15_PIN119" iostd="LVCMOS18" pinnum="119" signal="RA4_SPECSIG" use="O"/><pin id="FB15_MC16_PIN120" iostd="LVCMOS18" pinnum="120" signal="RA5_SPECSIG" use="O"/><pin id="FB16_MC1_PIN103" iostd="LVCMOS18" pinnum="103" signal="RA6_SPECSIG" use="O"/><pin id="FB16_MC3_PIN102" iostd="LVCMOS18" pinnum="102" signal="RA7_SPECSIG" use="O"/><pin id="FB16_MC14_PIN101" iostd="LVCMOS18" pinnum="101" signal="RA8_SPECSIG" use="O"/><pin id="FB16_MC16_PIN100" iostd="LVCMOS18" pinnum="100" signal="nIRQ" use="O"/><pin id="FB17_MC2_PIN121" pinnum="121"/><pin id="FB17_MC12_PIN124" pinnum="124"/><pin id="FB17_MC13_PIN125" pinnum="125"/><pin id="FB17_MC14_PIN126" pinnum="126"/><pin id="FB17_MC16_PIN128" pinnum="128"/><pin id="FB18_MC3_PIN98" pinnum="98"/><pin id="FB18_MC4_PIN97" pinnum="97"/><pin id="FB18_MC5_PIN96" pinnum="96"/><pin id="FB18_MC12_PIN95" pinnum="95"/><pin id="FB18_MC13_PIN94" pinnum="94"/><pin id="FB19_MC3_PIN74" pinnum="74"/><pin id="FB19_MC4_PIN75" pinnum="75"/><pin id="FB19_MC5_PIN76" pinnum="76"/><pin id="FB19_MC12_PIN77" pinnum="77"/><pin id="FB19_MC13_PIN78" pinnum="78"/><pin id="FB19_MC14_PIN79" pinnum="79"/><pin id="FB20_MC1_PIN71" pinnum="71"/><pin id="FB20_MC2_PIN70" pinnum="70"/><pin id="FB20_MC3_PIN69" pinnum="69"/><pin id="FB20_MC4_PIN68" pinnum="68"/><pin id="FB20_MC5_PIN66" pinnum="66"/><pin id="FB20_MC13_PIN64" pinnum="64"/><pin id="FB21_MC1_PIN80" pinnum="80"/><pin id="FB21_MC3_PIN81" pinnum="81"/><pin id="FB21_MC12_PIN82" pinnum="82"/><pin id="FB21_MC15_PIN83" pinnum="83"/><pin id="FB22_MC2_PIN61" pinnum="61"/><pin id="FB22_MC12_PIN60" pinnum="60"/><pin id="FB22_MC14_PIN59" pinnum="59"/><pin id="FB23_MC3_PIN85" pinnum="85"/><pin id="FB23_MC4_PIN86" pinnum="86"/><pin id="FB23_MC5_PIN87" pinnum="87"/><pin id="FB23_MC12_PIN88" pinnum="88"/><pin id="FB23_MC13_PIN91" pinnum="91"/><pin id="FB23_MC14_PIN92" pinnum="92"/><pin id="FB24_MC2_PIN58" pinnum="58"/><pin id="FB24_MC12_PIN57" pinnum="57"/><pin id="FB24_MC14_PIN56" pinnum="56"/><pin id="FB_PIN1" pinnum="1" use="VCC"/><pin id="FB_PIN8" pinnum="8" use="VCCAUX"/><pin id="FB_PIN27" pinnum="27" use="VCCIO-1.8"/><pin id="FB_PIN37" pinnum="37" use="VCC"/><pin id="FB_PIN55" pinnum="55" use="VCCIO-1.8"/><pin id="FB_PIN73" pinnum="73" use="VCCIO-UNUSED"/><pin id="FB_PIN84" pinnum="84" use="VCC"/><pin id="FB_PIN93" pinnum="93" use="VCCIO-UNUSED"/><pin id="FB_PIN109" pinnum="109" use="VCCIO-1.8"/><pin id="FB_PIN127" pinnum="127" use="VCCIO-1.8"/><pin id="FB_PIN141" pinnum="141" use="VCCIO-1.8"/><fblock id="FB1" pinUse="4"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2"/><macrocell id="FB1_MC3" inreg="reuregCAWritten0_SPECSIG" pin="FB1_MC3_PIN143" sigUse="18" signal="D0_SPECSIG"><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_16"/></macrocell><macrocell id="FB1_MC4" inreg="reuregCAWritten1_SPECSIG" pin="FB1_MC4_PIN142" sigUse="18" signal="D1_SPECSIG"><eq_pterm ptindx="FB1_18"/><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_20"/><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_17"/><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_16"/></macrocell><macrocell id="FB1_MC5"/><macrocell id="FB1_MC6"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" sigUse="1" signal="dmaseqDMAr_SPECSIG"><eq_pterm ptindx="FB1_31"/></macrocell><macrocell id="FB1_MC9" sigUse="8" signal="reuregREUAWritten_7_and0000_SPECSIG"><eq_pterm ptindx="FB1_34"/></macrocell><macrocell id="FB1_MC10" sigUse="8" signal="reuregREUAWritten_18_and0000_SPECSIG"><eq_pterm ptindx="FB1_37"/></macrocell><macrocell id="FB1_MC11" sigUse="8" signal="reuregREUAWritten_15_and0000_SPECSIG"><eq_pterm ptindx="FB1_40"/></macrocell><macrocell id="FB1_MC12" inreg="reuregCAWritten10_SPECSIG" pin="FB1_MC12_PIN140" sigUse="17" signal="D2_SPECSIG"><eq_pterm ptindx="FB1_28"/><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_29"/><eq_pterm ptindx="FB1_21"/><eq_pterm ptindx="FB1_23"/><eq_pterm ptindx="FB1_26"/><eq_pterm ptindx="FB1_25"/><eq_pterm ptindx="FB1_27"/><eq_pterm ptindx="FB1_24"/><eq_pterm ptindx="FB1_22"/><eq_pterm ptindx="FB1_43"/></macrocell><macrocell id="FB1_MC13" inreg="dmaseqBAr_SPECSIG" pin="FB1_MC13_PIN139" sigUse="0"/><macrocell id="FB1_MC14" sigUse="8" signal="reuregLengthWritten_15_and0000_SPECSIG"><eq_pterm ptindx="FB1_49"/></macrocell><macrocell id="FB1_MC15" sigUse="8" signal="reuregCA_7_and0001_SPECSIG"><eq_pterm ptindx="FB1_52"/></macrocell><macrocell id="FB1_MC16" sigUse="8" signal="N_PZ_1010"><eq_pterm ptindx="FB1_55"/></macrocell><fbinput id="FB1_I1" signal="A0_SPECSIG"/><fbinput fbk="PIN" id="FB1_I2" signal="A0PIN_SPECSIG"/><fbinput id="FB1_I3" signal="A10_SPECSIG"/><fbinput id="FB1_I4" signal="A1_SPECSIG"/><fbinput fbk="PIN" id="FB1_I5" signal="A1PIN_SPECSIG"/><fbinput id="FB1_I6" signal="A2_SPECSIG"/><fbinput fbk="PIN" id="FB1_I7" signal="A2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I8" signal="A3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I9" signal="A4PIN_SPECSIG"/><fbinput id="FB1_I10" signal="A8_SPECSIG"/><fbinput id="FB1_I11" signal="A9_SPECSIG"/><fbinput id="FB1_I12" signal="N_PZ_1010"/><fbinput id="FB1_I13" signal="REUA0_SPECSIG"/><fbinput id="FB1_I14" signal="REUA10_SPECSIG"/><fbinput id="FB1_I15" signal="REUA16_SPECSIG"/><fbinput id="FB1_I16" signal="REUA17_SPECSIG"/><fbinput id="FB1_I17" signal="REUA18_SPECSIG"/><fbinput id="FB1_I18" signal="REUA1_SPECSIG"/><fbinput id="FB1_I19" signal="REUA2_SPECSIG"/><fbinput id="FB1_I20" signal="REUA8_SPECSIG"/><fbinput id="FB1_I21" signal="REUA9_SPECSIG"/><fbinput id="FB1_I22" signal="RegReset"/><fbinput id="FB1_I23" signal="nDMA"/><fbinput id="FB1_I24" signal="nIO2"/><fbinput fbk="PIN" id="FB1_I25" signal="nWEPIN_SPECSIG"/><fbinput id="FB1_I26" signal="ramRDD0_SPECSIG"/><fbinput id="FB1_I27" signal="ramRDD1_SPECSIG"/><fbinput id="FB1_I28" signal="ramRDD2_SPECSIG"/><fbinput id="FB1_I29" signal="reuregDF01Reserved32_0_SPECSIG"/><fbinput id="FB1_I30" signal="reuregLength0_SPECSIG"/><fbinput id="FB1_I31" signal="reuregLength10_SPECSIG"/><fbinput id="FB1_I32" signal="reuregLength1_SPECSIG"/><fbinput id="FB1_I33" signal="reuregLength2_SPECSIG"/><fbinput id="FB1_I34" signal="reuregLength8_SPECSIG"/><fbinput id="FB1_I35" signal="reuregLength9_SPECSIG"/><fbinput id="FB1_I36" signal="reuregXferType0_SPECSIG"/><fbinput id="FB1_I37" signal="reuregXferType1_SPECSIG"/><PAL><pterm id="FB1_0"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_1"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="A8_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="REUA0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_4"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="REUA8_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="reuregLength0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="REUA16_SPECSIG" negated="ON"/></pterm><pterm id="FB1_7"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="reuregLength8_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8"><signal id="nDMA" negated="ON"/><signal id="ramRDD0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_9"><signal id="nDMA"/><signal id="reuregXferType0_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_10"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_11"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="A9_SPECSIG" negated="ON"/></pterm><pterm id="FB1_12"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="REUA1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="REUA9_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="reuregLength1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_15"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="REUA17_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB1_17"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="reuregLength9_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18"><signal id="nDMA" negated="ON"/><signal id="ramRDD1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_19"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB1_20"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="reuregXferType1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_21"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_22"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="A10_SPECSIG" negated="ON"/></pterm><pterm id="FB1_23"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="REUA2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_24"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="REUA10_SPECSIG" negated="ON"/></pterm><pterm id="FB1_25"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="reuregLength2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_26"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="reuregLength10_SPECSIG" negated="ON"/></pterm><pterm id="FB1_27"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="REUA18_SPECSIG" negated="ON"/></pterm><pterm id="FB1_28"><signal id="nDMA" negated="ON"/><signal id="ramRDD2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_29"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="reuregDF01Reserved32_0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_31"><signal id="nDMA" negated="ON"/></pterm><pterm id="FB1_34"><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB1_37"><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB1_40"><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB1_43"><signal id="RegReset" negated="ON"/><signal id="N_PZ_1010"/></pterm><pterm id="FB1_49"><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB1_52"><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB1_55"><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/></pterm></PAL><equation id="reuregCAWritten0_SPECSIG" regUse="DEFF"><inreg inputs="D0PIN_SPECSIG"/><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe><ce><eq_pterm ptindx="FB1_16"/></ce><prld ptindx="GND"/></equation><equation id="reuregCAWritten1_SPECSIG" regUse="DEFF"><inreg inputs="D1PIN_SPECSIG"/><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe><ce><eq_pterm ptindx="FB1_16"/></ce><prld ptindx="GND"/></equation><equation id="dmaseqDMAr_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB1_31"/></d1><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten_7_and0000_SPECSIG"><d1><eq_pterm ptindx="FB1_34"/></d1></equation><equation id="reuregREUAWritten_18_and0000_SPECSIG"><d1><eq_pterm ptindx="FB1_37"/></d1></equation><equation id="reuregREUAWritten_15_and0000_SPECSIG"><d1><eq_pterm ptindx="FB1_40"/></d1></equation><equation id="reuregCAWritten10_SPECSIG" regUse="DEFF"><inreg inputs="D2PIN_SPECSIG"/><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe><ce><eq_pterm ptindx="FB1_43"/></ce><prld ptindx="GND"/></equation><equation id="dmaseqBAr_SPECSIG" regUse="DFF"><inreg inputs="BA"/><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLengthWritten_15_and0000_SPECSIG"><d1><eq_pterm ptindx="FB1_49"/></d1></equation><equation id="reuregCA_7_and0001_SPECSIG"><d1><eq_pterm ptindx="FB1_52"/></d1></equation><equation id="N_PZ_1010"><d1><eq_pterm ptindx="FB1_55"/></d1></equation><equation id="D0_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_2"/></d2><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe></equation><equation id="D1_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB1_18"/><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_20"/><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_17"/><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_11"/></d2><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe></equation><equation id="D2_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB1_28"/><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_29"/><eq_pterm ptindx="FB1_21"/><eq_pterm ptindx="FB1_23"/><eq_pterm ptindx="FB1_26"/><eq_pterm ptindx="FB1_25"/><eq_pterm ptindx="FB1_27"/><eq_pterm ptindx="FB1_24"/><eq_pterm ptindx="FB1_22"/></d2><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe></equation></fblock><fblock id="FB2" pinUse="3"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN2" sigUse="2" signal="ramRDOE_MCGLB_SPECSIG"><eq_pterm ptindx="FB2_10"/></macrocell><macrocell id="FB2_MC2"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN3" sigUse="6" signal="DOE_MCGLB_SPECSIG"><eq_pterm ptindx="FB2_18"/><eq_pterm ptindx="FB2_20"/></macrocell><macrocell id="FB2_MC4" inreg="reuregCAWritten11_SPECSIG" pin="FB2_MC4_PIN4" sigUse="16" signal="D3_SPECSIG"><eq_pterm ptindx="FB2_7"/><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_8"/><eq_pterm ptindx="FB2_1"/><eq_pterm ptindx="FB2_3"/><eq_pterm ptindx="FB2_6"/><eq_pterm ptindx="FB2_5"/><eq_pterm ptindx="FB2_4"/><eq_pterm ptindx="FB2_2"/><eq_pterm ptindx="FB2_19"/></macrocell><macrocell id="FB2_MC5" inreg="reuregCAWritten12_SPECSIG" pin="FB2_MC5_PIN5" sigUse="16" signal="D4_SPECSIG"><eq_pterm ptindx="FB2_16"/><eq_pterm ptindx="FB2_15"/><eq_pterm ptindx="FB2_14"/><eq_pterm ptindx="FB2_13"/><eq_pterm ptindx="FB2_12"/><eq_pterm ptindx="FB2_11"/><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_17"/><eq_pterm ptindx="FB2_19"/></macrocell><macrocell id="FB2_MC6"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" sigUse="10" signal="reuregCAWritten2_SPECSIG"><eq_pterm ptindx="FB2_39"/><eq_pterm ptindx="FB2_31"/></macrocell><macrocell id="FB2_MC9" sigUse="11" signal="reuregLengthWritten4_SPECSIG"><eq_pterm ptindx="FB2_36"/><eq_pterm ptindx="FB2_35"/><eq_pterm ptindx="FB2_38"/></macrocell><macrocell id="FB2_MC10" sigUse="10" signal="reuregCAWritten4_SPECSIG"><eq_pterm ptindx="FB2_34"/><eq_pterm ptindx="FB2_31"/></macrocell><macrocell id="FB2_MC11" sigUse="12" signal="reuregFF00DecodeEN_SPECSIG"><eq_pterm ptindx="FB2_30"/><eq_pterm ptindx="FB2_33"/><eq_pterm ptindx="FB2_29"/><eq_pterm ptindx="FB2_32"/></macrocell><macrocell id="FB2_MC12" sigUse="11" signal="reuregLengthWritten3_SPECSIG"><eq_pterm ptindx="FB2_27"/><eq_pterm ptindx="FB2_26"/><eq_pterm ptindx="FB2_28"/></macrocell><macrocell id="FB2_MC13" sigUse="10" signal="reuregCAWritten3_SPECSIG"><eq_pterm ptindx="FB2_25"/><eq_pterm ptindx="FB2_31"/></macrocell><macrocell id="FB2_MC14" sigUse="11" signal="reuregDF01Reserved32_1_SPECSIG"><eq_pterm ptindx="FB2_23"/><eq_pterm ptindx="FB2_21"/><eq_pterm ptindx="FB2_24"/></macrocell><macrocell id="FB2_MC15" inreg="dmaseqnRESETr_0_SPECSIG" pin="FB2_MC15_PIN6" sigUse="0"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN7"/><fbinput fbk="PIN" id="FB2_I1" signal="A0PIN_SPECSIG"/><fbinput id="FB2_I2" signal="A11_SPECSIG"/><fbinput id="FB2_I3" signal="A12_SPECSIG"/><fbinput fbk="PIN" id="FB2_I4" signal="A1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I5" signal="A2PIN_SPECSIG"/><fbinput id="FB2_I6" signal="A3_SPECSIG"/><fbinput fbk="PIN" id="FB2_I7" signal="A3PIN_SPECSIG"/><fbinput id="FB2_I8" signal="A4_SPECSIG"/><fbinput fbk="PIN" id="FB2_I9" signal="A4PIN_SPECSIG"/><fbinput id="FB2_I10" signal="BA"/><fbinput fbk="PIN" id="FB2_I11" signal="D2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I12" signal="D3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I13" signal="D4PIN_SPECSIG"/><fbinput id="FB2_I14" signal="N_PZ_1010"/><fbinput id="FB2_I15" signal="PHI2"/><fbinput id="FB2_I16" signal="REUA11_SPECSIG"/><fbinput id="FB2_I17" signal="REUA12_SPECSIG"/><fbinput id="FB2_I18" signal="REUA3_SPECSIG"/><fbinput id="FB2_I19" signal="REUA4_SPECSIG"/><fbinput id="FB2_I20" signal="RegReset"/><fbinput id="FB2_I21" signal="dmaseqXferEnd8_SPECSIG"/><fbinput id="FB2_I22" signal="nDMA"/><fbinput id="FB2_I23" signal="nIO2"/><fbinput id="FB2_I24" signal="nWE"/><fbinput fbk="PIN" id="FB2_I25" signal="nWEPIN_SPECSIG"/><fbinput id="FB2_I26" signal="ramRDD3_SPECSIG"/><fbinput id="FB2_I27" signal="ramRDD4_SPECSIG"/><fbinput id="FB2_I28" signal="ramS1_SPECSIG"/><fbinput id="FB2_I29" signal="ramS2_SPECSIG"/><fbinput id="FB2_I30" signal="reuregDF01Reserved32_1_SPECSIG"/><fbinput id="FB2_I31" signal="reuregFF00DecodeEN_SPECSIG"/><fbinput id="FB2_I32" signal="reuregLength11_SPECSIG"/><fbinput id="FB2_I33" signal="reuregLength12_SPECSIG"/><fbinput id="FB2_I34" signal="reuregLength3_SPECSIG"/><fbinput id="FB2_I35" signal="reuregLength4_SPECSIG"/><fbinput id="FB2_I36" signal="reuregLengthWritten3_SPECSIG"/><fbinput id="FB2_I37" signal="reuregLengthWritten4_SPECSIG"/><PAL><pterm id="FB2_0"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB2_1"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_2"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="A11_SPECSIG" negated="ON"/></pterm><pterm id="FB2_3"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="REUA3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_4"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="REUA11_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="reuregLength3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_6"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="reuregLength11_SPECSIG" negated="ON"/></pterm><pterm id="FB2_7"><signal id="nDMA" negated="ON"/><signal id="ramRDD3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_8"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="reuregDF01Reserved32_1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_9"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_10"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_11"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="A12_SPECSIG" negated="ON"/></pterm><pterm id="FB2_12"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="REUA4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_13"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="REUA12_SPECSIG" negated="ON"/></pterm><pterm id="FB2_14"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="reuregLength4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_15"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="reuregLength12_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16"><signal id="nDMA" negated="ON"/><signal id="ramRDD4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="reuregFF00DecodeEN_SPECSIG"/></pterm><pterm id="FB2_18"><signal id="nDMA"/><signal id="nWEPIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="PHI2"/></pterm><pterm id="FB2_19"><signal id="RegReset" negated="ON"/><signal id="N_PZ_1010"/></pterm><pterm id="FB2_20"><signal id="nDMA" negated="ON"/><signal id="BA"/><signal id="PHI2"/><signal id="nWE" negated="ON"/></pterm><pterm id="FB2_21"><signal id="nDMA"/><signal id="D3PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregDF01Reserved32_1_SPECSIG"/></pterm><pterm id="FB2_22"><signal id="RegReset" negated="ON"/><signal id="N_PZ_1010"/></pterm><pterm id="FB2_23"><signal id="RegReset"/><signal id="reuregDF01Reserved32_1_SPECSIG"/></pterm><pterm id="FB2_24"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D3PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregDF01Reserved32_1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_25"><signal id="D3PIN_SPECSIG"/></pterm><pterm id="FB2_26"><signal id="nDMA"/><signal id="D3PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_27"><signal id="RegReset"/><signal id="reuregLengthWritten3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_28"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D3PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten3_SPECSIG"/></pterm><pterm id="FB2_29"><signal id="nDMA"/><signal id="D4PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregFF00DecodeEN_SPECSIG"/></pterm><pterm id="FB2_30"><signal id="RegReset"/><signal id="reuregFF00DecodeEN_SPECSIG"/></pterm><pterm id="FB2_31"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB2_32"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D4PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregFF00DecodeEN_SPECSIG" negated="ON"/></pterm><pterm id="FB2_33"><signal id="nDMA" negated="ON"/><signal id="dmaseqXferEnd8_SPECSIG"/><signal id="reuregFF00DecodeEN_SPECSIG"/></pterm><pterm id="FB2_34"><signal id="D4PIN_SPECSIG"/></pterm><pterm id="FB2_35"><signal id="nDMA"/><signal id="D4PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_36"><signal id="RegReset"/><signal id="reuregLengthWritten4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_37"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB2_38"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D4PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten4_SPECSIG"/></pterm><pterm id="FB2_39"><signal id="D2PIN_SPECSIG"/></pterm><pterm id="FB2_46"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/></pterm></PAL><equation id="ramRDOE_MCGLB_SPECSIG_EQN" regUse="DFF"><d1><eq_pterm ptindx="FB2_10"/></d1><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="DOE_MCGLB_SPECSIG_EQN"><d2><eq_pterm ptindx="FB2_18"/><eq_pterm ptindx="FB2_20"/></d2></equation><equation id="reuregCAWritten11_SPECSIG" regUse="DEFF"><inreg inputs="D3PIN_SPECSIG"/><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe><ce><eq_pterm ptindx="FB2_19"/></ce><prld ptindx="GND"/></equation><equation id="reuregCAWritten12_SPECSIG" regUse="DEFF"><inreg inputs="D4PIN_SPECSIG"/><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe><ce><eq_pterm ptindx="FB2_19"/></ce><prld ptindx="GND"/></equation><equation id="reuregCAWritten2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB2_39"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><ce><eq_pterm ptindx="FB2_31"/></ce><prld ptindx="GND"/></equation><equation id="reuregLengthWritten4_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_36"/><eq_pterm ptindx="FB2_35"/><eq_pterm ptindx="FB2_38"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregCAWritten4_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB2_34"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><ce><eq_pterm ptindx="FB2_31"/></ce><prld ptindx="GND"/></equation><equation id="reuregFF00DecodeEN_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_30"/><eq_pterm ptindx="FB2_33"/><eq_pterm ptindx="FB2_29"/><eq_pterm ptindx="FB2_32"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLengthWritten3_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_27"/><eq_pterm ptindx="FB2_26"/><eq_pterm ptindx="FB2_28"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregCAWritten3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB2_25"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><ce><eq_pterm ptindx="FB2_31"/></ce><prld ptindx="GND"/></equation><equation id="reuregDF01Reserved32_1_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_23"/><eq_pterm ptindx="FB2_21"/><eq_pterm ptindx="FB2_24"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="dmaseqnRESETr_0_SPECSIG" regUse="DFF"><inreg inputs="nRESET"/><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="D3_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB2_7"/><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_8"/><eq_pterm ptindx="FB2_1"/><eq_pterm ptindx="FB2_3"/><eq_pterm ptindx="FB2_6"/><eq_pterm ptindx="FB2_5"/><eq_pterm ptindx="FB2_4"/><eq_pterm ptindx="FB2_2"/></d2><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe></equation><equation id="D4_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB2_16"/><eq_pterm ptindx="FB2_15"/><eq_pterm ptindx="FB2_14"/><eq_pterm ptindx="FB2_13"/><eq_pterm ptindx="FB2_12"/><eq_pterm ptindx="FB2_11"/><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_17"/></d2><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe></equation></fblock><fblock id="FB3" pinUse="2"><macrocell id="FB3_MC1" sigUse="10" signal="reuregCAWritten7_SPECSIG"><eq_pterm ptindx="FB3_52"/><eq_pterm ptindx="FB3_10"/></macrocell><macrocell id="FB3_MC2" sigUse="11" signal="reuregLengthWritten6_SPECSIG"><eq_pterm ptindx="FB3_50"/><eq_pterm ptindx="FB3_49"/><eq_pterm ptindx="FB3_51"/></macrocell><macrocell id="FB3_MC3" inreg="reuregCAWritten13_SPECSIG" pin="FB3_MC3_PIN138" sigUse="18" signal="D5_SPECSIG"><eq_pterm ptindx="FB3_6"/><eq_pterm ptindx="FB3_9"/><eq_pterm ptindx="FB3_5"/><eq_pterm ptindx="FB3_4"/><eq_pterm ptindx="FB3_3"/><eq_pterm ptindx="FB3_2"/><eq_pterm ptindx="FB3_1"/><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_7"/><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_16"/></macrocell><macrocell id="FB3_MC4" inreg="reuregCAWritten14_SPECSIG" pin="FB3_MC4_PIN137" sigUse="19" signal="D6_SPECSIG"><eq_pterm ptindx="FB3_20"/><eq_pterm ptindx="FB3_17"/><eq_pterm ptindx="FB3_22"/><eq_pterm ptindx="FB3_18"/><eq_pterm ptindx="FB3_15"/><eq_pterm ptindx="FB3_14"/><eq_pterm ptindx="FB3_13"/><eq_pterm ptindx="FB3_12"/><eq_pterm ptindx="FB3_11"/><eq_pterm ptindx="FB3_23"/><eq_pterm ptindx="FB3_21"/><eq_pterm ptindx="FB3_16"/></macrocell><macrocell id="FB3_MC5" pin="FB3_MC5_PIN136"/><macrocell id="FB3_MC6" sigUse="11" signal="reuregLengthWritten5_SPECSIG"><eq_pterm ptindx="FB3_47"/><eq_pterm ptindx="FB3_45"/><eq_pterm ptindx="FB3_48"/></macrocell><macrocell id="FB3_MC7" sigUse="11" signal="reuregEndOfBlock_SPECSIG"><eq_pterm ptindx="FB3_43"/><eq_pterm ptindx="FB3_44"/><eq_pterm ptindx="FB3_42"/></macrocell><macrocell id="FB3_MC8" sigUse="10" signal="reuregCAWritten6_SPECSIG"><eq_pterm ptindx="FB3_41"/><eq_pterm ptindx="FB3_10"/></macrocell><macrocell id="FB3_MC9" sigUse="11" signal="reuregIncMode0_SPECSIG"><eq_pterm ptindx="FB3_39"/><eq_pterm ptindx="FB3_38"/><eq_pterm ptindx="FB3_40"/></macrocell><macrocell id="FB3_MC10" sigUse="11" signal="reuregEndOfBlockMask_SPECSIG"><eq_pterm ptindx="FB3_36"/><eq_pterm ptindx="FB3_35"/><eq_pterm ptindx="FB3_37"/></macrocell><macrocell id="FB3_MC11" sigUse="11" signal="reuregDF01Reserved6_SPECSIG"><eq_pterm ptindx="FB3_33"/><eq_pterm ptindx="FB3_32"/><eq_pterm ptindx="FB3_34"/></macrocell><macrocell id="FB3_MC12" pin="FB3_MC12_PIN135"/><macrocell id="FB3_MC13" sigUse="10" signal="reuregCAWritten5_SPECSIG"><eq_pterm ptindx="FB3_30"/><eq_pterm ptindx="FB3_10"/></macrocell><macrocell id="FB3_MC14" sigUse="11" signal="reuregVerifyErrMask_SPECSIG"><eq_pterm ptindx="FB3_28"/><eq_pterm ptindx="FB3_27"/><eq_pterm ptindx="FB3_29"/></macrocell><macrocell id="FB3_MC15" sigUse="11" signal="reuregAutoloadEN_SPECSIG"><eq_pterm ptindx="FB3_25"/><eq_pterm ptindx="FB3_24"/><eq_pterm ptindx="FB3_26"/></macrocell><macrocell id="FB3_MC16" pin="FB3_MC16_PIN134"/><fbinput fbk="PIN" id="FB3_I1" signal="A0PIN_SPECSIG"/><fbinput id="FB3_I2" signal="A13_SPECSIG"/><fbinput id="FB3_I3" signal="A14_SPECSIG"/><fbinput fbk="PIN" id="FB3_I4" signal="A1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I5" signal="A2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I6" signal="A3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I7" signal="A4PIN_SPECSIG"/><fbinput id="FB3_I8" signal="A5_SPECSIG"/><fbinput id="FB3_I9" signal="A6_SPECSIG"/><fbinput fbk="PIN" id="FB3_I10" signal="D5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I11" signal="D6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB3_I12" signal="D7PIN_SPECSIG"/><fbinput id="FB3_I13" signal="Length1"/><fbinput id="FB3_I14" signal="N_PZ_1010"/><fbinput id="FB3_I15" signal="REUA13_SPECSIG"/><fbinput id="FB3_I16" signal="REUA14_SPECSIG"/><fbinput id="FB3_I17" signal="REUA5_SPECSIG"/><fbinput id="FB3_I18" signal="REUA6_SPECSIG"/><fbinput id="FB3_I19" signal="RegReset"/><fbinput id="FB3_I20" signal="nDMA"/><fbinput id="FB3_I21" signal="nIO2"/><fbinput fbk="PIN" id="FB3_I22" signal="nWEPIN_SPECSIG"/><fbinput id="FB3_I23" signal="ramRDD5_SPECSIG"/><fbinput id="FB3_I24" signal="ramRDD6_SPECSIG"/><fbinput id="FB3_I25" signal="reuregAutoloadEN_SPECSIG"/><fbinput id="FB3_I26" signal="reuregDF01Reserved6_SPECSIG"/><fbinput id="FB3_I27" signal="reuregEndOfBlock_SPECSIG"/><fbinput id="FB3_I28" signal="reuregEndOfBlockMask_SPECSIG"/><fbinput id="FB3_I29" signal="reuregFault_SPECSIG"/><fbinput id="FB3_I30" signal="reuregIncMode0_SPECSIG"/><fbinput id="FB3_I31" signal="reuregLength13_SPECSIG"/><fbinput id="FB3_I32" signal="reuregLength14_SPECSIG"/><fbinput id="FB3_I33" signal="reuregLength5_SPECSIG"/><fbinput id="FB3_I34" signal="reuregLength6_SPECSIG"/><fbinput id="FB3_I35" signal="reuregLengthWritten5_SPECSIG"/><fbinput id="FB3_I36" signal="reuregLengthWritten6_SPECSIG"/><fbinput id="FB3_I37" signal="reuregVerifyErrMask_SPECSIG"/><PAL><pterm id="FB3_0"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="A5_SPECSIG" negated="ON"/></pterm><pterm id="FB3_1"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="A13_SPECSIG" negated="ON"/></pterm><pterm id="FB3_2"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="REUA5_SPECSIG" negated="ON"/></pterm><pterm id="FB3_3"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="REUA13_SPECSIG" negated="ON"/></pterm><pterm id="FB3_4"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="reuregLength5_SPECSIG" negated="ON"/></pterm><pterm id="FB3_5"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="reuregLength13_SPECSIG" negated="ON"/></pterm><pterm id="FB3_6"><signal id="nDMA" negated="ON"/><signal id="ramRDD5_SPECSIG" negated="ON"/></pterm><pterm id="FB3_7"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="reuregAutoloadEN_SPECSIG" negated="ON"/></pterm><pterm id="FB3_8"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="reuregFault_SPECSIG" negated="ON"/></pterm><pterm id="FB3_9"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="reuregVerifyErrMask_SPECSIG" negated="ON"/></pterm><pterm id="FB3_10"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB3_11"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_12"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="A14_SPECSIG" negated="ON"/></pterm><pterm id="FB3_13"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="REUA6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_14"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="REUA14_SPECSIG" negated="ON"/></pterm><pterm id="FB3_15"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="reuregLength6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_16"><signal id="RegReset" negated="ON"/><signal id="N_PZ_1010"/></pterm><pterm id="FB3_17"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="reuregIncMode0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_18"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="reuregLength14_SPECSIG" negated="ON"/></pterm><pterm id="FB3_19"><signal id="RegReset" negated="ON"/><signal id="N_PZ_1010"/></pterm><pterm id="FB3_20"><signal id="nDMA" negated="ON"/><signal id="ramRDD6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_21"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="reuregEndOfBlock_SPECSIG" negated="ON"/></pterm><pterm id="FB3_22"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="reuregEndOfBlockMask_SPECSIG" negated="ON"/></pterm><pterm id="FB3_23"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="reuregDF01Reserved6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_24"><signal id="nDMA"/><signal id="D5PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregAutoloadEN_SPECSIG"/></pterm><pterm id="FB3_25"><signal id="RegReset"/><signal id="reuregAutoloadEN_SPECSIG"/></pterm><pterm id="FB3_26"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D5PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregAutoloadEN_SPECSIG" negated="ON"/></pterm><pterm id="FB3_27"><signal id="nDMA"/><signal id="D5PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregVerifyErrMask_SPECSIG"/></pterm><pterm id="FB3_28"><signal id="RegReset"/><signal id="reuregVerifyErrMask_SPECSIG"/></pterm><pterm id="FB3_29"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D5PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregVerifyErrMask_SPECSIG" negated="ON"/></pterm><pterm id="FB3_30"><signal id="D5PIN_SPECSIG"/></pterm><pterm id="FB3_31"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB3_32"><signal id="nDMA"/><signal id="D6PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregDF01Reserved6_SPECSIG"/></pterm><pterm id="FB3_33"><signal id="RegReset"/><signal id="reuregDF01Reserved6_SPECSIG"/></pterm><pterm id="FB3_34"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D6PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregDF01Reserved6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_35"><signal id="nDMA"/><signal id="D6PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregEndOfBlockMask_SPECSIG"/></pterm><pterm id="FB3_36"><signal id="RegReset"/><signal id="reuregEndOfBlockMask_SPECSIG"/></pterm><pterm id="FB3_37"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D6PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregEndOfBlockMask_SPECSIG" negated="ON"/></pterm><pterm id="FB3_38"><signal id="nDMA"/><signal id="D6PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/><signal id="reuregIncMode0_SPECSIG"/></pterm><pterm id="FB3_39"><signal id="RegReset"/><signal id="reuregIncMode0_SPECSIG"/></pterm><pterm id="FB3_40"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D6PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/><signal id="reuregIncMode0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_41"><signal id="D6PIN_SPECSIG"/></pterm><pterm id="FB3_42"><signal id="nDMA"/><signal id="nWEPIN_SPECSIG"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/><signal id="reuregEndOfBlock_SPECSIG"/></pterm><pterm id="FB3_43"><signal id="RegReset"/><signal id="reuregEndOfBlock_SPECSIG"/></pterm><pterm id="FB3_44"><signal id="RegReset" negated="ON"/><signal id="nDMA" negated="ON"/><signal id="Length1"/><signal id="reuregEndOfBlock_SPECSIG" negated="ON"/></pterm><pterm id="FB3_45"><signal id="nDMA"/><signal id="D5PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten5_SPECSIG" negated="ON"/></pterm><pterm id="FB3_46"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB3_47"><signal id="RegReset"/><signal id="reuregLengthWritten5_SPECSIG" negated="ON"/></pterm><pterm id="FB3_48"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D5PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten5_SPECSIG"/></pterm><pterm id="FB3_49"><signal id="nDMA"/><signal id="D6PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_50"><signal id="RegReset"/><signal id="reuregLengthWritten6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_51"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D6PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten6_SPECSIG"/></pterm><pterm id="FB3_52"><signal id="D7PIN_SPECSIG"/></pterm></PAL><equation id="reuregCAWritten7_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB3_52"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><ce><eq_pterm ptindx="FB3_10"/></ce><prld ptindx="GND"/></equation><equation id="reuregLengthWritten6_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB3_50"/><eq_pterm ptindx="FB3_49"/><eq_pterm ptindx="FB3_51"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregCAWritten13_SPECSIG" regUse="DEFF"><inreg inputs="D5PIN_SPECSIG"/><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe><ce><eq_pterm ptindx="FB3_16"/></ce><prld ptindx="GND"/></equation><equation id="reuregCAWritten14_SPECSIG" regUse="DEFF"><inreg inputs="D6PIN_SPECSIG"/><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe><ce><eq_pterm ptindx="FB3_16"/></ce><prld ptindx="GND"/></equation><equation id="reuregLengthWritten5_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB3_47"/><eq_pterm ptindx="FB3_45"/><eq_pterm ptindx="FB3_48"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregEndOfBlock_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB3_43"/><eq_pterm ptindx="FB3_44"/><eq_pterm ptindx="FB3_42"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregCAWritten6_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB3_41"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><ce><eq_pterm ptindx="FB3_10"/></ce><prld ptindx="GND"/></equation><equation id="reuregIncMode0_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB3_39"/><eq_pterm ptindx="FB3_38"/><eq_pterm ptindx="FB3_40"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregEndOfBlockMask_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB3_36"/><eq_pterm ptindx="FB3_35"/><eq_pterm ptindx="FB3_37"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregDF01Reserved6_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB3_33"/><eq_pterm ptindx="FB3_32"/><eq_pterm ptindx="FB3_34"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregCAWritten5_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB3_30"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><ce><eq_pterm ptindx="FB3_10"/></ce><prld ptindx="GND"/></equation><equation id="reuregVerifyErrMask_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB3_28"/><eq_pterm ptindx="FB3_27"/><eq_pterm ptindx="FB3_29"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregAutoloadEN_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB3_25"/><eq_pterm ptindx="FB3_24"/><eq_pterm ptindx="FB3_26"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="D5_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB3_6"/><eq_pterm ptindx="FB3_9"/><eq_pterm ptindx="FB3_5"/><eq_pterm ptindx="FB3_4"/><eq_pterm ptindx="FB3_3"/><eq_pterm ptindx="FB3_2"/><eq_pterm ptindx="FB3_1"/><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_7"/><eq_pterm ptindx="FB3_8"/></d2><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe></equation><equation id="D6_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB3_20"/><eq_pterm ptindx="FB3_17"/><eq_pterm ptindx="FB3_22"/><eq_pterm ptindx="FB3_18"/><eq_pterm ptindx="FB3_15"/><eq_pterm ptindx="FB3_14"/><eq_pterm ptindx="FB3_13"/><eq_pterm ptindx="FB3_12"/><eq_pterm ptindx="FB3_11"/><eq_pterm ptindx="FB3_23"/><eq_pterm ptindx="FB3_21"/></d2><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe></equation></fblock><fblock id="FB4" pinUse="1"><macrocell id="FB4_MC1" inreg="reuregCAWritten15_SPECSIG" pin="FB4_MC1_PIN9" sigUse="19" signal="D7_SPECSIG"><eq_pterm ptindx="FB4_7"/><eq_pterm ptindx="FB4_5"/><eq_pterm ptindx="FB4_9"/><eq_pterm ptindx="FB4_6"/><eq_pterm ptindx="FB4_4"/><eq_pterm ptindx="FB4_3"/><eq_pterm ptindx="FB4_2"/><eq_pterm ptindx="FB4_1"/><eq_pterm ptindx="FB4_0"/><eq_pterm ptindx="FB4_8"/><eq_pterm ptindx="FB4_11"/><eq_pterm ptindx="FB4_10"/></macrocell><macrocell id="FB4_MC2" pin="FB4_MC2_PIN10"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN11"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN12"/><macrocell id="FB4_MC5"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7" sigUse="2" signal="N_PZ_954"><eq_pterm ptindx="FB4_28"/></macrocell><macrocell id="FB4_MC8" sigUse="10" signal="reuregExecute8_SPECSIG"><eq_pterm ptindx="FB4_31"/></macrocell><macrocell id="FB4_MC9" sigUse="9" signal="N_PZ_955"><eq_pterm ptindx="FB4_36"/><eq_pterm ptindx="FB4_34"/></macrocell><macrocell id="FB4_MC10" sigUse="10" signal="N_PZ_823"><eq_pterm ptindx="FB4_35"/><eq_pterm ptindx="FB4_34"/></macrocell><macrocell id="FB4_MC11" sigUse="10" signal="N_PZ_1017"><eq_pterm ptindx="FB4_40"/><eq_pterm ptindx="FB4_33"/></macrocell><macrocell id="FB4_MC12" sigUse="11" signal="reuregLengthWritten7_SPECSIG"><eq_pterm ptindx="FB4_30"/><eq_pterm ptindx="FB4_29"/><eq_pterm ptindx="FB4_32"/></macrocell><macrocell id="FB4_MC13" sigUse="24" signal="reuregLength7_SPECSIG"><eq_pterm ptindx="FB4_23"/><eq_pterm ptindx="FB4_25"/><eq_pterm ptindx="FB4_26"/><eq_pterm ptindx="FB4_22"/><eq_pterm ptindx="FB4_24"/><eq_pterm ptindx="FB4_27"/></macrocell><macrocell id="FB4_MC14" sigUse="12" signal="reuregExecuteEN_SPECSIG"><eq_pterm ptindx="FB4_19"/><eq_pterm ptindx="FB4_21"/><eq_pterm ptindx="FB4_18"/><eq_pterm ptindx="FB4_20"/></macrocell><macrocell id="FB4_MC15" sigUse="11" signal="reuregIntEnable_SPECSIG"><eq_pterm ptindx="FB4_16"/><eq_pterm ptindx="FB4_15"/><eq_pterm ptindx="FB4_17"/></macrocell><macrocell id="FB4_MC16" sigUse="11" signal="reuregIncMode1_SPECSIG"><eq_pterm ptindx="FB4_13"/><eq_pterm ptindx="FB4_12"/><eq_pterm ptindx="FB4_14"/></macrocell><fbinput fbk="PIN" id="FB4_I1" signal="A0PIN_SPECSIG"/><fbinput id="FB4_I2" signal="A15_SPECSIG"/><fbinput fbk="PIN" id="FB4_I3" signal="A1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I4" signal="A2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I5" signal="A3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I6" signal="A4PIN_SPECSIG"/><fbinput id="FB4_I7" signal="A7_SPECSIG"/><fbinput fbk="PIN" id="FB4_I8" signal="D4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I9" signal="D7PIN_SPECSIG"/><fbinput id="FB4_I10" signal="Length1"/><fbinput id="FB4_I11" signal="N_PZ_1010"/><fbinput id="FB4_I12" signal="N_PZ_816"/><fbinput id="FB4_I13" signal="N_PZ_823"/><fbinput id="FB4_I14" signal="N_PZ_949"/><fbinput id="FB4_I15" signal="REUA15_SPECSIG"/><fbinput id="FB4_I16" signal="REUA7_SPECSIG"/><fbinput id="FB4_I17" signal="RegReset"/><fbinput id="FB4_I18" signal="dmaseqXferEnd8_SPECSIG"/><fbinput id="FB4_I19" signal="nDMA"/><fbinput id="FB4_I20" signal="nIO2"/><fbinput fbk="PIN" id="FB4_I21" signal="nWEPIN_SPECSIG"/><fbinput id="FB4_I22" signal="ramRDD7_SPECSIG"/><fbinput id="FB4_I23" signal="reuregExecuteEN_SPECSIG"/><fbinput id="FB4_I24" signal="reuregIncMode1_SPECSIG"/><fbinput id="FB4_I25" signal="reuregIntEnable_SPECSIG"/><fbinput id="FB4_I26" signal="reuregIntPending_SPECSIG"/><fbinput id="FB4_I27" signal="reuregLength0_SPECSIG"/><fbinput id="FB4_I28" signal="reuregLength15_SPECSIG"/><fbinput id="FB4_I29" signal="reuregLength1_SPECSIG"/><fbinput id="FB4_I30" signal="reuregLength2_SPECSIG"/><fbinput id="FB4_I31" signal="reuregLength3_SPECSIG"/><fbinput id="FB4_I32" signal="reuregLength4_SPECSIG"/><fbinput id="FB4_I33" signal="reuregLength5_SPECSIG"/><fbinput id="FB4_I34" signal="reuregLength6_SPECSIG"/><fbinput id="FB4_I35" signal="reuregLength7_SPECSIG"/><fbinput id="FB4_I36" signal="reuregLengthWritten7_SPECSIG"/><fbinput id="FB4_I37" signal="reuregLengthWritten_15_and0000_SPECSIG"/><PAL><pterm id="FB4_0"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="A7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_1"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="A15_SPECSIG" negated="ON"/></pterm><pterm id="FB4_2"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="REUA7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_3"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="REUA15_SPECSIG" negated="ON"/></pterm><pterm id="FB4_4"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="reuregLength7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_5"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="reuregIncMode1_SPECSIG" negated="ON"/></pterm><pterm id="FB4_6"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="reuregLength15_SPECSIG" negated="ON"/></pterm><pterm id="FB4_7"><signal id="nDMA" negated="ON"/><signal id="ramRDD7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_8"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="reuregExecuteEN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_9"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="reuregIntEnable_SPECSIG" negated="ON"/></pterm><pterm id="FB4_10"><signal id="RegReset" negated="ON"/><signal id="N_PZ_1010"/></pterm><pterm id="FB4_11"><signal id="nDMA"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="reuregIntPending_SPECSIG" negated="ON"/></pterm><pterm id="FB4_12"><signal id="nDMA"/><signal id="D7PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/><signal id="reuregIncMode1_SPECSIG"/></pterm><pterm id="FB4_13"><signal id="RegReset"/><signal id="reuregIncMode1_SPECSIG"/></pterm><pterm id="FB4_14"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D7PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/><signal id="reuregIncMode1_SPECSIG" negated="ON"/></pterm><pterm id="FB4_15"><signal id="nDMA"/><signal id="D7PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregIntEnable_SPECSIG"/></pterm><pterm id="FB4_16"><signal id="RegReset"/><signal id="reuregIntEnable_SPECSIG"/></pterm><pterm id="FB4_17"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D7PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregIntEnable_SPECSIG" negated="ON"/></pterm><pterm id="FB4_18"><signal id="nDMA"/><signal id="D7PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregExecuteEN_SPECSIG"/></pterm><pterm id="FB4_19"><signal id="RegReset"/><signal id="reuregExecuteEN_SPECSIG"/></pterm><pterm id="FB4_20"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D7PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregExecuteEN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_21"><signal id="nDMA" negated="ON"/><signal id="dmaseqXferEnd8_SPECSIG"/><signal id="reuregExecuteEN_SPECSIG"/></pterm><pterm id="FB4_22"><signal id="nDMA"/><signal id="D7PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_23"><signal id="RegReset"/><signal id="reuregLength7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_24"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D7PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength7_SPECSIG"/></pterm><pterm id="FB4_25"><signal id="N_PZ_823" negated="ON"/><signal id="reuregLength7_SPECSIG" negated="ON"/><signal id="reuregLengthWritten7_SPECSIG"/></pterm><pterm id="FB4_26"><signal id="RegReset" negated="ON"/><signal id="N_PZ_823" negated="ON"/><signal id="reuregLength7_SPECSIG"/><signal id="reuregLengthWritten7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_27"><signal id="RegReset" negated="ON"/><signal id="Length1" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_949" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/><signal id="reuregLength4_SPECSIG" negated="ON"/><signal id="reuregLength5_SPECSIG" negated="ON"/><signal id="reuregLength6_SPECSIG" negated="ON"/></pterm><pterm id="FB4_28"><signal id="N_PZ_949" negated="ON"/><signal id="N_PZ_1010" negated="ON"/></pterm><pterm id="FB4_29"><signal id="nDMA"/><signal id="D7PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_30"><signal id="RegReset"/><signal id="reuregLengthWritten7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_31"><signal id="nDMA"/><signal id="D4PIN_SPECSIG"/><signal id="D7PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB4_32"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D7PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten7_SPECSIG"/></pterm><pterm id="FB4_33"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="N_PZ_823"/><signal id="N_PZ_1010" negated="ON"/></pterm><pterm id="FB4_34"><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB4_35"><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_949" negated="ON"/></pterm><pterm id="FB4_36"><signal id="N_PZ_823" negated="ON"/></pterm><pterm id="FB4_40"><signal id="RegReset" negated="ON"/><signal id="N_PZ_823"/></pterm></PAL><equation id="reuregCAWritten15_SPECSIG" regUse="DEFF"><inreg inputs="D7PIN_SPECSIG"/><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe><ce><eq_pterm ptindx="FB4_10"/></ce><prld ptindx="GND"/></equation><equation id="N_PZ_954"><d1><eq_pterm ptindx="FB4_28"/></d1></equation><equation id="reuregExecute8_SPECSIG"><d1><eq_pterm ptindx="FB4_31"/></d1></equation><equation id="N_PZ_955"><d2><eq_pterm ptindx="FB4_36"/><eq_pterm ptindx="FB4_34"/></d2></equation><equation id="N_PZ_823"><d2><eq_pterm ptindx="FB4_35"/><eq_pterm ptindx="FB4_34"/></d2></equation><equation id="N_PZ_1017"><d1><eq_pterm ptindx="FB4_40"/></d1><d2><eq_pterm ptindx="FB4_33"/></d2></equation><equation id="reuregLengthWritten7_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB4_30"/><eq_pterm ptindx="FB4_29"/><eq_pterm ptindx="FB4_32"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength7_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB4_23"/><eq_pterm ptindx="FB4_25"/><eq_pterm ptindx="FB4_26"/><eq_pterm ptindx="FB4_22"/><eq_pterm ptindx="FB4_24"/><eq_pterm ptindx="FB4_27"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregExecuteEN_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB4_19"/><eq_pterm ptindx="FB4_21"/><eq_pterm ptindx="FB4_18"/><eq_pterm ptindx="FB4_20"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregIntEnable_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB4_16"/><eq_pterm ptindx="FB4_15"/><eq_pterm ptindx="FB4_17"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregIncMode1_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB4_13"/><eq_pterm ptindx="FB4_12"/><eq_pterm ptindx="FB4_14"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="D7_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB4_7"/><eq_pterm ptindx="FB4_5"/><eq_pterm ptindx="FB4_9"/><eq_pterm ptindx="FB4_6"/><eq_pterm ptindx="FB4_4"/><eq_pterm ptindx="FB4_3"/><eq_pterm ptindx="FB4_2"/><eq_pterm ptindx="FB4_1"/><eq_pterm ptindx="FB4_0"/><eq_pterm ptindx="FB4_8"/><eq_pterm ptindx="FB4_11"/></d2><oe><fastsig signal="DOE_MCGLB_SPECSIG"/></oe></equation></fblock><fblock id="FB5" pinUse="0"><macrocell id="FB5_MC1" sigUse="4" signal="reuregLengthWritten11_SPECSIG"><eq_pterm ptindx="FB5_51"/><eq_pterm ptindx="FB5_52"/></macrocell><macrocell id="FB5_MC2" pin="FB5_MC2_PIN133"/><macrocell id="FB5_MC3" pin="FB5_MC3_PIN132"/><macrocell id="FB5_MC4" sigUse="4" signal="reuregLengthWritten10_SPECSIG"><eq_pterm ptindx="FB5_49"/><eq_pterm ptindx="FB5_50"/></macrocell><macrocell id="FB5_MC5" sigUse="17" signal="reuregLength8_SPECSIG"><eq_pterm ptindx="FB5_43"/><eq_pterm ptindx="FB5_44"/><eq_pterm ptindx="FB5_45"/><eq_pterm ptindx="FB5_47"/><eq_pterm ptindx="FB5_48"/><eq_pterm ptindx="FB5_46"/></macrocell><macrocell id="FB5_MC6" sigUse="16" signal="Length1"><eq_pterm ptindx="FB5_25"/></macrocell><macrocell id="FB5_MC7" sigUse="18" signal="reuregLength9_SPECSIG"><eq_pterm ptindx="FB5_37"/><eq_pterm ptindx="FB5_38"/><eq_pterm ptindx="FB5_39"/><eq_pterm ptindx="FB5_41"/><eq_pterm ptindx="FB5_42"/><eq_pterm ptindx="FB5_40"/></macrocell><macrocell id="FB5_MC8" sigUse="19" signal="reuregLength10_SPECSIG"><eq_pterm ptindx="FB5_31"/><eq_pterm ptindx="FB5_32"/><eq_pterm ptindx="FB5_33"/><eq_pterm ptindx="FB5_35"/><eq_pterm ptindx="FB5_36"/><eq_pterm ptindx="FB5_34"/></macrocell><macrocell id="FB5_MC9" sigUse="20" signal="reuregLength11_SPECSIG"><eq_pterm ptindx="FB5_24"/><eq_pterm ptindx="FB5_26"/><eq_pterm ptindx="FB5_27"/><eq_pterm ptindx="FB5_29"/><eq_pterm ptindx="FB5_30"/><eq_pterm ptindx="FB5_28"/></macrocell><macrocell id="FB5_MC10" sigUse="21" signal="reuregLength12_SPECSIG"><eq_pterm ptindx="FB5_18"/><eq_pterm ptindx="FB5_19"/><eq_pterm ptindx="FB5_20"/><eq_pterm ptindx="FB5_22"/><eq_pterm ptindx="FB5_23"/><eq_pterm ptindx="FB5_21"/></macrocell><macrocell id="FB5_MC11" sigUse="23" signal="reuregLength15_SPECSIG"><eq_pterm ptindx="FB5_12"/><eq_pterm ptindx="FB5_14"/><eq_pterm ptindx="FB5_15"/><eq_pterm ptindx="FB5_16"/><eq_pterm ptindx="FB5_17"/><eq_pterm ptindx="FB5_13"/></macrocell><macrocell id="FB5_MC12" sigUse="22" signal="reuregLength13_SPECSIG"><eq_pterm ptindx="FB5_6"/><eq_pterm ptindx="FB5_7"/><eq_pterm ptindx="FB5_8"/><eq_pterm ptindx="FB5_10"/><eq_pterm ptindx="FB5_11"/><eq_pterm ptindx="FB5_9"/></macrocell><macrocell id="FB5_MC13" pin="FB5_MC13_PIN131"/><macrocell id="FB5_MC14" sigUse="23" signal="reuregLength14_SPECSIG"><eq_pterm ptindx="FB5_0"/><eq_pterm ptindx="FB5_1"/><eq_pterm ptindx="FB5_2"/><eq_pterm ptindx="FB5_4"/><eq_pterm ptindx="FB5_5"/><eq_pterm ptindx="FB5_3"/></macrocell><macrocell id="FB5_MC15" pin="FB5_MC15_PIN130"/><macrocell id="FB5_MC16" pin="FB5_MC16_PIN129" sigUse="4" signal="reuregLengthWritten12_SPECSIG"><eq_pterm ptindx="FB5_53"/><eq_pterm ptindx="FB5_54"/></macrocell><fbinput fbk="PIN" id="FB5_I1" signal="D0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I2" signal="D1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I3" signal="D2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I4" signal="D3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I5" signal="D4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I6" signal="D5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I7" signal="D6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I8" signal="D7PIN_SPECSIG"/><fbinput id="FB5_I9" signal="Length1"/><fbinput id="FB5_I10" signal="N_PZ_1017"/><fbinput id="FB5_I11" signal="N_PZ_816"/><fbinput id="FB5_I12" signal="N_PZ_955"/><fbinput id="FB5_I13" signal="RegReset"/><fbinput id="FB5_I14" signal="reuregLength0_SPECSIG"/><fbinput id="FB5_I15" signal="reuregLength10_SPECSIG"/><fbinput id="FB5_I16" signal="reuregLength11_SPECSIG"/><fbinput id="FB5_I17" signal="reuregLength12_SPECSIG"/><fbinput id="FB5_I18" signal="reuregLength13_SPECSIG"/><fbinput id="FB5_I19" signal="reuregLength14_SPECSIG"/><fbinput id="FB5_I20" signal="reuregLength15_SPECSIG"/><fbinput id="FB5_I21" signal="reuregLength1_SPECSIG"/><fbinput id="FB5_I22" signal="reuregLength2_SPECSIG"/><fbinput id="FB5_I23" signal="reuregLength3_SPECSIG"/><fbinput id="FB5_I24" signal="reuregLength4_SPECSIG"/><fbinput id="FB5_I25" signal="reuregLength5_SPECSIG"/><fbinput id="FB5_I26" signal="reuregLength6_SPECSIG"/><fbinput id="FB5_I27" signal="reuregLength7_SPECSIG"/><fbinput id="FB5_I28" signal="reuregLength8_SPECSIG"/><fbinput id="FB5_I29" signal="reuregLength9_SPECSIG"/><fbinput id="FB5_I30" signal="reuregLengthWritten10_SPECSIG"/><fbinput id="FB5_I31" signal="reuregLengthWritten11_SPECSIG"/><fbinput id="FB5_I32" signal="reuregLengthWritten12_SPECSIG"/><fbinput id="FB5_I33" signal="reuregLengthWritten13_SPECSIG"/><fbinput id="FB5_I34" signal="reuregLengthWritten14_SPECSIG"/><fbinput id="FB5_I35" signal="reuregLengthWritten15_SPECSIG"/><fbinput id="FB5_I36" signal="reuregLengthWritten8_SPECSIG"/><fbinput id="FB5_I37" signal="reuregLengthWritten9_SPECSIG"/><fbinput id="FB5_I38" signal="reuregLengthWritten_15_and0000_SPECSIG"/><PAL><pterm id="FB5_0"><signal id="RegReset"/><signal id="reuregLength14_SPECSIG" negated="ON"/></pterm><pterm id="FB5_1"><signal id="D6PIN_SPECSIG"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength14_SPECSIG" negated="ON"/></pterm><pterm id="FB5_2"><signal id="RegReset" negated="ON"/><signal id="D6PIN_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength14_SPECSIG"/></pterm><pterm id="FB5_3"><signal id="Length1" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/><signal id="reuregLength4_SPECSIG" negated="ON"/><signal id="reuregLength5_SPECSIG" negated="ON"/><signal id="reuregLength6_SPECSIG" negated="ON"/><signal id="reuregLength8_SPECSIG" negated="ON"/><signal id="reuregLength7_SPECSIG" negated="ON"/><signal id="N_PZ_1017"/><signal id="reuregLength10_SPECSIG" negated="ON"/><signal id="reuregLength9_SPECSIG" negated="ON"/><signal id="reuregLength11_SPECSIG" negated="ON"/><signal id="reuregLength12_SPECSIG" negated="ON"/><signal id="reuregLength13_SPECSIG" negated="ON"/></pterm><pterm id="FB5_4"><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_955"/><signal id="reuregLength14_SPECSIG" negated="ON"/><signal id="reuregLengthWritten14_SPECSIG"/></pterm><pterm id="FB5_5"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_955"/><signal id="reuregLength14_SPECSIG"/><signal id="reuregLengthWritten14_SPECSIG" negated="ON"/></pterm><pterm id="FB5_6"><signal id="RegReset"/><signal id="reuregLength13_SPECSIG" negated="ON"/></pterm><pterm id="FB5_7"><signal id="D5PIN_SPECSIG"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength13_SPECSIG" negated="ON"/></pterm><pterm id="FB5_8"><signal id="RegReset" negated="ON"/><signal id="D5PIN_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength13_SPECSIG"/></pterm><pterm id="FB5_9"><signal id="Length1" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/><signal id="reuregLength4_SPECSIG" negated="ON"/><signal id="reuregLength5_SPECSIG" negated="ON"/><signal id="reuregLength6_SPECSIG" negated="ON"/><signal id="reuregLength8_SPECSIG" negated="ON"/><signal id="reuregLength7_SPECSIG" negated="ON"/><signal id="N_PZ_1017"/><signal id="reuregLength10_SPECSIG" negated="ON"/><signal id="reuregLength9_SPECSIG" negated="ON"/><signal id="reuregLength11_SPECSIG" negated="ON"/><signal id="reuregLength12_SPECSIG" negated="ON"/></pterm><pterm id="FB5_10"><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_955"/><signal id="reuregLength13_SPECSIG" negated="ON"/><signal id="reuregLengthWritten13_SPECSIG"/></pterm><pterm id="FB5_11"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_955"/><signal id="reuregLength13_SPECSIG"/><signal id="reuregLengthWritten13_SPECSIG" negated="ON"/></pterm><pterm id="FB5_12"><signal id="RegReset"/><signal id="reuregLength15_SPECSIG" negated="ON"/></pterm><pterm id="FB5_13"><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/><signal id="reuregLength4_SPECSIG" negated="ON"/><signal id="reuregLength5_SPECSIG" negated="ON"/><signal id="reuregLength6_SPECSIG" negated="ON"/><signal id="reuregLength8_SPECSIG" negated="ON"/><signal id="reuregLength7_SPECSIG" negated="ON"/><signal id="N_PZ_1017"/><signal id="reuregLength10_SPECSIG" negated="ON"/><signal id="reuregLength9_SPECSIG" negated="ON"/><signal id="reuregLength11_SPECSIG" negated="ON"/><signal id="reuregLength12_SPECSIG" negated="ON"/><signal id="reuregLength13_SPECSIG" negated="ON"/><signal id="reuregLength14_SPECSIG" negated="ON"/></pterm><pterm id="FB5_14"><signal id="D7PIN_SPECSIG"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength15_SPECSIG" negated="ON"/></pterm><pterm id="FB5_15"><signal id="RegReset" negated="ON"/><signal id="D7PIN_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength15_SPECSIG"/></pterm><pterm id="FB5_16"><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_955"/><signal id="reuregLength15_SPECSIG" negated="ON"/><signal id="reuregLengthWritten15_SPECSIG"/></pterm><pterm id="FB5_17"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_955"/><signal id="reuregLength15_SPECSIG"/><signal id="reuregLengthWritten15_SPECSIG" negated="ON"/></pterm><pterm id="FB5_18"><signal id="RegReset"/><signal id="reuregLength12_SPECSIG" negated="ON"/></pterm><pterm id="FB5_19"><signal id="D4PIN_SPECSIG"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength12_SPECSIG" negated="ON"/></pterm><pterm id="FB5_20"><signal id="RegReset" negated="ON"/><signal id="D4PIN_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength12_SPECSIG"/></pterm><pterm id="FB5_21"><signal id="Length1" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/><signal id="reuregLength4_SPECSIG" negated="ON"/><signal id="reuregLength5_SPECSIG" negated="ON"/><signal id="reuregLength6_SPECSIG" negated="ON"/><signal id="reuregLength8_SPECSIG" negated="ON"/><signal id="reuregLength7_SPECSIG" negated="ON"/><signal id="N_PZ_1017"/><signal id="reuregLength10_SPECSIG" negated="ON"/><signal id="reuregLength9_SPECSIG" negated="ON"/><signal id="reuregLength11_SPECSIG" negated="ON"/></pterm><pterm id="FB5_22"><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_955"/><signal id="reuregLength12_SPECSIG" negated="ON"/><signal id="reuregLengthWritten12_SPECSIG"/></pterm><pterm id="FB5_23"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_955"/><signal id="reuregLength12_SPECSIG"/><signal id="reuregLengthWritten12_SPECSIG" negated="ON"/></pterm><pterm id="FB5_24"><signal id="RegReset"/><signal id="reuregLength11_SPECSIG" negated="ON"/></pterm><pterm id="FB5_25"><signal id="reuregLength0_SPECSIG"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/><signal id="reuregLength4_SPECSIG" negated="ON"/><signal id="reuregLength5_SPECSIG" negated="ON"/><signal id="reuregLength6_SPECSIG" negated="ON"/><signal id="reuregLength8_SPECSIG" negated="ON"/><signal id="reuregLength7_SPECSIG" negated="ON"/><signal id="reuregLength10_SPECSIG" negated="ON"/><signal id="reuregLength9_SPECSIG" negated="ON"/><signal id="reuregLength11_SPECSIG" negated="ON"/><signal id="reuregLength12_SPECSIG" negated="ON"/><signal id="reuregLength13_SPECSIG" negated="ON"/><signal id="reuregLength14_SPECSIG" negated="ON"/><signal id="reuregLength15_SPECSIG" negated="ON"/></pterm><pterm id="FB5_26"><signal id="D3PIN_SPECSIG"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength11_SPECSIG" negated="ON"/></pterm><pterm id="FB5_27"><signal id="RegReset" negated="ON"/><signal id="D3PIN_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength11_SPECSIG"/></pterm><pterm id="FB5_28"><signal id="Length1" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/><signal id="reuregLength4_SPECSIG" negated="ON"/><signal id="reuregLength5_SPECSIG" negated="ON"/><signal id="reuregLength6_SPECSIG" negated="ON"/><signal id="reuregLength8_SPECSIG" negated="ON"/><signal id="reuregLength7_SPECSIG" negated="ON"/><signal id="N_PZ_1017"/><signal id="reuregLength10_SPECSIG" negated="ON"/><signal id="reuregLength9_SPECSIG" negated="ON"/></pterm><pterm id="FB5_29"><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_955"/><signal id="reuregLength11_SPECSIG" negated="ON"/><signal id="reuregLengthWritten11_SPECSIG"/></pterm><pterm id="FB5_30"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_955"/><signal id="reuregLength11_SPECSIG"/><signal id="reuregLengthWritten11_SPECSIG" negated="ON"/></pterm><pterm id="FB5_31"><signal id="RegReset"/><signal id="reuregLength10_SPECSIG" negated="ON"/></pterm><pterm id="FB5_32"><signal id="D2PIN_SPECSIG"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength10_SPECSIG" negated="ON"/></pterm><pterm id="FB5_33"><signal id="RegReset" negated="ON"/><signal id="D2PIN_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength10_SPECSIG"/></pterm><pterm id="FB5_34"><signal id="Length1" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/><signal id="reuregLength4_SPECSIG" negated="ON"/><signal id="reuregLength5_SPECSIG" negated="ON"/><signal id="reuregLength6_SPECSIG" negated="ON"/><signal id="reuregLength8_SPECSIG" negated="ON"/><signal id="reuregLength7_SPECSIG" negated="ON"/><signal id="N_PZ_1017"/><signal id="reuregLength9_SPECSIG" negated="ON"/></pterm><pterm id="FB5_35"><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_955"/><signal id="reuregLength10_SPECSIG" negated="ON"/><signal id="reuregLengthWritten10_SPECSIG"/></pterm><pterm id="FB5_36"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_955"/><signal id="reuregLength10_SPECSIG"/><signal id="reuregLengthWritten10_SPECSIG" negated="ON"/></pterm><pterm id="FB5_37"><signal id="RegReset"/><signal id="reuregLength9_SPECSIG" negated="ON"/></pterm><pterm id="FB5_38"><signal id="D1PIN_SPECSIG"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength9_SPECSIG" negated="ON"/></pterm><pterm id="FB5_39"><signal id="RegReset" negated="ON"/><signal id="D1PIN_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength9_SPECSIG"/></pterm><pterm id="FB5_40"><signal id="Length1" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/><signal id="reuregLength4_SPECSIG" negated="ON"/><signal id="reuregLength5_SPECSIG" negated="ON"/><signal id="reuregLength6_SPECSIG" negated="ON"/><signal id="reuregLength8_SPECSIG" negated="ON"/><signal id="reuregLength7_SPECSIG" negated="ON"/><signal id="N_PZ_1017"/></pterm><pterm id="FB5_41"><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_955"/><signal id="reuregLength9_SPECSIG" negated="ON"/><signal id="reuregLengthWritten9_SPECSIG"/></pterm><pterm id="FB5_42"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_955"/><signal id="reuregLength9_SPECSIG"/><signal id="reuregLengthWritten9_SPECSIG" negated="ON"/></pterm><pterm id="FB5_43"><signal id="RegReset"/><signal id="reuregLength8_SPECSIG" negated="ON"/></pterm><pterm id="FB5_44"><signal id="D0PIN_SPECSIG"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength8_SPECSIG" negated="ON"/></pterm><pterm id="FB5_45"><signal id="D0PIN_SPECSIG" negated="ON"/><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/><signal id="reuregLength8_SPECSIG"/></pterm><pterm id="FB5_46"><signal id="Length1" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/><signal id="reuregLength4_SPECSIG" negated="ON"/><signal id="reuregLength5_SPECSIG" negated="ON"/><signal id="reuregLength6_SPECSIG" negated="ON"/><signal id="reuregLength7_SPECSIG" negated="ON"/><signal id="N_PZ_1017"/></pterm><pterm id="FB5_47"><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregLength8_SPECSIG" negated="ON"/><signal id="reuregLengthWritten8_SPECSIG"/><signal id="N_PZ_955"/></pterm><pterm id="FB5_48"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregLength8_SPECSIG"/><signal id="reuregLengthWritten8_SPECSIG" negated="ON"/><signal id="N_PZ_955"/></pterm><pterm id="FB5_49"><signal id="RegReset" negated="ON"/><signal id="D2PIN_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB5_50"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregLengthWritten10_SPECSIG" negated="ON"/></pterm><pterm id="FB5_51"><signal id="RegReset" negated="ON"/><signal id="D3PIN_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB5_52"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregLengthWritten11_SPECSIG" negated="ON"/></pterm><pterm id="FB5_53"><signal id="RegReset" negated="ON"/><signal id="D4PIN_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB5_54"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregLengthWritten12_SPECSIG" negated="ON"/></pterm></PAL><equation id="reuregLengthWritten11_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB5_51"/><eq_pterm ptindx="FB5_52"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLengthWritten10_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB5_49"/><eq_pterm ptindx="FB5_50"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength8_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB5_43"/><eq_pterm ptindx="FB5_44"/><eq_pterm ptindx="FB5_45"/><eq_pterm ptindx="FB5_47"/><eq_pterm ptindx="FB5_48"/><eq_pterm ptindx="FB5_46"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="Length1"><d1><eq_pterm ptindx="FB5_25"/></d1></equation><equation id="reuregLength9_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB5_37"/><eq_pterm ptindx="FB5_38"/><eq_pterm ptindx="FB5_39"/><eq_pterm ptindx="FB5_41"/><eq_pterm ptindx="FB5_42"/><eq_pterm ptindx="FB5_40"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength10_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB5_31"/><eq_pterm ptindx="FB5_32"/><eq_pterm ptindx="FB5_33"/><eq_pterm ptindx="FB5_35"/><eq_pterm ptindx="FB5_36"/><eq_pterm ptindx="FB5_34"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength11_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB5_24"/><eq_pterm ptindx="FB5_26"/><eq_pterm ptindx="FB5_27"/><eq_pterm ptindx="FB5_29"/><eq_pterm ptindx="FB5_30"/><eq_pterm ptindx="FB5_28"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength12_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB5_18"/><eq_pterm ptindx="FB5_19"/><eq_pterm ptindx="FB5_20"/><eq_pterm ptindx="FB5_22"/><eq_pterm ptindx="FB5_23"/><eq_pterm ptindx="FB5_21"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength15_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB5_12"/><eq_pterm ptindx="FB5_14"/><eq_pterm ptindx="FB5_15"/><eq_pterm ptindx="FB5_16"/><eq_pterm ptindx="FB5_17"/><eq_pterm ptindx="FB5_13"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength13_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB5_6"/><eq_pterm ptindx="FB5_7"/><eq_pterm ptindx="FB5_8"/><eq_pterm ptindx="FB5_10"/><eq_pterm ptindx="FB5_11"/><eq_pterm ptindx="FB5_9"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength14_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB5_0"/><eq_pterm ptindx="FB5_1"/><eq_pterm ptindx="FB5_2"/><eq_pterm ptindx="FB5_4"/><eq_pterm ptindx="FB5_5"/><eq_pterm ptindx="FB5_3"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLengthWritten12_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB5_53"/><eq_pterm ptindx="FB5_54"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB6" pinUse="0"><macrocell id="FB6_MC1" sigUse="11" signal="reuregLengthWritten2_SPECSIG"><eq_pterm ptindx="FB6_49"/><eq_pterm ptindx="FB6_48"/><eq_pterm ptindx="FB6_50"/></macrocell><macrocell id="FB6_MC2" pin="FB6_MC2_PIN13"/><macrocell id="FB6_MC3" pin="FB6_MC3_PIN14"/><macrocell id="FB6_MC4" pin="FB6_MC4_PIN15"/><macrocell id="FB6_MC5" sigUse="11" signal="reuregLengthWritten1_SPECSIG"><eq_pterm ptindx="FB6_46"/><eq_pterm ptindx="FB6_45"/><eq_pterm ptindx="FB6_47"/></macrocell><macrocell id="FB6_MC6" sigUse="11" signal="reuregLengthWritten0_SPECSIG"><eq_pterm ptindx="FB6_43"/><eq_pterm ptindx="FB6_42"/><eq_pterm ptindx="FB6_44"/></macrocell><macrocell id="FB6_MC7" sigUse="17" signal="reuregLength0_SPECSIG"><eq_pterm ptindx="FB6_37"/><eq_pterm ptindx="FB6_39"/><eq_pterm ptindx="FB6_40"/><eq_pterm ptindx="FB6_41"/><eq_pterm ptindx="FB6_36"/><eq_pterm ptindx="FB6_38"/></macrocell><macrocell id="FB6_MC8" sigUse="18" signal="reuregLength1_SPECSIG"><eq_pterm ptindx="FB6_31"/><eq_pterm ptindx="FB6_33"/><eq_pterm ptindx="FB6_34"/><eq_pterm ptindx="FB6_35"/><eq_pterm ptindx="FB6_30"/><eq_pterm ptindx="FB6_32"/></macrocell><macrocell id="FB6_MC9" sigUse="19" signal="reuregLength2_SPECSIG"><eq_pterm ptindx="FB6_25"/><eq_pterm ptindx="FB6_27"/><eq_pterm ptindx="FB6_28"/><eq_pterm ptindx="FB6_29"/><eq_pterm ptindx="FB6_24"/><eq_pterm ptindx="FB6_26"/></macrocell><macrocell id="FB6_MC10" sigUse="20" signal="reuregLength3_SPECSIG"><eq_pterm ptindx="FB6_19"/><eq_pterm ptindx="FB6_21"/><eq_pterm ptindx="FB6_22"/><eq_pterm ptindx="FB6_23"/><eq_pterm ptindx="FB6_18"/><eq_pterm ptindx="FB6_20"/></macrocell><macrocell id="FB6_MC11" sigUse="21" signal="reuregLength4_SPECSIG"><eq_pterm ptindx="FB6_13"/><eq_pterm ptindx="FB6_15"/><eq_pterm ptindx="FB6_16"/><eq_pterm ptindx="FB6_17"/><eq_pterm ptindx="FB6_12"/><eq_pterm ptindx="FB6_14"/></macrocell><macrocell id="FB6_MC12" sigUse="22" signal="reuregLength5_SPECSIG"><eq_pterm ptindx="FB6_7"/><eq_pterm ptindx="FB6_9"/><eq_pterm ptindx="FB6_10"/><eq_pterm ptindx="FB6_11"/><eq_pterm ptindx="FB6_6"/><eq_pterm ptindx="FB6_8"/></macrocell><macrocell id="FB6_MC13" pin="FB6_MC13_PIN16"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIN17" sigUse="4" signal="reuregLengthWritten13_SPECSIG"><eq_pterm ptindx="FB6_54"/><eq_pterm ptindx="FB6_55"/></macrocell><macrocell id="FB6_MC15" sigUse="23" signal="reuregLength6_SPECSIG"><eq_pterm ptindx="FB6_1"/><eq_pterm ptindx="FB6_3"/><eq_pterm ptindx="FB6_4"/><eq_pterm ptindx="FB6_0"/><eq_pterm ptindx="FB6_2"/><eq_pterm ptindx="FB6_5"/></macrocell><macrocell id="FB6_MC16" pin="FB6_MC16_PIN18" sigUse="11" signal="reuregDF01Reserved32_0_SPECSIG"><eq_pterm ptindx="FB6_52"/><eq_pterm ptindx="FB6_51"/><eq_pterm ptindx="FB6_53"/></macrocell><fbinput fbk="PIN" id="FB6_I1" signal="A0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I2" signal="A1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I3" signal="A2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I4" signal="A3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I5" signal="A4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I6" signal="D0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I7" signal="D1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I8" signal="D2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I9" signal="D3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I10" signal="D4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I11" signal="D5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I12" signal="D6PIN_SPECSIG"/><fbinput id="FB6_I13" signal="Length1"/><fbinput id="FB6_I14" signal="N_PZ_816"/><fbinput id="FB6_I15" signal="N_PZ_823"/><fbinput id="FB6_I16" signal="N_PZ_949"/><fbinput id="FB6_I17" signal="RegReset"/><fbinput id="FB6_I18" signal="nDMA"/><fbinput id="FB6_I19" signal="nIO2"/><fbinput fbk="PIN" id="FB6_I20" signal="nWEPIN_SPECSIG"/><fbinput id="FB6_I21" signal="reuregDF01Reserved32_0_SPECSIG"/><fbinput id="FB6_I22" signal="reuregLength0_SPECSIG"/><fbinput id="FB6_I23" signal="reuregLength1_SPECSIG"/><fbinput id="FB6_I24" signal="reuregLength2_SPECSIG"/><fbinput id="FB6_I25" signal="reuregLength3_SPECSIG"/><fbinput id="FB6_I26" signal="reuregLength4_SPECSIG"/><fbinput id="FB6_I27" signal="reuregLength5_SPECSIG"/><fbinput id="FB6_I28" signal="reuregLength6_SPECSIG"/><fbinput id="FB6_I29" signal="reuregLengthWritten0_SPECSIG"/><fbinput id="FB6_I30" signal="reuregLengthWritten13_SPECSIG"/><fbinput id="FB6_I31" signal="reuregLengthWritten1_SPECSIG"/><fbinput id="FB6_I32" signal="reuregLengthWritten2_SPECSIG"/><fbinput id="FB6_I33" signal="reuregLengthWritten3_SPECSIG"/><fbinput id="FB6_I34" signal="reuregLengthWritten4_SPECSIG"/><fbinput id="FB6_I35" signal="reuregLengthWritten5_SPECSIG"/><fbinput id="FB6_I36" signal="reuregLengthWritten6_SPECSIG"/><fbinput id="FB6_I37" signal="reuregLengthWritten_15_and0000_SPECSIG"/><PAL><pterm id="FB6_0"><signal id="nDMA"/><signal id="D6PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength6_SPECSIG" negated="ON"/></pterm><pterm id="FB6_1"><signal id="RegReset"/><signal id="reuregLength6_SPECSIG" negated="ON"/></pterm><pterm id="FB6_2"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D6PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength6_SPECSIG"/></pterm><pterm id="FB6_3"><signal id="N_PZ_823" negated="ON"/><signal id="reuregLength6_SPECSIG" negated="ON"/><signal id="reuregLengthWritten6_SPECSIG"/></pterm><pterm id="FB6_4"><signal id="RegReset" negated="ON"/><signal id="N_PZ_823" negated="ON"/><signal id="reuregLength6_SPECSIG"/><signal id="reuregLengthWritten6_SPECSIG" negated="ON"/></pterm><pterm id="FB6_5"><signal id="RegReset" negated="ON"/><signal id="Length1" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_949" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/><signal id="reuregLength4_SPECSIG" negated="ON"/><signal id="reuregLength5_SPECSIG" negated="ON"/></pterm><pterm id="FB6_6"><signal id="nDMA"/><signal id="D5PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength5_SPECSIG" negated="ON"/></pterm><pterm id="FB6_7"><signal id="RegReset"/><signal id="reuregLength5_SPECSIG" negated="ON"/></pterm><pterm id="FB6_8"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D5PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength5_SPECSIG"/></pterm><pterm id="FB6_9"><signal id="N_PZ_823" negated="ON"/><signal id="reuregLength5_SPECSIG" negated="ON"/><signal id="reuregLengthWritten5_SPECSIG"/></pterm><pterm id="FB6_10"><signal id="RegReset" negated="ON"/><signal id="N_PZ_823" negated="ON"/><signal id="reuregLength5_SPECSIG"/><signal id="reuregLengthWritten5_SPECSIG" negated="ON"/></pterm><pterm id="FB6_11"><signal id="RegReset" negated="ON"/><signal id="Length1" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_949" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/><signal id="reuregLength4_SPECSIG" negated="ON"/></pterm><pterm id="FB6_12"><signal id="nDMA"/><signal id="D4PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength4_SPECSIG" negated="ON"/></pterm><pterm id="FB6_13"><signal id="RegReset"/><signal id="reuregLength4_SPECSIG" negated="ON"/></pterm><pterm id="FB6_14"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D4PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength4_SPECSIG"/></pterm><pterm id="FB6_15"><signal id="N_PZ_823" negated="ON"/><signal id="reuregLength4_SPECSIG" negated="ON"/><signal id="reuregLengthWritten4_SPECSIG"/></pterm><pterm id="FB6_16"><signal id="RegReset" negated="ON"/><signal id="N_PZ_823" negated="ON"/><signal id="reuregLength4_SPECSIG"/><signal id="reuregLengthWritten4_SPECSIG" negated="ON"/></pterm><pterm id="FB6_17"><signal id="RegReset" negated="ON"/><signal id="Length1" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_949" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/></pterm><pterm id="FB6_18"><signal id="nDMA"/><signal id="D3PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/></pterm><pterm id="FB6_19"><signal id="RegReset"/><signal id="reuregLength3_SPECSIG" negated="ON"/></pterm><pterm id="FB6_20"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D3PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength3_SPECSIG"/></pterm><pterm id="FB6_21"><signal id="N_PZ_823" negated="ON"/><signal id="reuregLength3_SPECSIG" negated="ON"/><signal id="reuregLengthWritten3_SPECSIG"/></pterm><pterm id="FB6_22"><signal id="RegReset" negated="ON"/><signal id="N_PZ_823" negated="ON"/><signal id="reuregLength3_SPECSIG"/><signal id="reuregLengthWritten3_SPECSIG" negated="ON"/></pterm><pterm id="FB6_23"><signal id="RegReset" negated="ON"/><signal id="Length1" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_949" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/></pterm><pterm id="FB6_24"><signal id="nDMA"/><signal id="D2PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/></pterm><pterm id="FB6_25"><signal id="RegReset"/><signal id="reuregLength2_SPECSIG" negated="ON"/></pterm><pterm id="FB6_26"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D2PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength2_SPECSIG"/></pterm><pterm id="FB6_27"><signal id="N_PZ_823" negated="ON"/><signal id="reuregLength2_SPECSIG" negated="ON"/><signal id="reuregLengthWritten2_SPECSIG"/></pterm><pterm id="FB6_28"><signal id="RegReset" negated="ON"/><signal id="N_PZ_823" negated="ON"/><signal id="reuregLength2_SPECSIG"/><signal id="reuregLengthWritten2_SPECSIG" negated="ON"/></pterm><pterm id="FB6_29"><signal id="RegReset" negated="ON"/><signal id="Length1" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_949" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/></pterm><pterm id="FB6_30"><signal id="nDMA"/><signal id="D1PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/></pterm><pterm id="FB6_31"><signal id="RegReset"/><signal id="reuregLength1_SPECSIG" negated="ON"/></pterm><pterm id="FB6_32"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D1PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength1_SPECSIG"/></pterm><pterm id="FB6_33"><signal id="N_PZ_823" negated="ON"/><signal id="reuregLength1_SPECSIG" negated="ON"/><signal id="reuregLengthWritten1_SPECSIG"/></pterm><pterm id="FB6_34"><signal id="RegReset" negated="ON"/><signal id="N_PZ_823" negated="ON"/><signal id="reuregLength1_SPECSIG"/><signal id="reuregLengthWritten1_SPECSIG" negated="ON"/></pterm><pterm id="FB6_35"><signal id="RegReset" negated="ON"/><signal id="Length1" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_949" negated="ON"/><signal id="N_PZ_816" negated="ON"/></pterm><pterm id="FB6_36"><signal id="D0PIN_SPECSIG"/><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength0_SPECSIG" negated="ON"/></pterm><pterm id="FB6_37"><signal id="RegReset"/><signal id="reuregLength0_SPECSIG" negated="ON"/></pterm><pterm id="FB6_38"><signal id="D0PIN_SPECSIG" negated="ON"/><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLength0_SPECSIG"/></pterm><pterm id="FB6_39"><signal id="reuregLength0_SPECSIG" negated="ON"/><signal id="reuregLengthWritten0_SPECSIG"/><signal id="N_PZ_823" negated="ON"/></pterm><pterm id="FB6_40"><signal id="RegReset" negated="ON"/><signal id="reuregLength0_SPECSIG"/><signal id="reuregLengthWritten0_SPECSIG" negated="ON"/><signal id="N_PZ_823" negated="ON"/></pterm><pterm id="FB6_41"><signal id="RegReset" negated="ON"/><signal id="Length1" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_949" negated="ON"/><signal id="N_PZ_816" negated="ON"/></pterm><pterm id="FB6_42"><signal id="D0PIN_SPECSIG"/><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten0_SPECSIG" negated="ON"/></pterm><pterm id="FB6_43"><signal id="RegReset"/><signal id="reuregLengthWritten0_SPECSIG" negated="ON"/></pterm><pterm id="FB6_44"><signal id="D0PIN_SPECSIG" negated="ON"/><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten0_SPECSIG"/></pterm><pterm id="FB6_45"><signal id="nDMA"/><signal id="D1PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten1_SPECSIG" negated="ON"/></pterm><pterm id="FB6_46"><signal id="RegReset"/><signal id="reuregLengthWritten1_SPECSIG" negated="ON"/></pterm><pterm id="FB6_47"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D1PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten1_SPECSIG"/></pterm><pterm id="FB6_48"><signal id="nDMA"/><signal id="D2PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten2_SPECSIG" negated="ON"/></pterm><pterm id="FB6_49"><signal id="RegReset"/><signal id="reuregLengthWritten2_SPECSIG" negated="ON"/></pterm><pterm id="FB6_50"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D2PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG"/><signal id="A1PIN_SPECSIG"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregLengthWritten2_SPECSIG"/></pterm><pterm id="FB6_51"><signal id="nDMA"/><signal id="D2PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregDF01Reserved32_0_SPECSIG"/></pterm><pterm id="FB6_52"><signal id="RegReset"/><signal id="reuregDF01Reserved32_0_SPECSIG"/></pterm><pterm id="FB6_53"><signal id="RegReset" negated="ON"/><signal id="nDMA"/><signal id="D2PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregDF01Reserved32_0_SPECSIG" negated="ON"/></pterm><pterm id="FB6_54"><signal id="RegReset" negated="ON"/><signal id="D5PIN_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB6_55"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregLengthWritten13_SPECSIG" negated="ON"/></pterm></PAL><equation id="reuregLengthWritten2_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB6_49"/><eq_pterm ptindx="FB6_48"/><eq_pterm ptindx="FB6_50"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLengthWritten1_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB6_46"/><eq_pterm ptindx="FB6_45"/><eq_pterm ptindx="FB6_47"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLengthWritten0_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB6_43"/><eq_pterm ptindx="FB6_42"/><eq_pterm ptindx="FB6_44"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength0_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB6_37"/><eq_pterm ptindx="FB6_39"/><eq_pterm ptindx="FB6_40"/><eq_pterm ptindx="FB6_41"/><eq_pterm ptindx="FB6_36"/><eq_pterm ptindx="FB6_38"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength1_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB6_31"/><eq_pterm ptindx="FB6_33"/><eq_pterm ptindx="FB6_34"/><eq_pterm ptindx="FB6_35"/><eq_pterm ptindx="FB6_30"/><eq_pterm ptindx="FB6_32"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength2_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB6_25"/><eq_pterm ptindx="FB6_27"/><eq_pterm ptindx="FB6_28"/><eq_pterm ptindx="FB6_29"/><eq_pterm ptindx="FB6_24"/><eq_pterm ptindx="FB6_26"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength3_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB6_19"/><eq_pterm ptindx="FB6_21"/><eq_pterm ptindx="FB6_22"/><eq_pterm ptindx="FB6_23"/><eq_pterm ptindx="FB6_18"/><eq_pterm ptindx="FB6_20"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength4_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB6_13"/><eq_pterm ptindx="FB6_15"/><eq_pterm ptindx="FB6_16"/><eq_pterm ptindx="FB6_17"/><eq_pterm ptindx="FB6_12"/><eq_pterm ptindx="FB6_14"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength5_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB6_7"/><eq_pterm ptindx="FB6_9"/><eq_pterm ptindx="FB6_10"/><eq_pterm ptindx="FB6_11"/><eq_pterm ptindx="FB6_6"/><eq_pterm ptindx="FB6_8"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLengthWritten13_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB6_54"/><eq_pterm ptindx="FB6_55"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLength6_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB6_1"/><eq_pterm ptindx="FB6_3"/><eq_pterm ptindx="FB6_4"/><eq_pterm ptindx="FB6_0"/><eq_pterm ptindx="FB6_2"/><eq_pterm ptindx="FB6_5"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregDF01Reserved32_0_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB6_52"/><eq_pterm ptindx="FB6_51"/><eq_pterm ptindx="FB6_53"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB7" pinUse="4"><macrocell id="FB7_MC1" pin="FB7_MC1_PIN35" sigUse="1" signal="RD0_SPECSIG"><eq_pterm ptindx="FB7_10"/></macrocell><macrocell id="FB7_MC2" sigUse="9" signal="REUA1_SPECSIG"><eq_pterm ptindx="FB7_32"/><eq_pterm ptindx="FB7_37"/><eq_pterm ptindx="FB7_33"/><eq_pterm ptindx="FB7_34"/><eq_pterm ptindx="FB7_36"/><eq_pterm ptindx="FB7_35"/></macrocell><macrocell id="FB7_MC3" sigUse="8" signal="REUA0_SPECSIG"><eq_pterm ptindx="FB7_26"/><eq_pterm ptindx="FB7_31"/><eq_pterm ptindx="FB7_28"/><eq_pterm ptindx="FB7_30"/><eq_pterm ptindx="FB7_29"/></macrocell><macrocell id="FB7_MC4" pin="FB7_MC4_PIN34" sigUse="1" signal="RD1_SPECSIG"><eq_pterm ptindx="FB7_19"/></macrocell><macrocell id="FB7_MC5" pin="FB7_MC5_PIN33" sigUse="4" signal="reuregREUAWritten1_SPECSIG"><eq_pterm ptindx="FB7_32"/><eq_pterm ptindx="FB7_51"/></macrocell><macrocell id="FB7_MC6" sigUse="4" signal="reuregREUAWritten0_SPECSIG"><eq_pterm ptindx="FB7_26"/><eq_pterm ptindx="FB7_27"/></macrocell><macrocell id="FB7_MC7" sigUse="16" signal="_cmp_eq0000"><eq_pterm ptindx="FB7_9"/><eq_pterm ptindx="FB7_8"/><eq_pterm ptindx="FB7_12"/><eq_pterm ptindx="FB7_11"/><eq_pterm ptindx="FB7_14"/><eq_pterm ptindx="FB7_13"/><eq_pterm ptindx="FB7_16"/><eq_pterm ptindx="FB7_15"/><eq_pterm ptindx="FB7_18"/><eq_pterm ptindx="FB7_17"/><eq_pterm ptindx="FB7_21"/><eq_pterm ptindx="FB7_20"/><eq_pterm ptindx="FB7_23"/><eq_pterm ptindx="FB7_22"/><eq_pterm ptindx="FB7_25"/><eq_pterm ptindx="FB7_24"/></macrocell><macrocell id="FB7_MC8" sigUse="4" signal="reuregLengthWritten15_SPECSIG"><eq_pterm ptindx="FB7_6"/><eq_pterm ptindx="FB7_7"/></macrocell><macrocell id="FB7_MC9" sigUse="4" signal="reuregLengthWritten14_SPECSIG"><eq_pterm ptindx="FB7_4"/><eq_pterm ptindx="FB7_5"/></macrocell><macrocell id="FB7_MC10" sigUse="4" signal="reuregLengthWritten9_SPECSIG"><eq_pterm ptindx="FB7_2"/><eq_pterm ptindx="FB7_3"/></macrocell><macrocell id="FB7_MC11" sigUse="4" signal="reuregLengthWritten8_SPECSIG"><eq_pterm ptindx="FB7_0"/><eq_pterm ptindx="FB7_1"/></macrocell><macrocell id="FB7_MC12" inreg="ramPHI2r0_SPECSIG" pin="FB7_MC12_PIN32" sigUse="0"/><macrocell id="FB7_MC13" sigUse="3" signal="reuregCAWritten9_SPECSIG"><eq_pterm ptindx="FB7_19"/><eq_pterm ptindx="FB7_46"/></macrocell><macrocell id="FB7_MC14" pin="FB7_MC14_PIN31" sigUse="11" signal="REUA3_SPECSIG"><eq_pterm ptindx="FB7_44"/><eq_pterm ptindx="FB7_45"/><eq_pterm ptindx="FB7_47"/><eq_pterm ptindx="FB7_49"/><eq_pterm ptindx="FB7_50"/><eq_pterm ptindx="FB7_48"/></macrocell><macrocell id="FB7_MC15" pin="FB7_MC15_PIN30" sigUse="10" signal="REUA2_SPECSIG"><eq_pterm ptindx="FB7_38"/><eq_pterm ptindx="FB7_39"/><eq_pterm ptindx="FB7_40"/><eq_pterm ptindx="FB7_42"/><eq_pterm ptindx="FB7_43"/><eq_pterm ptindx="FB7_41"/></macrocell><macrocell id="FB7_MC16" sigUse="3" signal="reuregCAWritten8_SPECSIG"><eq_pterm ptindx="FB7_10"/><eq_pterm ptindx="FB7_46"/></macrocell><fbinput fbk="PIN" id="FB7_I1" signal="D0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I2" signal="D1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I3" signal="D2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I4" signal="D3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I5" signal="D4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I6" signal="D5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I7" signal="D6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB7_I8" signal="D7PIN_SPECSIG"/><fbinput id="FB7_I9" signal="N_PZ_1010"/><fbinput id="FB7_I10" signal="N_PZ_833"/><fbinput id="FB7_I11" signal="N_PZ_953"/><fbinput id="FB7_I12" signal="REUA0_SPECSIG"/><fbinput id="FB7_I13" signal="REUA1_SPECSIG"/><fbinput id="FB7_I14" signal="REUA2_SPECSIG"/><fbinput id="FB7_I15" signal="REUA3_SPECSIG"/><fbinput id="FB7_I16" signal="RegReset"/><fbinput id="FB7_I17" signal="ramRDD0_SPECSIG"/><fbinput id="FB7_I18" signal="ramRDD1_SPECSIG"/><fbinput id="FB7_I19" signal="ramRDD2_SPECSIG"/><fbinput id="FB7_I20" signal="ramRDD3_SPECSIG"/><fbinput id="FB7_I21" signal="ramRDD4_SPECSIG"/><fbinput id="FB7_I22" signal="ramRDD5_SPECSIG"/><fbinput id="FB7_I23" signal="ramRDD6_SPECSIG"/><fbinput id="FB7_I24" signal="ramRDD7_SPECSIG"/><fbinput id="FB7_I25" signal="reuregIncMode0_SPECSIG"/><fbinput id="FB7_I26" signal="reuregLengthWritten14_SPECSIG"/><fbinput id="FB7_I27" signal="reuregLengthWritten15_SPECSIG"/><fbinput id="FB7_I28" signal="reuregLengthWritten8_SPECSIG"/><fbinput id="FB7_I29" signal="reuregLengthWritten9_SPECSIG"/><fbinput id="FB7_I30" signal="reuregLengthWritten_15_and0000_SPECSIG"/><fbinput id="FB7_I31" signal="reuregREUAWritten0_SPECSIG"/><fbinput id="FB7_I32" signal="reuregREUAWritten1_SPECSIG"/><fbinput id="FB7_I33" signal="reuregREUAWritten2_SPECSIG"/><fbinput id="FB7_I34" signal="reuregREUAWritten3_SPECSIG"/><fbinput id="FB7_I35" signal="reuregREUAWritten_7_and0000_SPECSIG"/><PAL><pterm id="FB7_0"><signal id="D0PIN_SPECSIG" negated="ON"/><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB7_1"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregLengthWritten8_SPECSIG" negated="ON"/></pterm><pterm id="FB7_2"><signal id="RegReset" negated="ON"/><signal id="D1PIN_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB7_3"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregLengthWritten9_SPECSIG" negated="ON"/></pterm><pterm id="FB7_4"><signal id="RegReset" negated="ON"/><signal id="D6PIN_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB7_5"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregLengthWritten14_SPECSIG" negated="ON"/></pterm><pterm id="FB7_6"><signal id="RegReset" negated="ON"/><signal id="D7PIN_SPECSIG" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB7_7"><signal id="RegReset" negated="ON"/><signal id="reuregLengthWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregLengthWritten15_SPECSIG" negated="ON"/></pterm><pterm id="FB7_8"><signal id="D0PIN_SPECSIG" negated="ON"/><signal id="ramRDD0_SPECSIG"/></pterm><pterm id="FB7_9"><signal id="D0PIN_SPECSIG"/><signal id="ramRDD0_SPECSIG" negated="ON"/></pterm><pterm id="FB7_10"><signal id="D0PIN_SPECSIG"/></pterm><pterm id="FB7_11"><signal id="D1PIN_SPECSIG" negated="ON"/><signal id="ramRDD1_SPECSIG"/></pterm><pterm id="FB7_12"><signal id="D1PIN_SPECSIG"/><signal id="ramRDD1_SPECSIG" negated="ON"/></pterm><pterm id="FB7_13"><signal id="D2PIN_SPECSIG" negated="ON"/><signal id="ramRDD2_SPECSIG"/></pterm><pterm id="FB7_14"><signal id="D2PIN_SPECSIG"/><signal id="ramRDD2_SPECSIG" negated="ON"/></pterm><pterm id="FB7_15"><signal id="D3PIN_SPECSIG" negated="ON"/><signal id="ramRDD3_SPECSIG"/></pterm><pterm id="FB7_16"><signal id="D3PIN_SPECSIG"/><signal id="ramRDD3_SPECSIG" negated="ON"/></pterm><pterm id="FB7_17"><signal id="D4PIN_SPECSIG" negated="ON"/><signal id="ramRDD4_SPECSIG"/></pterm><pterm id="FB7_18"><signal id="D4PIN_SPECSIG"/><signal id="ramRDD4_SPECSIG" negated="ON"/></pterm><pterm id="FB7_19"><signal id="D1PIN_SPECSIG"/></pterm><pterm id="FB7_20"><signal id="D5PIN_SPECSIG" negated="ON"/><signal id="ramRDD5_SPECSIG"/></pterm><pterm id="FB7_21"><signal id="D5PIN_SPECSIG"/><signal id="ramRDD5_SPECSIG" negated="ON"/></pterm><pterm id="FB7_22"><signal id="D6PIN_SPECSIG" negated="ON"/><signal id="ramRDD6_SPECSIG"/></pterm><pterm id="FB7_23"><signal id="D6PIN_SPECSIG"/><signal id="ramRDD6_SPECSIG" negated="ON"/></pterm><pterm id="FB7_24"><signal id="D7PIN_SPECSIG" negated="ON"/><signal id="ramRDD7_SPECSIG"/></pterm><pterm id="FB7_25"><signal id="D7PIN_SPECSIG"/><signal id="ramRDD7_SPECSIG" negated="ON"/></pterm><pterm id="FB7_26"><signal id="D0PIN_SPECSIG"/><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/></pterm><pterm id="FB7_27"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten0_SPECSIG"/></pterm><pterm id="FB7_28"><signal id="RegReset" negated="ON"/><signal id="REUA0_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregIncMode0_SPECSIG"/><signal id="N_PZ_953"/></pterm><pterm id="FB7_29"><signal id="RegReset" negated="ON"/><signal id="REUA0_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregIncMode0_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="N_PZ_833"/></pterm><pterm id="FB7_30"><signal id="RegReset" negated="ON"/><signal id="REUA0_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="N_PZ_833" negated="ON"/></pterm><pterm id="FB7_31"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953" negated="ON"/><signal id="reuregREUAWritten0_SPECSIG"/></pterm><pterm id="FB7_32"><signal id="RegReset" negated="ON"/><signal id="D1PIN_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/></pterm><pterm id="FB7_33"><signal id="RegReset" negated="ON"/><signal id="REUA0_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="REUA1_SPECSIG"/></pterm><pterm id="FB7_34"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregIncMode0_SPECSIG"/><signal id="N_PZ_953"/><signal id="REUA1_SPECSIG"/></pterm><pterm id="FB7_35"><signal id="RegReset" negated="ON"/><signal id="REUA0_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregIncMode0_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="N_PZ_833"/><signal id="REUA1_SPECSIG" negated="ON"/></pterm><pterm id="FB7_36"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="N_PZ_833" negated="ON"/><signal id="REUA1_SPECSIG"/></pterm><pterm id="FB7_37"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953" negated="ON"/><signal id="reuregREUAWritten1_SPECSIG"/></pterm><pterm id="FB7_38"><signal id="RegReset"/><signal id="REUA2_SPECSIG"/></pterm><pterm id="FB7_39"><signal id="D2PIN_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/><signal id="REUA2_SPECSIG"/></pterm><pterm id="FB7_40"><signal id="RegReset" negated="ON"/><signal id="D2PIN_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/><signal id="REUA2_SPECSIG" negated="ON"/></pterm><pterm id="FB7_41"><signal id="RegReset" negated="ON"/><signal id="REUA0_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregIncMode0_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="N_PZ_833"/><signal id="REUA1_SPECSIG"/></pterm><pterm id="FB7_42"><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953" negated="ON"/><signal id="REUA2_SPECSIG"/><signal id="reuregREUAWritten2_SPECSIG" negated="ON"/></pterm><pterm id="FB7_43"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953" negated="ON"/><signal id="REUA2_SPECSIG" negated="ON"/><signal id="reuregREUAWritten2_SPECSIG"/></pterm><pterm id="FB7_44"><signal id="RegReset"/><signal id="REUA3_SPECSIG"/></pterm><pterm id="FB7_45"><signal id="D3PIN_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/><signal id="REUA3_SPECSIG"/></pterm><pterm id="FB7_46"><signal id="RegReset" negated="ON"/><signal id="N_PZ_1010"/></pterm><pterm id="FB7_47"><signal id="RegReset" negated="ON"/><signal id="D3PIN_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/><signal id="REUA3_SPECSIG" negated="ON"/></pterm><pterm id="FB7_48"><signal id="RegReset" negated="ON"/><signal id="REUA0_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregIncMode0_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="N_PZ_833"/><signal id="REUA1_SPECSIG"/><signal id="REUA2_SPECSIG"/></pterm><pterm id="FB7_49"><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953" negated="ON"/><signal id="REUA3_SPECSIG"/><signal id="reuregREUAWritten3_SPECSIG" negated="ON"/></pterm><pterm id="FB7_50"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953" negated="ON"/><signal id="REUA3_SPECSIG" negated="ON"/><signal id="reuregREUAWritten3_SPECSIG"/></pterm><pterm id="FB7_51"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten1_SPECSIG"/></pterm><pterm id="FB7_55"><signal id="RegReset" negated="ON"/><signal id="N_PZ_1010"/></pterm></PAL><equation id="RD0_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB7_10"/></d1><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="ramRDOE_MCGLB_SPECSIG"/></oe><prld ptindx="GND"/></equation><equation id="REUA1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB7_32"/><eq_pterm ptindx="FB7_37"/><eq_pterm ptindx="FB7_33"/><eq_pterm ptindx="FB7_34"/><eq_pterm ptindx="FB7_36"/><eq_pterm ptindx="FB7_35"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="REUA0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB7_26"/><eq_pterm ptindx="FB7_31"/><eq_pterm ptindx="FB7_28"/><eq_pterm ptindx="FB7_30"/><eq_pterm ptindx="FB7_29"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="RD1_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB7_19"/></d1><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="ramRDOE_MCGLB_SPECSIG"/></oe><prld ptindx="GND"/></equation><equation id="reuregREUAWritten1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB7_32"/><eq_pterm ptindx="FB7_51"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB7_26"/><eq_pterm ptindx="FB7_27"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="_cmp_eq0000"><d2><eq_pterm ptindx="FB7_9"/><eq_pterm ptindx="FB7_8"/><eq_pterm ptindx="FB7_12"/><eq_pterm ptindx="FB7_11"/><eq_pterm ptindx="FB7_14"/><eq_pterm ptindx="FB7_13"/><eq_pterm ptindx="FB7_16"/><eq_pterm ptindx="FB7_15"/><eq_pterm ptindx="FB7_18"/><eq_pterm ptindx="FB7_17"/><eq_pterm ptindx="FB7_21"/><eq_pterm ptindx="FB7_20"/><eq_pterm ptindx="FB7_23"/><eq_pterm ptindx="FB7_22"/><eq_pterm ptindx="FB7_25"/><eq_pterm ptindx="FB7_24"/></d2></equation><equation id="reuregLengthWritten15_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB7_6"/><eq_pterm ptindx="FB7_7"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLengthWritten14_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB7_4"/><eq_pterm ptindx="FB7_5"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLengthWritten9_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB7_2"/><eq_pterm ptindx="FB7_3"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregLengthWritten8_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB7_0"/><eq_pterm ptindx="FB7_1"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="ramPHI2r0_SPECSIG" regUse="DFF"><inreg inputs="PHI2"/><clk negated="ON"><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="reuregCAWritten9_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB7_19"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><ce><eq_pterm ptindx="FB7_46"/></ce><prld ptindx="GND"/></equation><equation id="REUA3_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB7_44"/><eq_pterm ptindx="FB7_45"/><eq_pterm ptindx="FB7_47"/><eq_pterm ptindx="FB7_49"/><eq_pterm ptindx="FB7_50"/><eq_pterm ptindx="FB7_48"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="REUA2_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB7_38"/><eq_pterm ptindx="FB7_39"/><eq_pterm ptindx="FB7_40"/><eq_pterm ptindx="FB7_42"/><eq_pterm ptindx="FB7_43"/><eq_pterm ptindx="FB7_41"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregCAWritten8_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB7_10"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><ce><eq_pterm ptindx="FB7_46"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB8" pinUse="6"><macrocell id="FB8_MC1"/><macrocell id="FB8_MC2" pin="FB8_MC2_PIN38" sigUse="19" signal="A15_SPECSIG"><eq_pterm ptindx="FB8_31"/><eq_pterm ptindx="FB8_35"/><eq_pterm ptindx="FB8_33"/><eq_pterm ptindx="FB8_36"/><eq_pterm ptindx="FB8_34"/><eq_pterm ptindx="FB8_32"/></macrocell><macrocell id="FB8_MC3"/><macrocell id="FB8_MC4"/><macrocell id="FB8_MC5" pin="FB8_MC5_PIN39" sigUse="18" signal="A14_SPECSIG"><eq_pterm ptindx="FB8_25"/><eq_pterm ptindx="FB8_29"/><eq_pterm ptindx="FB8_27"/><eq_pterm ptindx="FB8_30"/><eq_pterm ptindx="FB8_28"/><eq_pterm ptindx="FB8_26"/></macrocell><macrocell id="FB8_MC6"/><macrocell id="FB8_MC7"/><macrocell id="FB8_MC8"/><macrocell id="FB8_MC9"/><macrocell id="FB8_MC10"/><macrocell id="FB8_MC11" sigUse="11" signal="REUA10_SPECSIG"><eq_pterm ptindx="FB8_37"/><eq_pterm ptindx="FB8_39"/><eq_pterm ptindx="FB8_43"/><eq_pterm ptindx="FB8_42"/><eq_pterm ptindx="FB8_40"/><eq_pterm ptindx="FB8_41"/></macrocell><macrocell id="FB8_MC12" sigUse="4" signal="reuregREUAWritten10_SPECSIG"><eq_pterm ptindx="FB8_37"/><eq_pterm ptindx="FB8_38"/></macrocell><macrocell id="FB8_MC13" pin="FB8_MC13_PIN40" sigUse="17" signal="A13_SPECSIG"><eq_pterm ptindx="FB8_19"/><eq_pterm ptindx="FB8_23"/><eq_pterm ptindx="FB8_21"/><eq_pterm ptindx="FB8_24"/><eq_pterm ptindx="FB8_22"/><eq_pterm ptindx="FB8_20"/></macrocell><macrocell id="FB8_MC14" pin="FB8_MC14_PIN41" sigUse="16" signal="A12_SPECSIG"><eq_pterm ptindx="FB8_13"/><eq_pterm ptindx="FB8_17"/><eq_pterm ptindx="FB8_15"/><eq_pterm ptindx="FB8_18"/><eq_pterm ptindx="FB8_16"/><eq_pterm ptindx="FB8_14"/></macrocell><macrocell id="FB8_MC15" pin="FB8_MC15_PIN42" sigUse="15" signal="A11_SPECSIG"><eq_pterm ptindx="FB8_6"/><eq_pterm ptindx="FB8_11"/><eq_pterm ptindx="FB8_9"/><eq_pterm ptindx="FB8_12"/><eq_pterm ptindx="FB8_10"/><eq_pterm ptindx="FB8_8"/></macrocell><macrocell id="FB8_MC16" pin="FB8_MC16_PIN43" sigUse="14" signal="A10_SPECSIG"><eq_pterm ptindx="FB8_5"/><eq_pterm ptindx="FB8_4"/><eq_pterm ptindx="FB8_3"/><eq_pterm ptindx="FB8_0"/><eq_pterm ptindx="FB8_1"/><eq_pterm ptindx="FB8_2"/></macrocell><fbinput id="FB8_I1" signal="A10_SPECSIG"/><fbinput id="FB8_I2" signal="A11_SPECSIG"/><fbinput id="FB8_I3" signal="A12_SPECSIG"/><fbinput id="FB8_I4" signal="A13_SPECSIG"/><fbinput id="FB8_I5" signal="A14_SPECSIG"/><fbinput id="FB8_I6" signal="A15_SPECSIG"/><fbinput id="FB8_I7" signal="A8_SPECSIG"/><fbinput id="FB8_I8" signal="A9_SPECSIG"/><fbinput id="FB8_I9" signal="BA"/><fbinput id="FB8_I10" signal="D2_SPECSIG"/><fbinput fbk="PIN" id="FB8_I11" signal="D2PIN_SPECSIG"/><fbinput id="FB8_I12" signal="D3_SPECSIG"/><fbinput fbk="PIN" id="FB8_I13" signal="D3PIN_SPECSIG"/><fbinput id="FB8_I14" signal="D4_SPECSIG"/><fbinput fbk="PIN" id="FB8_I15" signal="D4PIN_SPECSIG"/><fbinput id="FB8_I16" signal="D5_SPECSIG"/><fbinput fbk="PIN" id="FB8_I17" signal="D5PIN_SPECSIG"/><fbinput id="FB8_I18" signal="D6_SPECSIG"/><fbinput fbk="PIN" id="FB8_I19" signal="D6PIN_SPECSIG"/><fbinput id="FB8_I20" signal="D7_SPECSIG"/><fbinput fbk="PIN" id="FB8_I21" signal="D7PIN_SPECSIG"/><fbinput id="FB8_I22" signal="N_PZ_1010"/><fbinput id="FB8_I23" signal="N_PZ_1099"/><fbinput id="FB8_I24" signal="N_PZ_953"/><fbinput id="FB8_I25" signal="N_PZ_954"/><fbinput id="FB8_I26" signal="N_PZ_958"/><fbinput id="FB8_I27" signal="N_PZ_990"/><fbinput id="FB8_I28" signal="PHI2"/><fbinput id="FB8_I29" signal="REUA10_SPECSIG"/><fbinput id="FB8_I30" signal="REUA8_SPECSIG"/><fbinput id="FB8_I31" signal="REUA9_SPECSIG"/><fbinput id="FB8_I32" signal="RegReset"/><fbinput id="FB8_I33" signal="nDMA"/><fbinput id="FB8_I34" signal="reuregCA_15_and0000_SPECSIG"/><fbinput id="FB8_I35" signal="reuregCA_7_and0001_SPECSIG"/><fbinput id="FB8_I36" signal="reuregREUAWritten10_SPECSIG"/><fbinput id="FB8_I37" signal="reuregREUAWritten_15_and0000_SPECSIG"/><fbinput id="FB8_I38" signal="reuregREUAWritten_7_and0000_SPECSIG"/><PAL><pterm id="FB8_0"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A8_SPECSIG" negated="ON"/><signal id="reuregCA_15_and0000_SPECSIG"/><signal id="A10_SPECSIG"/></pterm><pterm id="FB8_1"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="reuregCA_15_and0000_SPECSIG"/><signal id="A10_SPECSIG"/><signal id="A9_SPECSIG" negated="ON"/></pterm><pterm id="FB8_2"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A8_SPECSIG"/><signal id="reuregCA_15_and0000_SPECSIG"/><signal id="A10_SPECSIG" negated="ON"/><signal id="A9_SPECSIG"/></pterm><pterm id="FB8_3"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="reuregCA_15_and0000_SPECSIG" negated="ON"/><signal id="A10_SPECSIG"/></pterm><pterm id="FB8_4"><signal id="RegReset" negated="ON"/><signal id="N_PZ_990"/><signal id="reuregCAWritten10_SPECSIG"/></pterm><pterm id="FB8_5"><signal id="RegReset" negated="ON"/><signal id="D2PIN_SPECSIG"/><signal id="N_PZ_1010"/></pterm><pterm id="FB8_6"><signal id="RegReset"/><signal id="A11_SPECSIG"/></pterm><pterm id="FB8_7"><signal id="nDMA" negated="ON"/><signal id="BA"/><signal id="PHI2"/></pterm><pterm id="FB8_8"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A8_SPECSIG"/><signal id="reuregCA_15_and0000_SPECSIG"/><signal id="A10_SPECSIG"/><signal id="A9_SPECSIG"/></pterm><pterm id="FB8_9"><signal id="N_PZ_990"/><signal id="A11_SPECSIG"/><signal id="reuregCAWritten11_SPECSIG" negated="ON"/></pterm><pterm id="FB8_10"><signal id="RegReset" negated="ON"/><signal id="N_PZ_990"/><signal id="A11_SPECSIG" negated="ON"/><signal id="reuregCAWritten11_SPECSIG"/></pterm><pterm id="FB8_11"><signal id="D3PIN_SPECSIG" negated="ON"/><signal id="N_PZ_1010"/><signal id="A11_SPECSIG"/></pterm><pterm id="FB8_12"><signal id="RegReset" negated="ON"/><signal id="D3PIN_SPECSIG"/><signal id="N_PZ_1010"/><signal id="A11_SPECSIG" negated="ON"/></pterm><pterm id="FB8_13"><signal id="RegReset"/><signal id="A12_SPECSIG"/></pterm><pterm id="FB8_14"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A8_SPECSIG"/><signal id="reuregCA_15_and0000_SPECSIG"/><signal id="A10_SPECSIG"/><signal id="A9_SPECSIG"/><signal id="A11_SPECSIG"/></pterm><pterm id="FB8_15"><signal id="N_PZ_990"/><signal id="A12_SPECSIG"/><signal id="reuregCAWritten12_SPECSIG" negated="ON"/></pterm><pterm id="FB8_16"><signal id="RegReset" negated="ON"/><signal id="N_PZ_990"/><signal id="A12_SPECSIG" negated="ON"/><signal id="reuregCAWritten12_SPECSIG"/></pterm><pterm id="FB8_17"><signal id="D4PIN_SPECSIG" negated="ON"/><signal id="N_PZ_1010"/><signal id="A12_SPECSIG"/></pterm><pterm id="FB8_18"><signal id="RegReset" negated="ON"/><signal id="D4PIN_SPECSIG"/><signal id="N_PZ_1010"/><signal id="A12_SPECSIG" negated="ON"/></pterm><pterm id="FB8_19"><signal id="RegReset"/><signal id="A13_SPECSIG"/></pterm><pterm id="FB8_20"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A8_SPECSIG"/><signal id="reuregCA_15_and0000_SPECSIG"/><signal id="A10_SPECSIG"/><signal id="A9_SPECSIG"/><signal id="A11_SPECSIG"/><signal id="A12_SPECSIG"/></pterm><pterm id="FB8_21"><signal id="N_PZ_990"/><signal id="A13_SPECSIG"/><signal id="reuregCAWritten13_SPECSIG" negated="ON"/></pterm><pterm id="FB8_22"><signal id="RegReset" negated="ON"/><signal id="N_PZ_990"/><signal id="A13_SPECSIG" negated="ON"/><signal id="reuregCAWritten13_SPECSIG"/></pterm><pterm id="FB8_23"><signal id="D5PIN_SPECSIG" negated="ON"/><signal id="N_PZ_1010"/><signal id="A13_SPECSIG"/></pterm><pterm id="FB8_24"><signal id="RegReset" negated="ON"/><signal id="D5PIN_SPECSIG"/><signal id="N_PZ_1010"/><signal id="A13_SPECSIG" negated="ON"/></pterm><pterm id="FB8_25"><signal id="RegReset"/><signal id="A14_SPECSIG"/></pterm><pterm id="FB8_26"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A8_SPECSIG"/><signal id="reuregCA_15_and0000_SPECSIG"/><signal id="A10_SPECSIG"/><signal id="A9_SPECSIG"/><signal id="A11_SPECSIG"/><signal id="A12_SPECSIG"/><signal id="A13_SPECSIG"/></pterm><pterm id="FB8_27"><signal id="N_PZ_990"/><signal id="A14_SPECSIG"/><signal id="reuregCAWritten14_SPECSIG" negated="ON"/></pterm><pterm id="FB8_28"><signal id="RegReset" negated="ON"/><signal id="N_PZ_990"/><signal id="A14_SPECSIG" negated="ON"/><signal id="reuregCAWritten14_SPECSIG"/></pterm><pterm id="FB8_29"><signal id="D6PIN_SPECSIG" negated="ON"/><signal id="N_PZ_1010"/><signal id="A14_SPECSIG"/></pterm><pterm id="FB8_30"><signal id="RegReset" negated="ON"/><signal id="D6PIN_SPECSIG"/><signal id="N_PZ_1010"/><signal id="A14_SPECSIG" negated="ON"/></pterm><pterm id="FB8_31"><signal id="RegReset"/><signal id="A15_SPECSIG"/></pterm><pterm id="FB8_32"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A8_SPECSIG"/><signal id="reuregCA_15_and0000_SPECSIG"/><signal id="A10_SPECSIG"/><signal id="A9_SPECSIG"/><signal id="A11_SPECSIG"/><signal id="A12_SPECSIG"/><signal id="A13_SPECSIG"/><signal id="A14_SPECSIG"/></pterm><pterm id="FB8_33"><signal id="N_PZ_990"/><signal id="A15_SPECSIG"/><signal id="reuregCAWritten15_SPECSIG" negated="ON"/></pterm><pterm id="FB8_34"><signal id="RegReset" negated="ON"/><signal id="N_PZ_990"/><signal id="A15_SPECSIG" negated="ON"/><signal id="reuregCAWritten15_SPECSIG"/></pterm><pterm id="FB8_35"><signal id="D7PIN_SPECSIG" negated="ON"/><signal id="N_PZ_1010"/><signal id="A15_SPECSIG"/></pterm><pterm id="FB8_36"><signal id="RegReset" negated="ON"/><signal id="D7PIN_SPECSIG"/><signal id="N_PZ_1010"/><signal id="A15_SPECSIG" negated="ON"/></pterm><pterm id="FB8_37"><signal id="RegReset" negated="ON"/><signal id="D2PIN_SPECSIG"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB8_38"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten10_SPECSIG"/></pterm><pterm id="FB8_39"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_958" negated="ON"/><signal id="reuregREUAWritten10_SPECSIG"/></pterm><pterm id="FB8_40"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="REUA8_SPECSIG" negated="ON"/><signal id="N_PZ_1099"/><signal id="REUA10_SPECSIG"/></pterm><pterm id="FB8_41"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="REUA9_SPECSIG"/><signal id="REUA8_SPECSIG"/><signal id="N_PZ_1099"/><signal id="REUA10_SPECSIG" negated="ON"/></pterm><pterm id="FB8_42"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="REUA9_SPECSIG" negated="ON"/><signal id="N_PZ_1099"/><signal id="REUA10_SPECSIG"/></pterm><pterm id="FB8_43"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="N_PZ_1099" negated="ON"/><signal id="REUA10_SPECSIG"/></pterm></PAL><bct id="FB8_bct7" use="CTE"><eq_pterm ptindx="FB8_7"/></bct><equation id="A15_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB8_31"/><eq_pterm ptindx="FB8_35"/><eq_pterm ptindx="FB8_33"/><eq_pterm ptindx="FB8_36"/><eq_pterm ptindx="FB8_34"/><eq_pterm ptindx="FB8_32"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB8_7"/></oe><prld ptindx="GND"/></equation><equation id="A14_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB8_25"/><eq_pterm ptindx="FB8_29"/><eq_pterm ptindx="FB8_27"/><eq_pterm ptindx="FB8_30"/><eq_pterm ptindx="FB8_28"/><eq_pterm ptindx="FB8_26"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB8_7"/></oe><prld ptindx="GND"/></equation><equation id="REUA10_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB8_37"/><eq_pterm ptindx="FB8_39"/><eq_pterm ptindx="FB8_43"/><eq_pterm ptindx="FB8_42"/><eq_pterm ptindx="FB8_40"/><eq_pterm ptindx="FB8_41"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten10_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB8_37"/><eq_pterm ptindx="FB8_38"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="A13_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB8_19"/><eq_pterm ptindx="FB8_23"/><eq_pterm ptindx="FB8_21"/><eq_pterm ptindx="FB8_24"/><eq_pterm ptindx="FB8_22"/><eq_pterm ptindx="FB8_20"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB8_7"/></oe><prld ptindx="GND"/></equation><equation id="A12_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB8_13"/><eq_pterm ptindx="FB8_17"/><eq_pterm ptindx="FB8_15"/><eq_pterm ptindx="FB8_18"/><eq_pterm ptindx="FB8_16"/><eq_pterm ptindx="FB8_14"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB8_7"/></oe><prld ptindx="GND"/></equation><equation id="A11_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB8_6"/><eq_pterm ptindx="FB8_11"/><eq_pterm ptindx="FB8_9"/><eq_pterm ptindx="FB8_12"/><eq_pterm ptindx="FB8_10"/><eq_pterm ptindx="FB8_8"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB8_7"/></oe><prld ptindx="GND"/></equation><equation id="A10_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB8_5"/><eq_pterm ptindx="FB8_4"/><eq_pterm ptindx="FB8_3"/><eq_pterm ptindx="FB8_0"/><eq_pterm ptindx="FB8_1"/><eq_pterm ptindx="FB8_2"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB8_7"/></oe><prld ptindx="GND"/></equation></fblock><fblock id="FB9" pinUse="3"><macrocell id="FB9_MC1"/><macrocell id="FB9_MC2" pin="FB9_MC2_PIN28" sigUse="18" signal="A7_SPECSIG"><eq_pterm ptindx="FB9_13"/><eq_pterm ptindx="FB9_14"/><eq_pterm ptindx="FB9_15"/><eq_pterm ptindx="FB9_17"/><eq_pterm ptindx="FB9_18"/><eq_pterm ptindx="FB9_16"/></macrocell><macrocell id="FB9_MC3"/><macrocell id="FB9_MC4"/><macrocell id="FB9_MC5"/><macrocell id="FB9_MC6"/><macrocell id="FB9_MC7" sigUse="1" signal="dmaseqnRESETr1_SPECSIG"><eq_pterm ptindx="FB9_28"/></macrocell><macrocell id="FB9_MC8" sigUse="1" signal="dmaseqEqualr_SPECSIG"><eq_pterm ptindx="FB9_31"/></macrocell><macrocell id="FB9_MC9" sigUse="2" signal="reuregXferType1_SPECSIG"><eq_pterm ptindx="FB9_34"/></macrocell><macrocell id="FB9_MC10" sigUse="2" signal="reuregXferType0_SPECSIG"><eq_pterm ptindx="FB9_37"/></macrocell><macrocell id="FB9_MC11" sigUse="10" signal="XferType0_SPECSIG"><eq_pterm ptindx="FB9_40"/><eq_pterm ptindx="FB9_27"/><eq_pterm ptindx="FB9_26"/></macrocell><macrocell id="FB9_MC12" sigUse="15" signal="reuregIntPending_SPECSIG"><eq_pterm ptindx="FB9_23"/><eq_pterm ptindx="FB9_24"/><eq_pterm ptindx="FB9_25"/><eq_pterm ptindx="FB9_22"/></macrocell><macrocell id="FB9_MC13" sigUse="14" signal="reuregFault_SPECSIG"><eq_pterm ptindx="FB9_20"/><eq_pterm ptindx="FB9_21"/><eq_pterm ptindx="FB9_19"/></macrocell><macrocell id="FB9_MC14" sigUse="10" signal="reuregCA_15_and0000_SPECSIG"><eq_pterm ptindx="FB9_49"/></macrocell><macrocell id="FB9_MC15" pin="FB9_MC15_PIN26" sigUse="17" signal="A6_SPECSIG"><eq_pterm ptindx="FB9_6"/><eq_pterm ptindx="FB9_8"/><eq_pterm ptindx="FB9_9"/><eq_pterm ptindx="FB9_11"/><eq_pterm ptindx="FB9_12"/><eq_pterm ptindx="FB9_10"/></macrocell><macrocell id="FB9_MC16" pin="FB9_MC16_PIN25" sigUse="16" signal="A5_SPECSIG"><eq_pterm ptindx="FB9_0"/><eq_pterm ptindx="FB9_1"/><eq_pterm ptindx="FB9_2"/><eq_pterm ptindx="FB9_4"/><eq_pterm ptindx="FB9_5"/><eq_pterm ptindx="FB9_3"/></macrocell><fbinput id="FB9_I1" signal="A0_SPECSIG"/><fbinput fbk="PIN" id="FB9_I2" signal="A0PIN_SPECSIG"/><fbinput id="FB9_I3" signal="A1_SPECSIG"/><fbinput fbk="PIN" id="FB9_I4" signal="A1PIN_SPECSIG"/><fbinput id="FB9_I5" signal="A2_SPECSIG"/><fbinput fbk="PIN" id="FB9_I6" signal="A2PIN_SPECSIG"/><fbinput id="FB9_I7" signal="A3_SPECSIG"/><fbinput fbk="PIN" id="FB9_I8" signal="A3PIN_SPECSIG"/><fbinput id="FB9_I9" signal="A4_SPECSIG"/><fbinput fbk="PIN" id="FB9_I10" signal="A4PIN_SPECSIG"/><fbinput id="FB9_I11" signal="A5_SPECSIG"/><fbinput id="FB9_I12" signal="A6_SPECSIG"/><fbinput id="FB9_I13" signal="A7_SPECSIG"/><fbinput id="FB9_I14" signal="BA"/><fbinput fbk="PIN" id="FB9_I15" signal="D0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB9_I16" signal="D5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB9_I17" signal="D6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB9_I18" signal="D7PIN_SPECSIG"/><fbinput id="FB9_I19" signal="Length1"/><fbinput id="FB9_I20" signal="N_PZ_816"/><fbinput id="FB9_I21" signal="N_PZ_954"/><fbinput id="FB9_I22" signal="PHI2"/><fbinput id="FB9_I23" signal="RegReset"/><fbinput id="FB9_I24" signal="XferType0_SPECSIG"/><fbinput id="FB9_I25" signal="XferType1_SPECSIG"/><fbinput id="FB9_I26" signal="_cmp_eq0000"/><fbinput id="FB9_I27" signal="dmaseqnRESETr_0_SPECSIG"/><fbinput id="FB9_I28" signal="nDMA"/><fbinput id="FB9_I29" signal="nIO2"/><fbinput fbk="PIN" id="FB9_I30" signal="nWEPIN_SPECSIG"/><fbinput id="FB9_I31" signal="reuregCAWritten5_SPECSIG"/><fbinput id="FB9_I32" signal="reuregCAWritten6_SPECSIG"/><fbinput id="FB9_I33" signal="reuregCAWritten7_SPECSIG"/><fbinput id="FB9_I34" signal="reuregCA_7_and0001_SPECSIG"/><fbinput id="FB9_I35" signal="reuregFault_SPECSIG"/><fbinput id="FB9_I36" signal="reuregIncMode1_SPECSIG"/><fbinput id="FB9_I37" signal="reuregIntPending_SPECSIG"/><fbinput id="FB9_I38" signal="reuregXferType0_SPECSIG"/><PAL><pterm id="FB9_0"><signal id="RegReset"/><signal id="A5_SPECSIG"/></pterm><pterm id="FB9_1"><signal id="D5PIN_SPECSIG" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG"/><signal id="A5_SPECSIG"/></pterm><pterm id="FB9_2"><signal id="RegReset" negated="ON"/><signal id="D5PIN_SPECSIG"/><signal id="reuregCA_7_and0001_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/></pterm><pterm id="FB9_3"><signal id="RegReset" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/><signal id="reuregIncMode1_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG"/></pterm><pterm id="FB9_4"><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954" negated="ON"/><signal id="A5_SPECSIG"/><signal id="reuregCAWritten5_SPECSIG" negated="ON"/></pterm><pterm id="FB9_5"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954" negated="ON"/><signal id="A5_SPECSIG" negated="ON"/><signal id="reuregCAWritten5_SPECSIG"/></pterm><pterm id="FB9_6"><signal id="RegReset"/><signal id="A6_SPECSIG"/></pterm><pterm id="FB9_7"><signal id="nDMA" negated="ON"/><signal id="BA"/><signal id="PHI2"/></pterm><pterm id="FB9_8"><signal id="D6PIN_SPECSIG" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG"/><signal id="A6_SPECSIG"/></pterm><pterm id="FB9_9"><signal id="RegReset" negated="ON"/><signal id="D6PIN_SPECSIG"/><signal id="reuregCA_7_and0001_SPECSIG"/><signal id="A6_SPECSIG" negated="ON"/></pterm><pterm id="FB9_10"><signal id="RegReset" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/><signal id="reuregIncMode1_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A5_SPECSIG"/></pterm><pterm id="FB9_11"><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954" negated="ON"/><signal id="A6_SPECSIG"/><signal id="reuregCAWritten6_SPECSIG" negated="ON"/></pterm><pterm id="FB9_12"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="reuregCAWritten6_SPECSIG"/></pterm><pterm id="FB9_13"><signal id="RegReset"/><signal id="A7_SPECSIG"/></pterm><pterm id="FB9_14"><signal id="D7PIN_SPECSIG" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG"/><signal id="A7_SPECSIG"/></pterm><pterm id="FB9_15"><signal id="RegReset" negated="ON"/><signal id="D7PIN_SPECSIG"/><signal id="reuregCA_7_and0001_SPECSIG"/><signal id="A7_SPECSIG" negated="ON"/></pterm><pterm id="FB9_16"><signal id="RegReset" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/><signal id="reuregIncMode1_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A6_SPECSIG"/></pterm><pterm id="FB9_17"><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954" negated="ON"/><signal id="A7_SPECSIG"/><signal id="reuregCAWritten7_SPECSIG" negated="ON"/></pterm><pterm id="FB9_18"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954" negated="ON"/><signal id="A7_SPECSIG" negated="ON"/><signal id="reuregCAWritten7_SPECSIG"/></pterm><pterm id="FB9_19"><signal id="nDMA"/><signal id="nWEPIN_SPECSIG"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/><signal id="reuregFault_SPECSIG"/></pterm><pterm id="FB9_20"><signal id="RegReset"/><signal id="reuregFault_SPECSIG"/></pterm><pterm id="FB9_21"><signal id="RegReset" negated="ON"/><signal id="nDMA" negated="ON"/><signal id="_cmp_eq0000"/><signal id="XferType0_SPECSIG" negated="ON"/><signal id="XferType1_SPECSIG" negated="ON"/><signal id="BA"/><signal id="reuregFault_SPECSIG" negated="ON"/></pterm><pterm id="FB9_22"><signal id="nDMA"/><signal id="nWEPIN_SPECSIG"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="nIO2" negated="ON"/><signal id="reuregIntPending_SPECSIG"/></pterm><pterm id="FB9_23"><signal id="RegReset"/><signal id="reuregIntPending_SPECSIG"/></pterm><pterm id="FB9_24"><signal id="RegReset" negated="ON"/><signal id="nDMA" negated="ON"/><signal id="Length1"/><signal id="reuregIntPending_SPECSIG" negated="ON"/></pterm><pterm id="FB9_25"><signal id="RegReset" negated="ON"/><signal id="nDMA" negated="ON"/><signal id="_cmp_eq0000"/><signal id="XferType0_SPECSIG" negated="ON"/><signal id="XferType1_SPECSIG" negated="ON"/><signal id="BA"/><signal id="reuregIntPending_SPECSIG" negated="ON"/></pterm><pterm id="FB9_26"><signal id="D0PIN_SPECSIG" negated="ON"/><signal id="nDMA"/><signal id="reuregXferType0_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB9_27"><signal id="D0PIN_SPECSIG"/><signal id="nDMA"/><signal id="reuregXferType0_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/></pterm><pterm id="FB9_28"><signal id="dmaseqnRESETr_0_SPECSIG"/></pterm><pterm id="FB9_31"><signal id="_cmp_eq0000" negated="ON"/></pterm><pterm id="FB9_34"><signal id="RegReset" negated="ON"/><signal id="XferType1_SPECSIG" negated="ON"/></pterm><pterm id="FB9_37"><signal id="RegReset" negated="ON"/><signal id="XferType0_SPECSIG" negated="ON"/></pterm><pterm id="FB9_40"><signal id="reuregXferType0_SPECSIG" negated="ON"/></pterm><pterm id="FB9_49"><signal id="N_PZ_816" negated="ON"/><signal id="A0_SPECSIG"/><signal id="reuregIncMode1_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A6_SPECSIG"/><signal id="A7_SPECSIG"/></pterm></PAL><bct id="FB9_bct7" use="CTE"><eq_pterm ptindx="FB9_7"/></bct><equation id="A7_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB9_13"/><eq_pterm ptindx="FB9_14"/><eq_pterm ptindx="FB9_15"/><eq_pterm ptindx="FB9_17"/><eq_pterm ptindx="FB9_18"/><eq_pterm ptindx="FB9_16"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB9_7"/></oe><prld ptindx="GND"/></equation><equation id="dmaseqnRESETr1_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB9_28"/></d1><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="dmaseqEqualr_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB9_31"/></d1><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregXferType1_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB9_34"/></d1><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregXferType0_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB9_37"/></d1><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="XferType0_SPECSIG"><d1><eq_pterm ptindx="FB9_40"/></d1><d2><eq_pterm ptindx="FB9_27"/><eq_pterm ptindx="FB9_26"/></d2></equation><equation id="reuregIntPending_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB9_23"/><eq_pterm ptindx="FB9_24"/><eq_pterm ptindx="FB9_25"/><eq_pterm ptindx="FB9_22"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregFault_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB9_20"/><eq_pterm ptindx="FB9_21"/><eq_pterm ptindx="FB9_19"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregCA_15_and0000_SPECSIG"><d1><eq_pterm ptindx="FB9_49"/></d1></equation><equation id="A6_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB9_6"/><eq_pterm ptindx="FB9_8"/><eq_pterm ptindx="FB9_9"/><eq_pterm ptindx="FB9_11"/><eq_pterm ptindx="FB9_12"/><eq_pterm ptindx="FB9_10"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB9_7"/></oe><prld ptindx="GND"/></equation><equation id="A5_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB9_0"/><eq_pterm ptindx="FB9_1"/><eq_pterm ptindx="FB9_2"/><eq_pterm ptindx="FB9_4"/><eq_pterm ptindx="FB9_5"/><eq_pterm ptindx="FB9_3"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB9_7"/></oe><prld ptindx="GND"/></equation></fblock><fblock id="FB10" pinUse="0"><macrocell id="FB10_MC1" pin="FB10_MC1_PIN44"/><macrocell id="FB10_MC2" pin="FB10_MC2_PIN45"/><macrocell id="FB10_MC3"/><macrocell id="FB10_MC4" pin="FB10_MC4_PIN46"/><macrocell id="FB10_MC5"/><macrocell id="FB10_MC6"/><macrocell id="FB10_MC7"/><macrocell id="FB10_MC8"/><macrocell id="FB10_MC9"/><macrocell id="FB10_MC10" sigUse="16" signal="REUA17_SPECSIG"><eq_pterm ptindx="FB10_4"/><eq_pterm ptindx="FB10_5"/><eq_pterm ptindx="FB10_6"/><eq_pterm ptindx="FB10_7"/><eq_pterm ptindx="FB10_8"/><eq_pterm ptindx="FB10_9"/></macrocell><macrocell id="FB10_MC11" sigUse="4" signal="reuregREUAWritten17_SPECSIG"><eq_pterm ptindx="FB10_2"/><eq_pterm ptindx="FB10_3"/></macrocell><macrocell id="FB10_MC12" sigUse="10" signal="XferType1_SPECSIG"><eq_pterm ptindx="FB10_43"/><eq_pterm ptindx="FB10_1"/><eq_pterm ptindx="FB10_0"/></macrocell><macrocell id="FB10_MC13" sigUse="19" signal="reuregExecute1_SPECSIG"><eq_pterm ptindx="FB10_46"/></macrocell><macrocell id="FB10_MC14" pin="FB10_MC14_PIN48"/><macrocell id="FB10_MC15" pin="FB10_MC15_PIN49"/><macrocell id="FB10_MC16" pin="FB10_MC16_PIN50"/><fbinput fbk="PIN" id="FB10_I1" signal="A0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I2" signal="A10PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I3" signal="A11PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I4" signal="A12PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I5" signal="A13PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I6" signal="A14PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I7" signal="A15PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I8" signal="A1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I9" signal="A2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I10" signal="A3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I11" signal="A4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I12" signal="A5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I13" signal="A6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I14" signal="A7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I15" signal="A8PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I16" signal="A9PIN_SPECSIG"/><fbinput fbk="PIN" id="FB10_I17" signal="D1PIN_SPECSIG"/><fbinput id="FB10_I18" signal="N_PZ_1099"/><fbinput id="FB10_I19" signal="N_PZ_949"/><fbinput id="FB10_I20" signal="REUA10_SPECSIG"/><fbinput id="FB10_I21" signal="REUA11_SPECSIG"/><fbinput id="FB10_I22" signal="REUA12_SPECSIG"/><fbinput id="FB10_I23" signal="REUA13_SPECSIG"/><fbinput id="FB10_I24" signal="REUA14_SPECSIG"/><fbinput id="FB10_I25" signal="REUA15_SPECSIG"/><fbinput id="FB10_I26" signal="REUA16_SPECSIG"/><fbinput id="FB10_I27" signal="REUA17_SPECSIG"/><fbinput id="FB10_I28" signal="REUA8_SPECSIG"/><fbinput id="FB10_I29" signal="REUA9_SPECSIG"/><fbinput id="FB10_I30" signal="RegReset"/><fbinput id="FB10_I31" signal="nDMA"/><fbinput id="FB10_I32" signal="nIO2"/><fbinput fbk="PIN" id="FB10_I33" signal="nWEPIN_SPECSIG"/><fbinput id="FB10_I34" signal="reuregExecuteEN_SPECSIG"/><fbinput id="FB10_I35" signal="reuregFF00DecodeEN_SPECSIG"/><fbinput id="FB10_I36" signal="reuregREUAWritten17_SPECSIG"/><fbinput id="FB10_I37" signal="reuregREUAWritten_18_and0000_SPECSIG"/><fbinput id="FB10_I38" signal="reuregXferType1_SPECSIG"/><PAL><pterm id="FB10_0"><signal id="nDMA"/><signal id="D1PIN_SPECSIG" negated="ON"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregXferType1_SPECSIG"/></pterm><pterm id="FB10_1"><signal id="nDMA"/><signal id="D1PIN_SPECSIG"/><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG"/><signal id="nIO2" negated="ON"/><signal id="reuregXferType1_SPECSIG" negated="ON"/></pterm><pterm id="FB10_2"><signal id="RegReset" negated="ON"/><signal id="D1PIN_SPECSIG"/><signal id="reuregREUAWritten_18_and0000_SPECSIG"/></pterm><pterm id="FB10_3"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_18_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten17_SPECSIG"/></pterm><pterm id="FB10_4"><signal id="RegReset"/><signal id="REUA17_SPECSIG"/></pterm><pterm id="FB10_5"><signal id="D1PIN_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_18_and0000_SPECSIG"/><signal id="REUA17_SPECSIG"/></pterm><pterm id="FB10_6"><signal id="RegReset" negated="ON"/><signal id="D1PIN_SPECSIG"/><signal id="reuregREUAWritten_18_and0000_SPECSIG"/><signal id="REUA17_SPECSIG" negated="ON"/></pterm><pterm id="FB10_7"><signal id="N_PZ_949"/><signal id="reuregREUAWritten_18_and0000_SPECSIG" negated="ON"/><signal id="REUA17_SPECSIG"/><signal id="reuregREUAWritten17_SPECSIG" negated="ON"/></pterm><pterm id="FB10_8"><signal id="RegReset" negated="ON"/><signal id="N_PZ_949"/><signal id="reuregREUAWritten_18_and0000_SPECSIG" negated="ON"/><signal id="REUA17_SPECSIG" negated="ON"/><signal id="reuregREUAWritten17_SPECSIG"/></pterm><pterm id="FB10_9"><signal id="RegReset" negated="ON"/><signal id="N_PZ_949" negated="ON"/><signal id="REUA9_SPECSIG"/><signal id="REUA8_SPECSIG"/><signal id="N_PZ_1099"/><signal id="REUA10_SPECSIG"/><signal id="REUA11_SPECSIG"/><signal id="REUA12_SPECSIG"/><signal id="REUA13_SPECSIG"/><signal id="REUA14_SPECSIG"/><signal id="REUA15_SPECSIG"/><signal id="REUA16_SPECSIG"/><signal id="reuregREUAWritten_18_and0000_SPECSIG" negated="ON"/></pterm><pterm id="FB10_43"><signal id="reuregXferType1_SPECSIG" negated="ON"/></pterm><pterm id="FB10_46"><signal id="nWEPIN_SPECSIG" negated="ON"/><signal id="A4PIN_SPECSIG" negated="ON"/><signal id="A3PIN_SPECSIG" negated="ON"/><signal id="A2PIN_SPECSIG" negated="ON"/><signal id="A1PIN_SPECSIG" negated="ON"/><signal id="A0PIN_SPECSIG" negated="ON"/><signal id="A9PIN_SPECSIG"/><signal id="A8PIN_SPECSIG"/><signal id="A15PIN_SPECSIG"/><signal id="A14PIN_SPECSIG"/><signal id="A13PIN_SPECSIG"/><signal id="A12PIN_SPECSIG"/><signal id="A11PIN_SPECSIG"/><signal id="A10PIN_SPECSIG"/><signal id="A6PIN_SPECSIG" negated="ON"/><signal id="A5PIN_SPECSIG" negated="ON"/><signal id="A7PIN_SPECSIG" negated="ON"/><signal id="reuregExecuteEN_SPECSIG"/><signal id="reuregFF00DecodeEN_SPECSIG"/></pterm></PAL><equation id="REUA17_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB10_4"/><eq_pterm ptindx="FB10_5"/><eq_pterm ptindx="FB10_6"/><eq_pterm ptindx="FB10_7"/><eq_pterm ptindx="FB10_8"/><eq_pterm ptindx="FB10_9"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten17_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB10_2"/><eq_pterm ptindx="FB10_3"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="XferType1_SPECSIG"><d1><eq_pterm ptindx="FB10_43"/></d1><d2><eq_pterm ptindx="FB10_1"/><eq_pterm ptindx="FB10_0"/></d2></equation><equation id="reuregExecute1_SPECSIG"><d1><eq_pterm ptindx="FB10_46"/></d1></equation></fblock><fblock id="FB11" pinUse="6"><macrocell id="FB11_MC1" pin="FB11_MC1_PIN24" sigUse="1" signal="RD2_SPECSIG"><eq_pterm ptindx="FB11_10"/></macrocell><macrocell id="FB11_MC2" pin="FB11_MC2_PIN23" sigUse="1" signal="RD3_SPECSIG"><eq_pterm ptindx="FB11_13"/></macrocell><macrocell id="FB11_MC3" pin="FB11_MC3_PIN22" sigUse="1" signal="RD4_SPECSIG"><eq_pterm ptindx="FB11_16"/></macrocell><macrocell id="FB11_MC4" pin="FB11_MC4_PIN21" sigUse="1" signal="RD5_SPECSIG"><eq_pterm ptindx="FB11_19"/></macrocell><macrocell id="FB11_MC5" pin="FB11_MC5_PIN20" sigUse="1" signal="RD6_SPECSIG"><eq_pterm ptindx="FB11_22"/></macrocell><macrocell id="FB11_MC6" sigUse="4" signal="reuregREUAWritten8_SPECSIG"><eq_pterm ptindx="FB11_50"/><eq_pterm ptindx="FB11_54"/></macrocell><macrocell id="FB11_MC7" sigUse="9" signal="REUA8_SPECSIG"><eq_pterm ptindx="FB11_50"/><eq_pterm ptindx="FB11_51"/><eq_pterm ptindx="FB11_53"/><eq_pterm ptindx="FB11_52"/></macrocell><macrocell id="FB11_MC8" sigUse="15" signal="REUA16_SPECSIG"><eq_pterm ptindx="FB11_44"/><eq_pterm ptindx="FB11_45"/><eq_pterm ptindx="FB11_46"/><eq_pterm ptindx="FB11_47"/><eq_pterm ptindx="FB11_48"/><eq_pterm ptindx="FB11_49"/></macrocell><macrocell id="FB11_MC9" sigUse="17" signal="REUA18_SPECSIG"><eq_pterm ptindx="FB11_37"/><eq_pterm ptindx="FB11_38"/><eq_pterm ptindx="FB11_39"/><eq_pterm ptindx="FB11_40"/><eq_pterm ptindx="FB11_41"/><eq_pterm ptindx="FB11_42"/></macrocell><macrocell id="FB11_MC10" sigUse="16" signal="REUA15_SPECSIG"><eq_pterm ptindx="FB11_31"/><eq_pterm ptindx="FB11_32"/><eq_pterm ptindx="FB11_33"/><eq_pterm ptindx="FB11_34"/><eq_pterm ptindx="FB11_35"/><eq_pterm ptindx="FB11_36"/></macrocell><macrocell id="FB11_MC11" sigUse="15" signal="REUA14_SPECSIG"><eq_pterm ptindx="FB11_25"/><eq_pterm ptindx="FB11_26"/><eq_pterm ptindx="FB11_27"/><eq_pterm ptindx="FB11_28"/><eq_pterm ptindx="FB11_29"/><eq_pterm ptindx="FB11_30"/></macrocell><macrocell id="FB11_MC12" pin="FB11_MC12_PIN19" sigUse="1" signal="RD7_SPECSIG"><eq_pterm ptindx="FB11_43"/></macrocell><macrocell id="FB11_MC13" sigUse="14" signal="REUA13_SPECSIG"><eq_pterm ptindx="FB11_17"/><eq_pterm ptindx="FB11_18"/><eq_pterm ptindx="FB11_20"/><eq_pterm ptindx="FB11_21"/><eq_pterm ptindx="FB11_23"/><eq_pterm ptindx="FB11_24"/></macrocell><macrocell id="FB11_MC14" sigUse="13" signal="REUA12_SPECSIG"><eq_pterm ptindx="FB11_8"/><eq_pterm ptindx="FB11_9"/><eq_pterm ptindx="FB11_11"/><eq_pterm ptindx="FB11_12"/><eq_pterm ptindx="FB11_14"/><eq_pterm ptindx="FB11_15"/></macrocell><macrocell id="FB11_MC15" sigUse="12" signal="REUA11_SPECSIG"><eq_pterm ptindx="FB11_2"/><eq_pterm ptindx="FB11_3"/><eq_pterm ptindx="FB11_4"/><eq_pterm ptindx="FB11_5"/><eq_pterm ptindx="FB11_6"/><eq_pterm ptindx="FB11_7"/></macrocell><macrocell id="FB11_MC16" sigUse="4" signal="reuregREUAWritten11_SPECSIG"><eq_pterm ptindx="FB11_0"/><eq_pterm ptindx="FB11_1"/></macrocell><fbinput fbk="PIN" id="FB11_I1" signal="D0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB11_I2" signal="D2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB11_I3" signal="D3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB11_I4" signal="D4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB11_I5" signal="D5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB11_I6" signal="D6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB11_I7" signal="D7PIN_SPECSIG"/><fbinput id="FB11_I8" signal="N_PZ_1099"/><fbinput id="FB11_I9" signal="N_PZ_949"/><fbinput id="FB11_I10" signal="N_PZ_953"/><fbinput id="FB11_I11" signal="N_PZ_958"/><fbinput id="FB11_I12" signal="REUA10_SPECSIG"/><fbinput id="FB11_I13" signal="REUA11_SPECSIG"/><fbinput id="FB11_I14" signal="REUA12_SPECSIG"/><fbinput id="FB11_I15" signal="REUA13_SPECSIG"/><fbinput id="FB11_I16" signal="REUA14_SPECSIG"/><fbinput id="FB11_I17" signal="REUA15_SPECSIG"/><fbinput id="FB11_I18" signal="REUA16_SPECSIG"/><fbinput id="FB11_I19" signal="REUA17_SPECSIG"/><fbinput id="FB11_I20" signal="REUA18_SPECSIG"/><fbinput id="FB11_I21" signal="REUA8_SPECSIG"/><fbinput id="FB11_I22" signal="REUA9_SPECSIG"/><fbinput id="FB11_I23" signal="RegReset"/><fbinput id="FB11_I24" signal="reuregREUAWritten11_SPECSIG"/><fbinput id="FB11_I25" signal="reuregREUAWritten12_SPECSIG"/><fbinput id="FB11_I26" signal="reuregREUAWritten13_SPECSIG"/><fbinput id="FB11_I27" signal="reuregREUAWritten14_SPECSIG"/><fbinput id="FB11_I28" signal="reuregREUAWritten15_SPECSIG"/><fbinput id="FB11_I29" signal="reuregREUAWritten16_SPECSIG"/><fbinput id="FB11_I30" signal="reuregREUAWritten18_SPECSIG"/><fbinput id="FB11_I31" signal="reuregREUAWritten8_SPECSIG"/><fbinput id="FB11_I32" signal="reuregREUAWritten_15_and0000_SPECSIG"/><fbinput id="FB11_I33" signal="reuregREUAWritten_18_and0000_SPECSIG"/><fbinput id="FB11_I34" signal="reuregREUAWritten_7_and0000_SPECSIG"/><PAL><pterm id="FB11_0"><signal id="RegReset" negated="ON"/><signal id="D3PIN_SPECSIG"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB11_1"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten11_SPECSIG"/></pterm><pterm id="FB11_2"><signal id="RegReset"/><signal id="REUA11_SPECSIG"/></pterm><pterm id="FB11_3"><signal id="D3PIN_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/><signal id="REUA11_SPECSIG"/></pterm><pterm id="FB11_4"><signal id="RegReset" negated="ON"/><signal id="D3PIN_SPECSIG"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/><signal id="REUA11_SPECSIG" negated="ON"/></pterm><pterm id="FB11_5"><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_958" negated="ON"/><signal id="REUA11_SPECSIG"/><signal id="reuregREUAWritten11_SPECSIG" negated="ON"/></pterm><pterm id="FB11_6"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_958" negated="ON"/><signal id="REUA11_SPECSIG" negated="ON"/><signal id="reuregREUAWritten11_SPECSIG"/></pterm><pterm id="FB11_7"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="REUA9_SPECSIG"/><signal id="REUA8_SPECSIG"/><signal id="N_PZ_1099"/><signal id="REUA10_SPECSIG"/></pterm><pterm id="FB11_8"><signal id="RegReset"/><signal id="REUA12_SPECSIG"/></pterm><pterm id="FB11_9"><signal id="D4PIN_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/><signal id="REUA12_SPECSIG"/></pterm><pterm id="FB11_10"><signal id="D2PIN_SPECSIG"/></pterm><pterm id="FB11_11"><signal id="RegReset" negated="ON"/><signal id="D4PIN_SPECSIG"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/><signal id="REUA12_SPECSIG" negated="ON"/></pterm><pterm id="FB11_12"><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_958" negated="ON"/><signal id="REUA12_SPECSIG"/><signal id="reuregREUAWritten12_SPECSIG" negated="ON"/></pterm><pterm id="FB11_13"><signal id="D3PIN_SPECSIG"/></pterm><pterm id="FB11_14"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_958" negated="ON"/><signal id="REUA12_SPECSIG" negated="ON"/><signal id="reuregREUAWritten12_SPECSIG"/></pterm><pterm id="FB11_15"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="REUA9_SPECSIG"/><signal id="REUA8_SPECSIG"/><signal id="N_PZ_1099"/><signal id="REUA10_SPECSIG"/><signal id="REUA11_SPECSIG"/></pterm><pterm id="FB11_16"><signal id="D4PIN_SPECSIG"/></pterm><pterm id="FB11_17"><signal id="RegReset"/><signal id="REUA13_SPECSIG"/></pterm><pterm id="FB11_18"><signal id="D5PIN_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/><signal id="REUA13_SPECSIG"/></pterm><pterm id="FB11_19"><signal id="D5PIN_SPECSIG"/></pterm><pterm id="FB11_20"><signal id="RegReset" negated="ON"/><signal id="D5PIN_SPECSIG"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/><signal id="REUA13_SPECSIG" negated="ON"/></pterm><pterm id="FB11_21"><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_958" negated="ON"/><signal id="REUA13_SPECSIG"/><signal id="reuregREUAWritten13_SPECSIG" negated="ON"/></pterm><pterm id="FB11_22"><signal id="D6PIN_SPECSIG"/></pterm><pterm id="FB11_23"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_958" negated="ON"/><signal id="REUA13_SPECSIG" negated="ON"/><signal id="reuregREUAWritten13_SPECSIG"/></pterm><pterm id="FB11_24"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="REUA9_SPECSIG"/><signal id="REUA8_SPECSIG"/><signal id="N_PZ_1099"/><signal id="REUA10_SPECSIG"/><signal id="REUA11_SPECSIG"/><signal id="REUA12_SPECSIG"/></pterm><pterm id="FB11_25"><signal id="RegReset"/><signal id="REUA14_SPECSIG"/></pterm><pterm id="FB11_26"><signal id="D6PIN_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/><signal id="REUA14_SPECSIG"/></pterm><pterm id="FB11_27"><signal id="RegReset" negated="ON"/><signal id="D6PIN_SPECSIG"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/><signal id="REUA14_SPECSIG" negated="ON"/></pterm><pterm id="FB11_28"><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_958" negated="ON"/><signal id="REUA14_SPECSIG"/><signal id="reuregREUAWritten14_SPECSIG" negated="ON"/></pterm><pterm id="FB11_29"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_958" negated="ON"/><signal id="REUA14_SPECSIG" negated="ON"/><signal id="reuregREUAWritten14_SPECSIG"/></pterm><pterm id="FB11_30"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="REUA9_SPECSIG"/><signal id="REUA8_SPECSIG"/><signal id="N_PZ_1099"/><signal id="REUA10_SPECSIG"/><signal id="REUA11_SPECSIG"/><signal id="REUA12_SPECSIG"/><signal id="REUA13_SPECSIG"/></pterm><pterm id="FB11_31"><signal id="RegReset"/><signal id="REUA15_SPECSIG"/></pterm><pterm id="FB11_32"><signal id="D7PIN_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/><signal id="REUA15_SPECSIG"/></pterm><pterm id="FB11_33"><signal id="RegReset" negated="ON"/><signal id="D7PIN_SPECSIG"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/><signal id="REUA15_SPECSIG" negated="ON"/></pterm><pterm id="FB11_34"><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_958" negated="ON"/><signal id="REUA15_SPECSIG"/><signal id="reuregREUAWritten15_SPECSIG" negated="ON"/></pterm><pterm id="FB11_35"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_958" negated="ON"/><signal id="REUA15_SPECSIG" negated="ON"/><signal id="reuregREUAWritten15_SPECSIG"/></pterm><pterm id="FB11_36"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="REUA9_SPECSIG"/><signal id="REUA8_SPECSIG"/><signal id="N_PZ_1099"/><signal id="REUA10_SPECSIG"/><signal id="REUA11_SPECSIG"/><signal id="REUA12_SPECSIG"/><signal id="REUA13_SPECSIG"/><signal id="REUA14_SPECSIG"/></pterm><pterm id="FB11_37"><signal id="RegReset"/><signal id="REUA18_SPECSIG"/></pterm><pterm id="FB11_38"><signal id="D2PIN_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_18_and0000_SPECSIG"/><signal id="REUA18_SPECSIG"/></pterm><pterm id="FB11_39"><signal id="RegReset" negated="ON"/><signal id="D2PIN_SPECSIG"/><signal id="reuregREUAWritten_18_and0000_SPECSIG"/><signal id="REUA18_SPECSIG" negated="ON"/></pterm><pterm id="FB11_40"><signal id="N_PZ_949"/><signal id="reuregREUAWritten_18_and0000_SPECSIG" negated="ON"/><signal id="REUA18_SPECSIG"/><signal id="reuregREUAWritten18_SPECSIG" negated="ON"/></pterm><pterm id="FB11_41"><signal id="RegReset" negated="ON"/><signal id="N_PZ_949"/><signal id="reuregREUAWritten_18_and0000_SPECSIG" negated="ON"/><signal id="REUA18_SPECSIG" negated="ON"/><signal id="reuregREUAWritten18_SPECSIG"/></pterm><pterm id="FB11_42"><signal id="RegReset" negated="ON"/><signal id="N_PZ_949" negated="ON"/><signal id="REUA9_SPECSIG"/><signal id="REUA8_SPECSIG"/><signal id="N_PZ_1099"/><signal id="REUA10_SPECSIG"/><signal id="REUA11_SPECSIG"/><signal id="REUA12_SPECSIG"/><signal id="REUA13_SPECSIG"/><signal id="REUA14_SPECSIG"/><signal id="REUA15_SPECSIG"/><signal id="REUA16_SPECSIG"/><signal id="reuregREUAWritten_18_and0000_SPECSIG" negated="ON"/><signal id="REUA17_SPECSIG"/></pterm><pterm id="FB11_43"><signal id="D7PIN_SPECSIG"/></pterm><pterm id="FB11_44"><signal id="RegReset"/><signal id="REUA16_SPECSIG"/></pterm><pterm id="FB11_45"><signal id="D0PIN_SPECSIG" negated="ON"/><signal id="REUA16_SPECSIG"/><signal id="reuregREUAWritten_18_and0000_SPECSIG"/></pterm><pterm id="FB11_46"><signal id="D0PIN_SPECSIG"/><signal id="RegReset" negated="ON"/><signal id="REUA16_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_18_and0000_SPECSIG"/></pterm><pterm id="FB11_47"><signal id="N_PZ_949"/><signal id="REUA16_SPECSIG"/><signal id="reuregREUAWritten_18_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten16_SPECSIG" negated="ON"/></pterm><pterm id="FB11_48"><signal id="RegReset" negated="ON"/><signal id="N_PZ_949"/><signal id="REUA16_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_18_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten16_SPECSIG"/></pterm><pterm id="FB11_49"><signal id="RegReset" negated="ON"/><signal id="N_PZ_949" negated="ON"/><signal id="REUA9_SPECSIG"/><signal id="REUA8_SPECSIG"/><signal id="N_PZ_1099"/><signal id="REUA10_SPECSIG"/><signal id="REUA11_SPECSIG"/><signal id="REUA12_SPECSIG"/><signal id="REUA13_SPECSIG"/><signal id="REUA14_SPECSIG"/><signal id="REUA15_SPECSIG"/><signal id="reuregREUAWritten_18_and0000_SPECSIG" negated="ON"/></pterm><pterm id="FB11_50"><signal id="D0PIN_SPECSIG"/><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB11_51"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_958" negated="ON"/><signal id="reuregREUAWritten8_SPECSIG"/></pterm><pterm id="FB11_52"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="REUA8_SPECSIG" negated="ON"/><signal id="N_PZ_1099"/></pterm><pterm id="FB11_53"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="REUA8_SPECSIG"/><signal id="N_PZ_1099" negated="ON"/></pterm><pterm id="FB11_54"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten8_SPECSIG"/></pterm></PAL><equation id="RD2_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB11_10"/></d1><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="ramRDOE_MCGLB_SPECSIG"/></oe><prld ptindx="GND"/></equation><equation id="RD3_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB11_13"/></d1><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="ramRDOE_MCGLB_SPECSIG"/></oe><prld ptindx="GND"/></equation><equation id="RD4_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB11_16"/></d1><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="ramRDOE_MCGLB_SPECSIG"/></oe><prld ptindx="GND"/></equation><equation id="RD5_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB11_19"/></d1><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="ramRDOE_MCGLB_SPECSIG"/></oe><prld ptindx="GND"/></equation><equation id="RD6_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB11_22"/></d1><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="ramRDOE_MCGLB_SPECSIG"/></oe><prld ptindx="GND"/></equation><equation id="reuregREUAWritten8_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB11_50"/><eq_pterm ptindx="FB11_54"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="REUA8_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB11_50"/><eq_pterm ptindx="FB11_51"/><eq_pterm ptindx="FB11_53"/><eq_pterm ptindx="FB11_52"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="REUA16_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB11_44"/><eq_pterm ptindx="FB11_45"/><eq_pterm ptindx="FB11_46"/><eq_pterm ptindx="FB11_47"/><eq_pterm ptindx="FB11_48"/><eq_pterm ptindx="FB11_49"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="REUA18_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB11_37"/><eq_pterm ptindx="FB11_38"/><eq_pterm ptindx="FB11_39"/><eq_pterm ptindx="FB11_40"/><eq_pterm ptindx="FB11_41"/><eq_pterm ptindx="FB11_42"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="REUA15_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB11_31"/><eq_pterm ptindx="FB11_32"/><eq_pterm ptindx="FB11_33"/><eq_pterm ptindx="FB11_34"/><eq_pterm ptindx="FB11_35"/><eq_pterm ptindx="FB11_36"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="REUA14_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB11_25"/><eq_pterm ptindx="FB11_26"/><eq_pterm ptindx="FB11_27"/><eq_pterm ptindx="FB11_28"/><eq_pterm ptindx="FB11_29"/><eq_pterm ptindx="FB11_30"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="RD7_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB11_43"/></d1><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><fastsig signal="ramRDOE_MCGLB_SPECSIG"/></oe><prld ptindx="GND"/></equation><equation id="REUA13_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB11_17"/><eq_pterm ptindx="FB11_18"/><eq_pterm ptindx="FB11_20"/><eq_pterm ptindx="FB11_21"/><eq_pterm ptindx="FB11_23"/><eq_pterm ptindx="FB11_24"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="REUA12_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB11_8"/><eq_pterm ptindx="FB11_9"/><eq_pterm ptindx="FB11_11"/><eq_pterm ptindx="FB11_12"/><eq_pterm ptindx="FB11_14"/><eq_pterm ptindx="FB11_15"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="REUA11_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB11_2"/><eq_pterm ptindx="FB11_3"/><eq_pterm ptindx="FB11_4"/><eq_pterm ptindx="FB11_5"/><eq_pterm ptindx="FB11_6"/><eq_pterm ptindx="FB11_7"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten11_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB11_0"/><eq_pterm ptindx="FB11_1"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB12" pinUse="4"><macrocell id="FB12_MC1" pin="FB12_MC1_PIN51" sigUse="15" signal="A4_SPECSIG"><eq_pterm ptindx="FB12_19"/><eq_pterm ptindx="FB12_20"/><eq_pterm ptindx="FB12_21"/><eq_pterm ptindx="FB12_23"/><eq_pterm ptindx="FB12_24"/><eq_pterm ptindx="FB12_22"/></macrocell><macrocell id="FB12_MC2" pin="FB12_MC2_PIN52" sigUse="14" signal="A3_SPECSIG"><eq_pterm ptindx="FB12_13"/><eq_pterm ptindx="FB12_14"/><eq_pterm ptindx="FB12_15"/><eq_pterm ptindx="FB12_17"/><eq_pterm ptindx="FB12_18"/><eq_pterm ptindx="FB12_16"/></macrocell><macrocell id="FB12_MC3" pin="FB12_MC3_PIN53" sigUse="13" signal="A2_SPECSIG"><eq_pterm ptindx="FB12_6"/><eq_pterm ptindx="FB12_8"/><eq_pterm ptindx="FB12_9"/><eq_pterm ptindx="FB12_11"/><eq_pterm ptindx="FB12_12"/><eq_pterm ptindx="FB12_10"/></macrocell><macrocell id="FB12_MC4"/><macrocell id="FB12_MC5" pin="FB12_MC5_PIN54" sigUse="12" signal="A1_SPECSIG"><eq_pterm ptindx="FB12_0"/><eq_pterm ptindx="FB12_5"/><eq_pterm ptindx="FB12_2"/><eq_pterm ptindx="FB12_1"/><eq_pterm ptindx="FB12_4"/><eq_pterm ptindx="FB12_3"/></macrocell><macrocell id="FB12_MC6"/><macrocell id="FB12_MC7"/><macrocell id="FB12_MC8"/><macrocell id="FB12_MC9"/><macrocell id="FB12_MC10"/><macrocell id="FB12_MC11"/><macrocell id="FB12_MC12" sigUse="4" signal="reuregREUAWritten4_SPECSIG"><eq_pterm ptindx="FB12_39"/><eq_pterm ptindx="FB12_40"/></macrocell><macrocell id="FB12_MC13" sigUse="12" signal="REUA4_SPECSIG"><eq_pterm ptindx="FB12_33"/><eq_pterm ptindx="FB12_34"/><eq_pterm ptindx="FB12_35"/><eq_pterm ptindx="FB12_37"/><eq_pterm ptindx="FB12_38"/><eq_pterm ptindx="FB12_36"/></macrocell><macrocell id="FB12_MC14" sigUse="10" signal="REUA9_SPECSIG"><eq_pterm ptindx="FB12_27"/><eq_pterm ptindx="FB12_29"/><eq_pterm ptindx="FB12_32"/><eq_pterm ptindx="FB12_30"/><eq_pterm ptindx="FB12_31"/></macrocell><macrocell id="FB12_MC15" sigUse="4" signal="reuregREUAWritten9_SPECSIG"><eq_pterm ptindx="FB12_27"/><eq_pterm ptindx="FB12_28"/></macrocell><macrocell id="FB12_MC16" sigUse="4" signal="reuregREUAWritten12_SPECSIG"><eq_pterm ptindx="FB12_25"/><eq_pterm ptindx="FB12_26"/></macrocell><fbinput id="FB12_I1" signal="A0_SPECSIG"/><fbinput id="FB12_I2" signal="A1_SPECSIG"/><fbinput id="FB12_I3" signal="A2_SPECSIG"/><fbinput id="FB12_I4" signal="A3_SPECSIG"/><fbinput id="FB12_I5" signal="A4_SPECSIG"/><fbinput id="FB12_I6" signal="BA"/><fbinput id="FB12_I7" signal="D1_SPECSIG"/><fbinput fbk="PIN" id="FB12_I8" signal="D1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB12_I9" signal="D2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB12_I10" signal="D3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB12_I11" signal="D4PIN_SPECSIG"/><fbinput id="FB12_I12" signal="N_PZ_1099"/><fbinput id="FB12_I13" signal="N_PZ_816"/><fbinput id="FB12_I14" signal="N_PZ_833"/><fbinput id="FB12_I15" signal="N_PZ_953"/><fbinput id="FB12_I16" signal="N_PZ_954"/><fbinput id="FB12_I17" signal="N_PZ_958"/><fbinput id="FB12_I18" signal="PHI2"/><fbinput id="FB12_I19" signal="REUA0_SPECSIG"/><fbinput id="FB12_I20" signal="REUA1_SPECSIG"/><fbinput id="FB12_I21" signal="REUA2_SPECSIG"/><fbinput id="FB12_I22" signal="REUA3_SPECSIG"/><fbinput id="FB12_I23" signal="REUA4_SPECSIG"/><fbinput id="FB12_I24" signal="REUA8_SPECSIG"/><fbinput id="FB12_I25" signal="REUA9_SPECSIG"/><fbinput id="FB12_I26" signal="RegReset"/><fbinput id="FB12_I27" signal="nDMA"/><fbinput id="FB12_I28" signal="reuregCAWritten2_SPECSIG"/><fbinput id="FB12_I29" signal="reuregCAWritten3_SPECSIG"/><fbinput id="FB12_I30" signal="reuregCAWritten4_SPECSIG"/><fbinput id="FB12_I31" signal="reuregCA_7_and0001_SPECSIG"/><fbinput id="FB12_I32" signal="reuregIncMode0_SPECSIG"/><fbinput id="FB12_I33" signal="reuregIncMode1_SPECSIG"/><fbinput id="FB12_I34" signal="reuregREUAWritten12_SPECSIG"/><fbinput id="FB12_I35" signal="reuregREUAWritten4_SPECSIG"/><fbinput id="FB12_I36" signal="reuregREUAWritten9_SPECSIG"/><fbinput id="FB12_I37" signal="reuregREUAWritten_15_and0000_SPECSIG"/><fbinput id="FB12_I38" signal="reuregREUAWritten_7_and0000_SPECSIG"/><PAL><pterm id="FB12_0"><signal id="RegReset" negated="ON"/><signal id="D1PIN_SPECSIG"/><signal id="reuregCA_7_and0001_SPECSIG"/></pterm><pterm id="FB12_1"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="reuregIncMode1_SPECSIG"/><signal id="N_PZ_954"/><signal id="A1_SPECSIG"/></pterm><pterm id="FB12_2"><signal id="RegReset" negated="ON"/><signal id="N_PZ_816"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A1_SPECSIG"/></pterm><pterm id="FB12_3"><signal id="RegReset" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/><signal id="reuregIncMode1_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A1_SPECSIG"/></pterm><pterm id="FB12_4"><signal id="RegReset" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/><signal id="reuregIncMode1_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A1_SPECSIG" negated="ON"/></pterm><pterm id="FB12_5"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954" negated="ON"/><signal id="reuregCAWritten1_SPECSIG"/></pterm><pterm id="FB12_6"><signal id="RegReset"/><signal id="A2_SPECSIG"/></pterm><pterm id="FB12_7"><signal id="nDMA" negated="ON"/><signal id="BA"/><signal id="PHI2"/></pterm><pterm id="FB12_8"><signal id="D2PIN_SPECSIG" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG"/><signal id="A2_SPECSIG"/></pterm><pterm id="FB12_9"><signal id="RegReset" negated="ON"/><signal id="D2PIN_SPECSIG"/><signal id="reuregCA_7_and0001_SPECSIG"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB12_10"><signal id="RegReset" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/><signal id="reuregIncMode1_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A1_SPECSIG"/></pterm><pterm id="FB12_11"><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954" negated="ON"/><signal id="A2_SPECSIG"/><signal id="reuregCAWritten2_SPECSIG" negated="ON"/></pterm><pterm id="FB12_12"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="reuregCAWritten2_SPECSIG"/></pterm><pterm id="FB12_13"><signal id="RegReset"/><signal id="A3_SPECSIG"/></pterm><pterm id="FB12_14"><signal id="D3PIN_SPECSIG" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG"/><signal id="A3_SPECSIG"/></pterm><pterm id="FB12_15"><signal id="RegReset" negated="ON"/><signal id="D3PIN_SPECSIG"/><signal id="reuregCA_7_and0001_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/></pterm><pterm id="FB12_16"><signal id="RegReset" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/><signal id="reuregIncMode1_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG"/></pterm><pterm id="FB12_17"><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954" negated="ON"/><signal id="A3_SPECSIG"/><signal id="reuregCAWritten3_SPECSIG" negated="ON"/></pterm><pterm id="FB12_18"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="reuregCAWritten3_SPECSIG"/></pterm><pterm id="FB12_19"><signal id="RegReset"/><signal id="A4_SPECSIG"/></pterm><pterm id="FB12_20"><signal id="D4PIN_SPECSIG" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG"/><signal id="A4_SPECSIG"/></pterm><pterm id="FB12_21"><signal id="RegReset" negated="ON"/><signal id="D4PIN_SPECSIG"/><signal id="reuregCA_7_and0001_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/></pterm><pterm id="FB12_22"><signal id="RegReset" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/><signal id="reuregIncMode1_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A1_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A3_SPECSIG"/></pterm><pterm id="FB12_23"><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954" negated="ON"/><signal id="A4_SPECSIG"/><signal id="reuregCAWritten4_SPECSIG" negated="ON"/></pterm><pterm id="FB12_24"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="reuregCAWritten4_SPECSIG"/></pterm><pterm id="FB12_25"><signal id="RegReset" negated="ON"/><signal id="D4PIN_SPECSIG"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB12_26"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten12_SPECSIG"/></pterm><pterm id="FB12_27"><signal id="RegReset" negated="ON"/><signal id="D1PIN_SPECSIG"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB12_28"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten9_SPECSIG"/></pterm><pterm id="FB12_29"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten9_SPECSIG"/><signal id="N_PZ_958" negated="ON"/></pterm><pterm id="FB12_30"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="REUA9_SPECSIG"/><signal id="REUA8_SPECSIG" negated="ON"/><signal id="N_PZ_1099"/></pterm><pterm id="FB12_31"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="REUA9_SPECSIG" negated="ON"/><signal id="REUA8_SPECSIG"/><signal id="N_PZ_1099"/></pterm><pterm id="FB12_32"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="REUA9_SPECSIG"/><signal id="N_PZ_1099" negated="ON"/></pterm><pterm id="FB12_33"><signal id="RegReset"/><signal id="REUA4_SPECSIG"/></pterm><pterm id="FB12_34"><signal id="D4PIN_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/><signal id="REUA4_SPECSIG"/></pterm><pterm id="FB12_35"><signal id="RegReset" negated="ON"/><signal id="D4PIN_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/><signal id="REUA4_SPECSIG" negated="ON"/></pterm><pterm id="FB12_36"><signal id="RegReset" negated="ON"/><signal id="REUA0_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregIncMode0_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="N_PZ_833"/><signal id="REUA1_SPECSIG"/><signal id="REUA2_SPECSIG"/><signal id="REUA3_SPECSIG"/></pterm><pterm id="FB12_37"><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953" negated="ON"/><signal id="REUA4_SPECSIG"/><signal id="reuregREUAWritten4_SPECSIG" negated="ON"/></pterm><pterm id="FB12_38"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953" negated="ON"/><signal id="REUA4_SPECSIG" negated="ON"/><signal id="reuregREUAWritten4_SPECSIG"/></pterm><pterm id="FB12_39"><signal id="RegReset" negated="ON"/><signal id="D4PIN_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/></pterm><pterm id="FB12_40"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten4_SPECSIG"/></pterm></PAL><bct id="FB12_bct7" use="CTE"><eq_pterm ptindx="FB12_7"/></bct><equation id="A4_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB12_19"/><eq_pterm ptindx="FB12_20"/><eq_pterm ptindx="FB12_21"/><eq_pterm ptindx="FB12_23"/><eq_pterm ptindx="FB12_24"/><eq_pterm ptindx="FB12_22"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB12_7"/></oe><prld ptindx="GND"/></equation><equation id="A3_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB12_13"/><eq_pterm ptindx="FB12_14"/><eq_pterm ptindx="FB12_15"/><eq_pterm ptindx="FB12_17"/><eq_pterm ptindx="FB12_18"/><eq_pterm ptindx="FB12_16"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB12_7"/></oe><prld ptindx="GND"/></equation><equation id="A2_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB12_6"/><eq_pterm ptindx="FB12_8"/><eq_pterm ptindx="FB12_9"/><eq_pterm ptindx="FB12_11"/><eq_pterm ptindx="FB12_12"/><eq_pterm ptindx="FB12_10"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB12_7"/></oe><prld ptindx="GND"/></equation><equation id="A1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB12_0"/><eq_pterm ptindx="FB12_5"/><eq_pterm ptindx="FB12_2"/><eq_pterm ptindx="FB12_1"/><eq_pterm ptindx="FB12_4"/><eq_pterm ptindx="FB12_3"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB12_7"/></oe><prld ptindx="GND"/></equation><equation id="reuregREUAWritten4_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB12_39"/><eq_pterm ptindx="FB12_40"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="REUA4_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB12_33"/><eq_pterm ptindx="FB12_34"/><eq_pterm ptindx="FB12_35"/><eq_pterm ptindx="FB12_37"/><eq_pterm ptindx="FB12_38"/><eq_pterm ptindx="FB12_36"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="REUA9_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB12_27"/><eq_pterm ptindx="FB12_29"/><eq_pterm ptindx="FB12_32"/><eq_pterm ptindx="FB12_30"/><eq_pterm ptindx="FB12_31"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten9_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB12_27"/><eq_pterm ptindx="FB12_28"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten12_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB12_25"/><eq_pterm ptindx="FB12_26"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB13" pinUse="4"><macrocell id="FB13_MC1" sigUse="4" signal="reuregREUAWritten13_SPECSIG"><eq_pterm ptindx="FB13_39"/><eq_pterm ptindx="FB13_41"/></macrocell><macrocell id="FB13_MC2" sigUse="3" signal="ramS1_SPECSIG"><eq_pterm ptindx="FB13_38"/><eq_pterm ptindx="FB13_36"/></macrocell><macrocell id="FB13_MC3" pin="FB13_MC3_PIN112" sigUse="5" signal="RA0_SPECSIG"><eq_pterm ptindx="FB13_0"/><eq_pterm ptindx="FB13_1"/></macrocell><macrocell id="FB13_MC4" pin="FB13_MC4_PIN113" sigUse="5" signal="RA1_SPECSIG"><eq_pterm ptindx="FB13_2"/><eq_pterm ptindx="FB13_3"/></macrocell><macrocell id="FB13_MC5" sigUse="6" signal="ramS0_SPECSIG"><eq_pterm ptindx="FB13_35"/><eq_pterm ptindx="FB13_36"/><eq_pterm ptindx="FB13_37"/></macrocell><macrocell id="FB13_MC6" sigUse="4" signal="ramS2_SPECSIG"><eq_pterm ptindx="FB13_34"/><eq_pterm ptindx="FB13_33"/></macrocell><macrocell id="FB13_MC7" sigUse="4" signal="ramInitDone_SPECSIG"><eq_pterm ptindx="FB13_28"/></macrocell><macrocell id="FB13_MC8" sigUse="4" signal="reuregREUAWritten7_SPECSIG"><eq_pterm ptindx="FB13_31"/><eq_pterm ptindx="FB13_32"/></macrocell><macrocell id="FB13_MC9" sigUse="4" signal="reuregREUAWritten6_SPECSIG"><eq_pterm ptindx="FB13_29"/><eq_pterm ptindx="FB13_30"/></macrocell><macrocell id="FB13_MC10" sigUse="4" signal="reuregREUAWritten5_SPECSIG"><eq_pterm ptindx="FB13_26"/><eq_pterm ptindx="FB13_27"/></macrocell><macrocell id="FB13_MC11" sigUse="10" signal="N_PZ_1099"><eq_pterm ptindx="FB13_40"/></macrocell><macrocell id="FB13_MC12" pin="FB13_MC12_PIN114" sigUse="5" signal="RA2_SPECSIG"><eq_pterm ptindx="FB13_4"/><eq_pterm ptindx="FB13_5"/></macrocell><macrocell id="FB13_MC13" pin="FB13_MC13_PIN115" sigUse="5" signal="RA3_SPECSIG"><eq_pterm ptindx="FB13_6"/><eq_pterm ptindx="FB13_7"/></macrocell><macrocell id="FB13_MC14" sigUse="15" signal="REUA7_SPECSIG"><eq_pterm ptindx="FB13_20"/><eq_pterm ptindx="FB13_21"/><eq_pterm ptindx="FB13_22"/><eq_pterm ptindx="FB13_24"/><eq_pterm ptindx="FB13_25"/><eq_pterm ptindx="FB13_23"/></macrocell><macrocell id="FB13_MC15" sigUse="14" signal="REUA6_SPECSIG"><eq_pterm ptindx="FB13_14"/><eq_pterm ptindx="FB13_15"/><eq_pterm ptindx="FB13_16"/><eq_pterm ptindx="FB13_18"/><eq_pterm ptindx="FB13_19"/><eq_pterm ptindx="FB13_17"/></macrocell><macrocell id="FB13_MC16" sigUse="13" signal="REUA5_SPECSIG"><eq_pterm ptindx="FB13_8"/><eq_pterm ptindx="FB13_9"/><eq_pterm ptindx="FB13_10"/><eq_pterm ptindx="FB13_12"/><eq_pterm ptindx="FB13_13"/><eq_pterm ptindx="FB13_11"/></macrocell><fbinput fbk="PIN" id="FB13_I1" signal="D5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB13_I2" signal="D6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB13_I3" signal="D7PIN_SPECSIG"/><fbinput id="FB13_I4" signal="N_PZ_833"/><fbinput id="FB13_I5" signal="N_PZ_953"/><fbinput id="FB13_I6" signal="REUA0_SPECSIG"/><fbinput id="FB13_I7" signal="REUA10_SPECSIG"/><fbinput id="FB13_I8" signal="REUA11_SPECSIG"/><fbinput id="FB13_I9" signal="REUA12_SPECSIG"/><fbinput id="FB13_I10" signal="REUA1_SPECSIG"/><fbinput id="FB13_I11" signal="REUA2_SPECSIG"/><fbinput id="FB13_I12" signal="REUA3_SPECSIG"/><fbinput id="FB13_I13" signal="REUA4_SPECSIG"/><fbinput id="FB13_I14" signal="REUA5_SPECSIG"/><fbinput id="FB13_I15" signal="REUA6_SPECSIG"/><fbinput id="FB13_I16" signal="REUA7_SPECSIG"/><fbinput id="FB13_I17" signal="REUA9_SPECSIG"/><fbinput id="FB13_I18" signal="RegReset"/><fbinput id="FB13_I19" signal="ramInitDone_SPECSIG"/><fbinput id="FB13_I20" signal="ramPHI2r0_SPECSIG"/><fbinput id="FB13_I21" signal="ramPHI2r1_SPECSIG"/><fbinput id="FB13_I22" signal="ramPORDone_SPECSIG"/><fbinput id="FB13_I23" signal="ramS0_SPECSIG"/><fbinput id="FB13_I24" signal="ramS1_SPECSIG"/><fbinput id="FB13_I25" signal="ramS2_SPECSIG"/><fbinput id="FB13_I26" signal="reuregIncMode0_SPECSIG"/><fbinput id="FB13_I27" signal="reuregREUAWritten13_SPECSIG"/><fbinput id="FB13_I28" signal="reuregREUAWritten5_SPECSIG"/><fbinput id="FB13_I29" signal="reuregREUAWritten6_SPECSIG"/><fbinput id="FB13_I30" signal="reuregREUAWritten7_SPECSIG"/><fbinput id="FB13_I31" signal="reuregREUAWritten_15_and0000_SPECSIG"/><fbinput id="FB13_I32" signal="reuregREUAWritten_7_and0000_SPECSIG"/><PAL><pterm id="FB13_0"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA0_SPECSIG"/></pterm><pterm id="FB13_1"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA9_SPECSIG"/></pterm><pterm id="FB13_2"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA1_SPECSIG"/></pterm><pterm id="FB13_3"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA10_SPECSIG"/></pterm><pterm id="FB13_4"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA2_SPECSIG"/></pterm><pterm id="FB13_5"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA11_SPECSIG"/></pterm><pterm id="FB13_6"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA3_SPECSIG"/></pterm><pterm id="FB13_7"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA12_SPECSIG"/></pterm><pterm id="FB13_8"><signal id="RegReset"/><signal id="REUA5_SPECSIG"/></pterm><pterm id="FB13_9"><signal id="D5PIN_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/><signal id="REUA5_SPECSIG"/></pterm><pterm id="FB13_10"><signal id="RegReset" negated="ON"/><signal id="D5PIN_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/><signal id="REUA5_SPECSIG" negated="ON"/></pterm><pterm id="FB13_11"><signal id="RegReset" negated="ON"/><signal id="REUA0_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregIncMode0_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="N_PZ_833"/><signal id="REUA1_SPECSIG"/><signal id="REUA2_SPECSIG"/><signal id="REUA3_SPECSIG"/><signal id="REUA4_SPECSIG"/></pterm><pterm id="FB13_12"><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953" negated="ON"/><signal id="REUA5_SPECSIG"/><signal id="reuregREUAWritten5_SPECSIG" negated="ON"/></pterm><pterm id="FB13_13"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953" negated="ON"/><signal id="REUA5_SPECSIG" negated="ON"/><signal id="reuregREUAWritten5_SPECSIG"/></pterm><pterm id="FB13_14"><signal id="RegReset"/><signal id="REUA6_SPECSIG"/></pterm><pterm id="FB13_15"><signal id="D6PIN_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/><signal id="REUA6_SPECSIG"/></pterm><pterm id="FB13_16"><signal id="RegReset" negated="ON"/><signal id="D6PIN_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/><signal id="REUA6_SPECSIG" negated="ON"/></pterm><pterm id="FB13_17"><signal id="RegReset" negated="ON"/><signal id="REUA0_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregIncMode0_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="N_PZ_833"/><signal id="REUA1_SPECSIG"/><signal id="REUA2_SPECSIG"/><signal id="REUA3_SPECSIG"/><signal id="REUA4_SPECSIG"/><signal id="REUA5_SPECSIG"/></pterm><pterm id="FB13_18"><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953" negated="ON"/><signal id="REUA6_SPECSIG"/><signal id="reuregREUAWritten6_SPECSIG" negated="ON"/></pterm><pterm id="FB13_19"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953" negated="ON"/><signal id="REUA6_SPECSIG" negated="ON"/><signal id="reuregREUAWritten6_SPECSIG"/></pterm><pterm id="FB13_20"><signal id="RegReset"/><signal id="REUA7_SPECSIG"/></pterm><pterm id="FB13_21"><signal id="D7PIN_SPECSIG" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/><signal id="REUA7_SPECSIG"/></pterm><pterm id="FB13_22"><signal id="RegReset" negated="ON"/><signal id="D7PIN_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/><signal id="REUA7_SPECSIG" negated="ON"/></pterm><pterm id="FB13_23"><signal id="RegReset" negated="ON"/><signal id="REUA0_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregIncMode0_SPECSIG" negated="ON"/><signal id="N_PZ_953"/><signal id="N_PZ_833"/><signal id="REUA1_SPECSIG"/><signal id="REUA2_SPECSIG"/><signal id="REUA3_SPECSIG"/><signal id="REUA4_SPECSIG"/><signal id="REUA5_SPECSIG"/><signal id="REUA6_SPECSIG"/></pterm><pterm id="FB13_24"><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953" negated="ON"/><signal id="REUA7_SPECSIG"/><signal id="reuregREUAWritten7_SPECSIG" negated="ON"/></pterm><pterm id="FB13_25"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="N_PZ_953" negated="ON"/><signal id="REUA7_SPECSIG" negated="ON"/><signal id="reuregREUAWritten7_SPECSIG"/></pterm><pterm id="FB13_26"><signal id="RegReset" negated="ON"/><signal id="D5PIN_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/></pterm><pterm id="FB13_27"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten5_SPECSIG"/></pterm><pterm id="FB13_28"><signal id="ramS2_SPECSIG"/><signal id="ramS0_SPECSIG"/><signal id="ramS1_SPECSIG"/><signal id="ramInitDone_SPECSIG" negated="ON"/></pterm><pterm id="FB13_29"><signal id="RegReset" negated="ON"/><signal id="D6PIN_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/></pterm><pterm id="FB13_30"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten6_SPECSIG"/></pterm><pterm id="FB13_31"><signal id="RegReset" negated="ON"/><signal id="D7PIN_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/></pterm><pterm id="FB13_32"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten7_SPECSIG"/></pterm><pterm id="FB13_33"><signal id="ramS0_SPECSIG"/><signal id="ramPORDone_SPECSIG"/><signal id="ramS1_SPECSIG"/></pterm><pterm id="FB13_34"><signal id="ramS2_SPECSIG"/><signal id="ramPORDone_SPECSIG" negated="ON"/></pterm><pterm id="FB13_35"><signal id="ramS2_SPECSIG"/><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramPORDone_SPECSIG"/></pterm><pterm id="FB13_36"><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramPORDone_SPECSIG"/><signal id="ramS1_SPECSIG"/></pterm><pterm id="FB13_37"><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramPORDone_SPECSIG"/><signal id="ramPHI2r0_SPECSIG" negated="ON"/><signal id="ramPHI2r1_SPECSIG"/></pterm><pterm id="FB13_38"><signal id="ramS0_SPECSIG"/><signal id="ramPORDone_SPECSIG"/><signal id="ramS1_SPECSIG" negated="ON"/></pterm><pterm id="FB13_39"><signal id="RegReset" negated="ON"/><signal id="D5PIN_SPECSIG"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB13_40"><signal id="REUA0_SPECSIG"/><signal id="reuregIncMode0_SPECSIG" negated="ON"/><signal id="N_PZ_833"/><signal id="REUA1_SPECSIG"/><signal id="REUA2_SPECSIG"/><signal id="REUA3_SPECSIG"/><signal id="REUA4_SPECSIG"/><signal id="REUA5_SPECSIG"/><signal id="REUA6_SPECSIG"/><signal id="REUA7_SPECSIG"/></pterm><pterm id="FB13_41"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten13_SPECSIG"/></pterm></PAL><equation id="reuregREUAWritten13_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB13_39"/><eq_pterm ptindx="FB13_41"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="ramS1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB13_38"/><eq_pterm ptindx="FB13_36"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="RA0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB13_0"/><eq_pterm ptindx="FB13_1"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="RA1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB13_2"/><eq_pterm ptindx="FB13_3"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="ramS0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB13_35"/><eq_pterm ptindx="FB13_36"/><eq_pterm ptindx="FB13_37"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="ramS2_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB13_34"/><eq_pterm ptindx="FB13_33"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="ramInitDone_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB13_28"/></d1><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB13_31"/><eq_pterm ptindx="FB13_32"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten6_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB13_29"/><eq_pterm ptindx="FB13_30"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten5_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB13_26"/><eq_pterm ptindx="FB13_27"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="N_PZ_1099"><d1><eq_pterm ptindx="FB13_40"/></d1></equation><equation id="RA2_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB13_4"/><eq_pterm ptindx="FB13_5"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="RA3_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB13_6"/><eq_pterm ptindx="FB13_7"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="REUA7_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB13_20"/><eq_pterm ptindx="FB13_21"/><eq_pterm ptindx="FB13_22"/><eq_pterm ptindx="FB13_24"/><eq_pterm ptindx="FB13_25"/><eq_pterm ptindx="FB13_23"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="REUA6_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB13_14"/><eq_pterm ptindx="FB13_15"/><eq_pterm ptindx="FB13_16"/><eq_pterm ptindx="FB13_18"/><eq_pterm ptindx="FB13_19"/><eq_pterm ptindx="FB13_17"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="REUA5_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB13_8"/><eq_pterm ptindx="FB13_9"/><eq_pterm ptindx="FB13_10"/><eq_pterm ptindx="FB13_12"/><eq_pterm ptindx="FB13_13"/><eq_pterm ptindx="FB13_11"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB14" pinUse="6"><macrocell id="FB14_MC1" pin="FB14_MC1_PIN111" sigUse="13" signal="A9_SPECSIG"><eq_pterm ptindx="FB14_14"/><eq_pterm ptindx="FB14_13"/><eq_pterm ptindx="FB14_12"/><eq_pterm ptindx="FB14_11"/><eq_pterm ptindx="FB14_10"/></macrocell><macrocell id="FB14_MC2" pin="FB14_MC2_PIN110" sigUse="12" signal="A8_SPECSIG"><eq_pterm ptindx="FB14_9"/><eq_pterm ptindx="FB14_8"/><eq_pterm ptindx="FB14_6"/><eq_pterm ptindx="FB14_5"/></macrocell><macrocell id="FB14_MC3" pin="FB14_MC3_PIN107" sigUse="11" signal="A0_SPECSIG"><eq_pterm ptindx="FB14_0"/><eq_pterm ptindx="FB14_4"/><eq_pterm ptindx="FB14_2"/><eq_pterm ptindx="FB14_1"/><eq_pterm ptindx="FB14_3"/></macrocell><macrocell id="FB14_MC4" pin="FB14_MC4_PIN106" sigUse="10" signal="nWE"><eq_pterm ptindx="FB14_19"/><eq_pterm ptindx="FB14_21"/><eq_pterm ptindx="FB14_15"/><eq_pterm ptindx="FB14_23"/><eq_pterm ptindx="FB14_24"/><eq_pterm ptindx="FB14_22"/><eq_pterm ptindx="FB14_25"/></macrocell><macrocell id="FB14_MC5" pin="FB14_MC5_PIN105" sigUse="4" signal="nDMA"><eq_pterm ptindx="FB14_19"/><eq_pterm ptindx="FB14_15"/></macrocell><macrocell id="FB14_MC6"/><macrocell id="FB14_MC7"/><macrocell id="FB14_MC8"/><macrocell id="FB14_MC9" sigUse="3" signal="N_PZ_949"><eq_pterm ptindx="FB14_34"/></macrocell><macrocell id="FB14_MC10" sigUse="4" signal="RegReset"><eq_pterm ptindx="FB14_47"/><eq_pterm ptindx="FB14_48"/></macrocell><macrocell id="FB14_MC11" sigUse="5" signal="N_PZ_833"><eq_pterm ptindx="FB14_45"/><eq_pterm ptindx="FB14_46"/><eq_pterm ptindx="FB14_44"/></macrocell><macrocell id="FB14_MC12" sigUse="9" signal="dmaseqXferEnd8_SPECSIG"><eq_pterm ptindx="FB14_40"/><eq_pterm ptindx="FB14_42"/><eq_pterm ptindx="FB14_43"/><eq_pterm ptindx="FB14_41"/><eq_pterm ptindx="FB14_39"/></macrocell><macrocell id="FB14_MC13" pin="FB14_MC13_PIN104" sigUse="6" signal="nRAS"><eq_pterm ptindx="FB14_17"/><eq_pterm ptindx="FB14_16"/><eq_pterm ptindx="FB14_18"/><eq_pterm ptindx="FB14_20"/></macrocell><macrocell id="FB14_MC14" sigUse="8" signal="N_PZ_816"><eq_pterm ptindx="FB14_37"/><eq_pterm ptindx="FB14_36"/><eq_pterm ptindx="FB14_38"/><eq_pterm ptindx="FB14_39"/></macrocell><macrocell id="FB14_MC15" sigUse="7" signal="RAMWR"><eq_pterm ptindx="FB14_32"/><eq_pterm ptindx="FB14_35"/><eq_pterm ptindx="FB14_33"/></macrocell><macrocell id="FB14_MC16" sigUse="9" signal="RAMRD"><eq_pterm ptindx="FB14_28"/><eq_pterm ptindx="FB14_15"/><eq_pterm ptindx="FB14_30"/><eq_pterm ptindx="FB14_31"/><eq_pterm ptindx="FB14_29"/><eq_pterm ptindx="FB14_26"/><eq_pterm ptindx="FB14_27"/></macrocell><fbinput id="FB14_I1" signal="A0_SPECSIG"/><fbinput id="FB14_I2" signal="A8_SPECSIG"/><fbinput id="FB14_I3" signal="A9_SPECSIG"/><fbinput id="FB14_I4" signal="BA"/><fbinput id="FB14_I5" signal="D0_SPECSIG"/><fbinput fbk="PIN" id="FB14_I6" signal="D0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB14_I7" signal="D1PIN_SPECSIG"/><fbinput id="FB14_I8" signal="Length1"/><fbinput id="FB14_I9" signal="N_PZ_1010"/><fbinput id="FB14_I10" signal="N_PZ_816"/><fbinput id="FB14_I11" signal="N_PZ_954"/><fbinput id="FB14_I12" signal="N_PZ_990"/><fbinput id="FB14_I13" signal="PHI2"/><fbinput id="FB14_I14" signal="RAMRD"/><fbinput id="FB14_I15" signal="RAMWR"/><fbinput id="FB14_I16" signal="RegReset"/><fbinput id="FB14_I17" signal="XferType0_SPECSIG"/><fbinput id="FB14_I18" signal="XferType1_SPECSIG"/><fbinput id="FB14_I19" signal="dmaseqBAr_SPECSIG"/><fbinput id="FB14_I20" signal="dmaseqDMAr_SPECSIG"/><fbinput id="FB14_I21" signal="dmaseqEqualr_SPECSIG"/><fbinput id="FB14_I22" signal="dmaseqXferEnd8_SPECSIG"/><fbinput id="FB14_I23" signal="dmaseqnRESETr1_SPECSIG"/><fbinput id="FB14_I24" signal="dmaseqnRESETr_0_SPECSIG"/><fbinput id="FB14_I25" signal="nDMA"/><fbinput id="FB14_I26" signal="nWE"/><fbinput id="FB14_I27" signal="ramInitDone_SPECSIG"/><fbinput id="FB14_I28" signal="ramS0_SPECSIG"/><fbinput id="FB14_I29" signal="ramS1_SPECSIG"/><fbinput id="FB14_I30" signal="ramS2_SPECSIG"/><fbinput id="FB14_I31" signal="reuregAutoloadEN_SPECSIG"/><fbinput id="FB14_I32" signal="reuregCAWritten8_SPECSIG"/><fbinput id="FB14_I33" signal="reuregCAWritten9_SPECSIG"/><fbinput id="FB14_I34" signal="reuregCA_15_and0000_SPECSIG"/><fbinput id="FB14_I35" signal="reuregCA_7_and0001_SPECSIG"/><fbinput id="FB14_I36" signal="reuregExecute1_SPECSIG"/><fbinput id="FB14_I37" signal="reuregExecute8_SPECSIG"/><fbinput id="FB14_I38" signal="reuregIncMode1_SPECSIG"/><PAL><pterm id="FB14_0"><signal id="D0PIN_SPECSIG"/><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG"/></pterm><pterm id="FB14_1"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/><signal id="reuregIncMode1_SPECSIG"/><signal id="N_PZ_954"/></pterm><pterm id="FB14_2"><signal id="RegReset" negated="ON"/><signal id="N_PZ_816"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/><signal id="N_PZ_954"/></pterm><pterm id="FB14_3"><signal id="RegReset" negated="ON"/><signal id="N_PZ_816" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/><signal id="reuregIncMode1_SPECSIG" negated="ON"/><signal id="N_PZ_954"/></pterm><pterm id="FB14_4"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954" negated="ON"/><signal id="reuregCAWritten0_SPECSIG"/></pterm><pterm id="FB14_5"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A8_SPECSIG" negated="ON"/><signal id="reuregCA_15_and0000_SPECSIG"/></pterm><pterm id="FB14_6"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A8_SPECSIG"/><signal id="reuregCA_15_and0000_SPECSIG" negated="ON"/></pterm><pterm id="FB14_7"><signal id="nDMA" negated="ON"/><signal id="BA"/><signal id="PHI2"/></pterm><pterm id="FB14_8"><signal id="RegReset" negated="ON"/><signal id="reuregCAWritten8_SPECSIG"/><signal id="N_PZ_990"/></pterm><pterm id="FB14_9"><signal id="D0PIN_SPECSIG"/><signal id="RegReset" negated="ON"/><signal id="N_PZ_1010"/></pterm><pterm id="FB14_10"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A8_SPECSIG" negated="ON"/><signal id="reuregCA_15_and0000_SPECSIG"/><signal id="A9_SPECSIG"/></pterm><pterm id="FB14_11"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="A8_SPECSIG"/><signal id="reuregCA_15_and0000_SPECSIG"/><signal id="A9_SPECSIG" negated="ON"/></pterm><pterm id="FB14_12"><signal id="RegReset" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG" negated="ON"/><signal id="N_PZ_954"/><signal id="reuregCA_15_and0000_SPECSIG" negated="ON"/><signal id="A9_SPECSIG"/></pterm><pterm id="FB14_13"><signal id="RegReset" negated="ON"/><signal id="N_PZ_990"/><signal id="reuregCAWritten9_SPECSIG"/></pterm><pterm id="FB14_14"><signal id="RegReset" negated="ON"/><signal id="D1PIN_SPECSIG"/><signal id="N_PZ_1010"/></pterm><pterm id="FB14_15"><signal id="nDMA"/><signal id="reuregExecute8_SPECSIG" negated="ON"/><signal id="reuregExecute1_SPECSIG" negated="ON"/></pterm><pterm id="FB14_16"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG"/><signal id="ramS1_SPECSIG"/></pterm><pterm id="FB14_17"><signal id="ramS2_SPECSIG"/><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/></pterm><pterm id="FB14_18"><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="RAMWR"/><signal id="ramInitDone_SPECSIG"/></pterm><pterm id="FB14_19"><signal id="nDMA" negated="ON"/><signal id="dmaseqXferEnd8_SPECSIG"/></pterm><pterm id="FB14_20"><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="ramInitDone_SPECSIG"/><signal id="RAMRD"/></pterm><pterm id="FB14_21"><signal id="nDMA"/><signal id="XferType0_SPECSIG" negated="ON"/><signal id="XferType1_SPECSIG"/></pterm><pterm id="FB14_22"><signal id="nDMA" negated="ON"/><signal id="dmaseqXferEnd8_SPECSIG"/><signal id="dmaseqnRESETr_0_SPECSIG"/><signal id="XferType0_SPECSIG"/><signal id="XferType1_SPECSIG" negated="ON"/><signal id="BA" negated="ON"/><signal id="nWE"/></pterm><pterm id="FB14_23"><signal id="dmaseqXferEnd8_SPECSIG" negated="ON"/><signal id="XferType0_SPECSIG" negated="ON"/><signal id="XferType1_SPECSIG"/></pterm><pterm id="FB14_24"><signal id="nDMA" negated="ON"/><signal id="dmaseqXferEnd8_SPECSIG" negated="ON"/><signal id="XferType0_SPECSIG"/><signal id="XferType1_SPECSIG" negated="ON"/><signal id="BA"/><signal id="nWE"/></pterm><pterm id="FB14_25"><signal id="nDMA" negated="ON"/><signal id="dmaseqXferEnd8_SPECSIG" negated="ON"/><signal id="dmaseqnRESETr_0_SPECSIG"/><signal id="XferType0_SPECSIG"/><signal id="XferType1_SPECSIG" negated="ON"/><signal id="BA" negated="ON"/><signal id="nWE" negated="ON"/></pterm><pterm id="FB14_26"><signal id="nDMA" negated="ON"/><signal id="XferType0_SPECSIG"/><signal id="BA"/><signal id="RAMRD"/></pterm><pterm id="FB14_27"><signal id="nDMA" negated="ON"/><signal id="dmaseqnRESETr_0_SPECSIG"/><signal id="XferType0_SPECSIG"/><signal id="BA" negated="ON"/><signal id="RAMRD" negated="ON"/></pterm><pterm id="FB14_28"><signal id="XferType0_SPECSIG"/><signal id="XferType1_SPECSIG"/></pterm><pterm id="FB14_29"><signal id="nDMA" negated="ON"/><signal id="dmaseqXferEnd8_SPECSIG"/><signal id="BA"/></pterm><pterm id="FB14_30"><signal id="nDMA" negated="ON"/><signal id="dmaseqXferEnd8_SPECSIG"/><signal id="dmaseqnRESETr_0_SPECSIG" negated="ON"/></pterm><pterm id="FB14_31"><signal id="nDMA" negated="ON"/><signal id="dmaseqXferEnd8_SPECSIG"/><signal id="XferType0_SPECSIG" negated="ON"/></pterm><pterm id="FB14_32"><signal id="nDMA" negated="ON"/><signal id="XferType0_SPECSIG"/><signal id="XferType1_SPECSIG"/></pterm><pterm id="FB14_33"><signal id="nDMA" negated="ON"/><signal id="dmaseqnRESETr_0_SPECSIG"/><signal id="XferType0_SPECSIG"/><signal id="XferType1_SPECSIG" negated="ON"/><signal id="BA" negated="ON"/><signal id="RAMWR"/></pterm><pterm id="FB14_34"><signal id="nDMA" negated="ON"/><signal id="dmaseqXferEnd8_SPECSIG"/><signal id="reuregAutoloadEN_SPECSIG"/></pterm><pterm id="FB14_35"><signal id="nDMA" negated="ON"/><signal id="dmaseqXferEnd8_SPECSIG" negated="ON"/><signal id="XferType0_SPECSIG"/><signal id="XferType1_SPECSIG" negated="ON"/><signal id="BA"/><signal id="RAMWR" negated="ON"/></pterm><pterm id="FB14_36"><signal id="BA" negated="ON"/></pterm><pterm id="FB14_37"><signal id="nDMA"/></pterm><pterm id="FB14_38"><signal id="XferType0_SPECSIG"/><signal id="XferType1_SPECSIG" negated="ON"/><signal id="RAMWR" negated="ON"/></pterm><pterm id="FB14_39"><signal id="dmaseqDMAr_SPECSIG"/><signal id="dmaseqBAr_SPECSIG"/><signal id="dmaseqEqualr_SPECSIG" negated="ON"/><signal id="XferType0_SPECSIG" negated="ON"/><signal id="XferType1_SPECSIG" negated="ON"/></pterm><pterm id="FB14_40"><signal id="dmaseqnRESETr_0_SPECSIG" negated="ON"/></pterm><pterm id="FB14_41"><signal id="BA"/><signal id="RAMWR"/><signal id="Length1"/></pterm><pterm id="FB14_42"><signal id="XferType0_SPECSIG" negated="ON"/><signal id="BA"/><signal id="Length1"/></pterm><pterm id="FB14_43"><signal id="XferType1_SPECSIG"/><signal id="BA"/><signal id="Length1"/></pterm><pterm id="FB14_44"><signal id="dmaseqDMAr_SPECSIG"/><signal id="dmaseqBAr_SPECSIG"/><signal id="XferType0_SPECSIG"/><signal id="XferType1_SPECSIG"/></pterm><pterm id="FB14_45"><signal id="XferType0_SPECSIG" negated="ON"/><signal id="N_PZ_816" negated="ON"/></pterm><pterm id="FB14_46"><signal id="XferType1_SPECSIG" negated="ON"/><signal id="N_PZ_816" negated="ON"/></pterm><pterm id="FB14_47"><signal id="nDMA"/><signal id="dmaseqnRESETr_0_SPECSIG" negated="ON"/></pterm><pterm id="FB14_48"><signal id="nDMA"/><signal id="dmaseqDMAr_SPECSIG"/><signal id="dmaseqnRESETr1_SPECSIG" negated="ON"/></pterm></PAL><bct id="FB14_bct7" use="CTE"><eq_pterm ptindx="FB14_7"/></bct><equation id="A9_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB14_14"/><eq_pterm ptindx="FB14_13"/><eq_pterm ptindx="FB14_12"/><eq_pterm ptindx="FB14_11"/><eq_pterm ptindx="FB14_10"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB14_7"/></oe><prld ptindx="GND"/></equation><equation id="A8_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB14_9"/><eq_pterm ptindx="FB14_8"/><eq_pterm ptindx="FB14_6"/><eq_pterm ptindx="FB14_5"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB14_7"/></oe><prld ptindx="GND"/></equation><equation id="A0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB14_0"/><eq_pterm ptindx="FB14_4"/><eq_pterm ptindx="FB14_2"/><eq_pterm ptindx="FB14_1"/><eq_pterm ptindx="FB14_3"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB14_7"/></oe><prld ptindx="GND"/></equation><equation id="nWE" negated="ON" regUse="DFF"><d1><eq_pterm ptindx="FB14_19"/></d1><d2><eq_pterm ptindx="FB14_21"/><eq_pterm ptindx="FB14_15"/><eq_pterm ptindx="FB14_23"/><eq_pterm ptindx="FB14_24"/><eq_pterm ptindx="FB14_22"/><eq_pterm ptindx="FB14_25"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><oe><eq_pterm ptindx="FB14_7"/></oe><prld ptindx="GND"/></equation><equation id="nDMA" regUse="DFFS_SPECSIG"><d2><eq_pterm ptindx="FB14_19"/><eq_pterm ptindx="FB14_15"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="VCC"/></equation><equation id="N_PZ_949"><d1><eq_pterm ptindx="FB14_34"/></d1></equation><equation id="RegReset"><d2><eq_pterm ptindx="FB14_47"/><eq_pterm ptindx="FB14_48"/></d2></equation><equation id="N_PZ_833"><d2><eq_pterm ptindx="FB14_45"/><eq_pterm ptindx="FB14_46"/><eq_pterm ptindx="FB14_44"/></d2></equation><equation id="dmaseqXferEnd8_SPECSIG"><d2><eq_pterm ptindx="FB14_40"/><eq_pterm ptindx="FB14_42"/><eq_pterm ptindx="FB14_43"/><eq_pterm ptindx="FB14_41"/><eq_pterm ptindx="FB14_39"/></d2></equation><equation id="nRAS" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB14_17"/><eq_pterm ptindx="FB14_16"/><eq_pterm ptindx="FB14_18"/><eq_pterm ptindx="FB14_20"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="N_PZ_816"><d2><eq_pterm ptindx="FB14_37"/><eq_pterm ptindx="FB14_36"/><eq_pterm ptindx="FB14_38"/><eq_pterm ptindx="FB14_39"/></d2></equation><equation id="RAMWR" regUse="DFF"><d2><eq_pterm ptindx="FB14_32"/><eq_pterm ptindx="FB14_35"/><eq_pterm ptindx="FB14_33"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="RAMRD" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB14_28"/><eq_pterm ptindx="FB14_15"/><eq_pterm ptindx="FB14_30"/><eq_pterm ptindx="FB14_31"/><eq_pterm ptindx="FB14_29"/><eq_pterm ptindx="FB14_26"/><eq_pterm ptindx="FB14_27"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB15" pinUse="5"><macrocell id="FB15_MC1" sigUse="2" signal="ramPORDone_SPECSIG"><eq_pterm ptindx="FB15_10"/></macrocell><macrocell id="FB15_MC2" pin="FB15_MC2_PIN116" sigUse="5" signal="nRWE"><eq_pterm ptindx="FB15_7"/><eq_pterm ptindx="FB15_9"/><eq_pterm ptindx="FB15_8"/></macrocell><macrocell id="FB15_MC3" sigUse="1" signal="ramnRESETr_SPECSIG"><eq_pterm ptindx="FB15_16"/></macrocell><macrocell id="FB15_MC4" sigUse="1" signal="ramPHI2r1_SPECSIG"><eq_pterm ptindx="FB15_19"/></macrocell><macrocell id="FB15_MC5" pin="FB15_MC5_PIN117" sigUse="3" signal="nCAS"><eq_pterm ptindx="FB15_6"/><eq_pterm ptindx="FB15_4"/></macrocell><macrocell id="FB15_MC6" sigUse="2" signal="ramRDD7_SPECSIG"><eq_pterm ptindx="FB15_20"/><eq_pterm ptindx="FB15_25"/></macrocell><macrocell id="FB15_MC7" sigUse="2" signal="ramRDD6_SPECSIG"><eq_pterm ptindx="FB15_18"/><eq_pterm ptindx="FB15_25"/></macrocell><macrocell id="FB15_MC8" sigUse="2" signal="ramRDD5_SPECSIG"><eq_pterm ptindx="FB15_17"/><eq_pterm ptindx="FB15_25"/></macrocell><macrocell id="FB15_MC9" sigUse="2" signal="ramRDD4_SPECSIG"><eq_pterm ptindx="FB15_15"/><eq_pterm ptindx="FB15_25"/></macrocell><macrocell id="FB15_MC10" sigUse="2" signal="ramRDD3_SPECSIG"><eq_pterm ptindx="FB15_14"/><eq_pterm ptindx="FB15_25"/></macrocell><macrocell id="FB15_MC11" sigUse="2" signal="ramRDD2_SPECSIG"><eq_pterm ptindx="FB15_13"/><eq_pterm ptindx="FB15_25"/></macrocell><macrocell id="FB15_MC12" sigUse="2" signal="ramRDD1_SPECSIG"><eq_pterm ptindx="FB15_12"/><eq_pterm ptindx="FB15_25"/></macrocell><macrocell id="FB15_MC13" pin="FB15_MC13_PIN118" sigUse="4" signal="RA9_SPECSIG"><eq_pterm ptindx="FB15_4"/><eq_pterm ptindx="FB15_5"/></macrocell><macrocell id="FB15_MC14" sigUse="2" signal="ramRDD0_SPECSIG"><eq_pterm ptindx="FB15_11"/><eq_pterm ptindx="FB15_25"/></macrocell><macrocell id="FB15_MC15" pin="FB15_MC15_PIN119" sigUse="5" signal="RA4_SPECSIG"><eq_pterm ptindx="FB15_0"/><eq_pterm ptindx="FB15_1"/></macrocell><macrocell id="FB15_MC16" pin="FB15_MC16_PIN120" sigUse="5" signal="RA5_SPECSIG"><eq_pterm ptindx="FB15_2"/><eq_pterm ptindx="FB15_3"/></macrocell><fbinput id="FB15_I1" signal="RAMWR"/><fbinput fbk="PIN" id="FB15_I2" signal="RD0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I3" signal="RD1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I4" signal="RD2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I5" signal="RD3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I6" signal="RD4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I7" signal="RD5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I8" signal="RD6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I9" signal="RD7PIN_SPECSIG"/><fbinput id="FB15_I10" signal="REUA13_SPECSIG"/><fbinput id="FB15_I11" signal="REUA14_SPECSIG"/><fbinput id="FB15_I12" signal="REUA18_SPECSIG"/><fbinput id="FB15_I13" signal="REUA4_SPECSIG"/><fbinput id="FB15_I14" signal="REUA5_SPECSIG"/><fbinput id="FB15_I15" signal="nRESET"/><fbinput id="FB15_I16" signal="ramInitDone_SPECSIG"/><fbinput id="FB15_I17" signal="ramPHI2r0_SPECSIG"/><fbinput id="FB15_I18" signal="ramPORDone_SPECSIG"/><fbinput id="FB15_I19" signal="ramS0_SPECSIG"/><fbinput id="FB15_I20" signal="ramS1_SPECSIG"/><fbinput id="FB15_I21" signal="ramS2_SPECSIG"/><fbinput id="FB15_I22" signal="ramnRESETr_SPECSIG"/><PAL><pterm id="FB15_0"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA4_SPECSIG"/></pterm><pterm id="FB15_1"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA13_SPECSIG"/></pterm><pterm id="FB15_2"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA5_SPECSIG" negated="ON"/></pterm><pterm id="FB15_3"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA14_SPECSIG" negated="ON"/></pterm><pterm id="FB15_4"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG"/><signal id="ramS1_SPECSIG" negated="ON"/></pterm><pterm id="FB15_5"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA18_SPECSIG" negated="ON"/></pterm><pterm id="FB15_6"><signal id="ramS2_SPECSIG"/><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/></pterm><pterm id="FB15_7"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG"/><signal id="ramS1_SPECSIG"/></pterm><pterm id="FB15_8"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG"/><signal id="RAMWR"/><signal id="ramInitDone_SPECSIG"/></pterm><pterm id="FB15_9"><signal id="ramS2_SPECSIG"/><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="ramInitDone_SPECSIG" negated="ON"/></pterm><pterm id="FB15_10"><signal id="ramPORDone_SPECSIG" negated="ON"/><signal id="ramnRESETr_SPECSIG" negated="ON"/></pterm><pterm id="FB15_11"><signal id="RD0PIN_SPECSIG"/></pterm><pterm id="FB15_12"><signal id="RD1PIN_SPECSIG"/></pterm><pterm id="FB15_13"><signal id="RD2PIN_SPECSIG"/></pterm><pterm id="FB15_14"><signal id="RD3PIN_SPECSIG"/></pterm><pterm id="FB15_15"><signal id="RD4PIN_SPECSIG"/></pterm><pterm id="FB15_16"><signal id="nRESET"/></pterm><pterm id="FB15_17"><signal id="RD5PIN_SPECSIG"/></pterm><pterm id="FB15_18"><signal id="RD6PIN_SPECSIG"/></pterm><pterm id="FB15_19"><signal id="ramPHI2r0_SPECSIG"/></pterm><pterm id="FB15_20"><signal id="RD7PIN_SPECSIG"/></pterm><pterm id="FB15_25"><signal id="ramS2_SPECSIG" negated="ON"/></pterm><pterm id="FB15_28"><signal id="ramS2_SPECSIG" negated="ON"/></pterm><pterm id="FB15_31"><signal id="ramS2_SPECSIG" negated="ON"/></pterm><pterm id="FB15_34"><signal id="ramS2_SPECSIG" negated="ON"/></pterm><pterm id="FB15_37"><signal id="ramS2_SPECSIG" negated="ON"/></pterm><pterm id="FB15_40"><signal id="ramS2_SPECSIG" negated="ON"/></pterm><pterm id="FB15_43"><signal id="ramS2_SPECSIG" negated="ON"/></pterm><pterm id="FB15_49"><signal id="ramS2_SPECSIG" negated="ON"/></pterm></PAL><equation id="ramPORDone_SPECSIG" negated="ON" regUse="DFF"><d1><eq_pterm ptindx="FB15_10"/></d1><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="nRWE" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB15_7"/><eq_pterm ptindx="FB15_9"/><eq_pterm ptindx="FB15_8"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="ramnRESETr_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB15_16"/></d1><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="ramPHI2r1_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB15_19"/></d1><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="nCAS" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB15_6"/><eq_pterm ptindx="FB15_4"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="ramRDD7_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_20"/></d2><clk><fastsig signal="C8M"/></clk><ce><eq_pterm ptindx="FB15_25"/></ce><prld ptindx="GND"/></equation><equation id="ramRDD6_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_18"/></d2><clk><fastsig signal="C8M"/></clk><ce><eq_pterm ptindx="FB15_25"/></ce><prld ptindx="GND"/></equation><equation id="ramRDD5_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_17"/></d2><clk><fastsig signal="C8M"/></clk><ce><eq_pterm ptindx="FB15_25"/></ce><prld ptindx="GND"/></equation><equation id="ramRDD4_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_15"/></d2><clk><fastsig signal="C8M"/></clk><ce><eq_pterm ptindx="FB15_25"/></ce><prld ptindx="GND"/></equation><equation id="ramRDD3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_14"/></d2><clk><fastsig signal="C8M"/></clk><ce><eq_pterm ptindx="FB15_25"/></ce><prld ptindx="GND"/></equation><equation id="ramRDD2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_13"/></d2><clk><fastsig signal="C8M"/></clk><ce><eq_pterm ptindx="FB15_25"/></ce><prld ptindx="GND"/></equation><equation id="ramRDD1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_12"/></d2><clk><fastsig signal="C8M"/></clk><ce><eq_pterm ptindx="FB15_25"/></ce><prld ptindx="GND"/></equation><equation id="RA9_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB15_4"/><eq_pterm ptindx="FB15_5"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="ramRDD0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_11"/></d2><clk><fastsig signal="C8M"/></clk><ce><eq_pterm ptindx="FB15_25"/></ce><prld ptindx="GND"/></equation><equation id="RA4_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB15_0"/><eq_pterm ptindx="FB15_1"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="RA5_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB15_2"/><eq_pterm ptindx="FB15_3"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB16" pinUse="4"><macrocell id="FB16_MC1" pin="FB16_MC1_PIN103" sigUse="5" signal="RA6_SPECSIG"><eq_pterm ptindx="FB16_0"/><eq_pterm ptindx="FB16_1"/></macrocell><macrocell id="FB16_MC2"/><macrocell id="FB16_MC3" pin="FB16_MC3_PIN102" sigUse="5" signal="RA7_SPECSIG"><eq_pterm ptindx="FB16_3"/><eq_pterm ptindx="FB16_2"/></macrocell><macrocell id="FB16_MC4"/><macrocell id="FB16_MC5"/><macrocell id="FB16_MC6" sigUse="3" signal="N_PZ_990"><eq_pterm ptindx="FB16_21"/><eq_pterm ptindx="FB16_20"/></macrocell><macrocell id="FB16_MC7" sigUse="2" signal="N_PZ_958"><eq_pterm ptindx="FB16_28"/></macrocell><macrocell id="FB16_MC8" sigUse="2" signal="N_PZ_953"><eq_pterm ptindx="FB16_31"/></macrocell><macrocell id="FB16_MC9" sigUse="4" signal="reuregREUAWritten3_SPECSIG"><eq_pterm ptindx="FB16_18"/><eq_pterm ptindx="FB16_19"/></macrocell><macrocell id="FB16_MC10" sigUse="4" signal="reuregREUAWritten2_SPECSIG"><eq_pterm ptindx="FB16_16"/><eq_pterm ptindx="FB16_17"/></macrocell><macrocell id="FB16_MC11" sigUse="4" signal="reuregREUAWritten18_SPECSIG"><eq_pterm ptindx="FB16_14"/><eq_pterm ptindx="FB16_15"/></macrocell><macrocell id="FB16_MC12" sigUse="4" signal="reuregREUAWritten16_SPECSIG"><eq_pterm ptindx="FB16_12"/><eq_pterm ptindx="FB16_13"/></macrocell><macrocell id="FB16_MC13" sigUse="4" signal="reuregREUAWritten15_SPECSIG"><eq_pterm ptindx="FB16_10"/><eq_pterm ptindx="FB16_11"/></macrocell><macrocell id="FB16_MC14" pin="FB16_MC14_PIN101" sigUse="5" signal="RA8_SPECSIG"><eq_pterm ptindx="FB16_4"/><eq_pterm ptindx="FB16_5"/></macrocell><macrocell id="FB16_MC15" sigUse="4" signal="reuregREUAWritten14_SPECSIG"><eq_pterm ptindx="FB16_8"/><eq_pterm ptindx="FB16_9"/></macrocell><macrocell id="FB16_MC16" pin="FB16_MC16_PIN100" sigUse="5" signal="nIRQ"><eq_pterm ptindx="FB16_6"/><eq_pterm ptindx="FB16_7"/></macrocell><fbinput fbk="PIN" id="FB16_I1" signal="D0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB16_I2" signal="D2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB16_I3" signal="D3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB16_I4" signal="D6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB16_I5" signal="D7PIN_SPECSIG"/><fbinput id="FB16_I6" signal="N_PZ_1010"/><fbinput id="FB16_I7" signal="N_PZ_949"/><fbinput id="FB16_I8" signal="REUA15_SPECSIG"/><fbinput id="FB16_I9" signal="REUA16_SPECSIG"/><fbinput id="FB16_I10" signal="REUA17_SPECSIG"/><fbinput id="FB16_I11" signal="REUA6_SPECSIG"/><fbinput id="FB16_I12" signal="REUA7_SPECSIG"/><fbinput id="FB16_I13" signal="REUA8_SPECSIG"/><fbinput id="FB16_I14" signal="RegReset"/><fbinput id="FB16_I15" signal="ramS0_SPECSIG"/><fbinput id="FB16_I16" signal="ramS1_SPECSIG"/><fbinput id="FB16_I17" signal="ramS2_SPECSIG"/><fbinput id="FB16_I18" signal="reuregCA_7_and0001_SPECSIG"/><fbinput id="FB16_I19" signal="reuregEndOfBlock_SPECSIG"/><fbinput id="FB16_I20" signal="reuregEndOfBlockMask_SPECSIG"/><fbinput id="FB16_I21" signal="reuregFault_SPECSIG"/><fbinput id="FB16_I22" signal="reuregIntEnable_SPECSIG"/><fbinput id="FB16_I23" signal="reuregREUAWritten14_SPECSIG"/><fbinput id="FB16_I24" signal="reuregREUAWritten15_SPECSIG"/><fbinput id="FB16_I25" signal="reuregREUAWritten16_SPECSIG"/><fbinput id="FB16_I26" signal="reuregREUAWritten18_SPECSIG"/><fbinput id="FB16_I27" signal="reuregREUAWritten2_SPECSIG"/><fbinput id="FB16_I28" signal="reuregREUAWritten3_SPECSIG"/><fbinput id="FB16_I29" signal="reuregREUAWritten_15_and0000_SPECSIG"/><fbinput id="FB16_I30" signal="reuregREUAWritten_18_and0000_SPECSIG"/><fbinput id="FB16_I31" signal="reuregREUAWritten_7_and0000_SPECSIG"/><fbinput id="FB16_I32" signal="reuregVerifyErrMask_SPECSIG"/><PAL><pterm id="FB16_0"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA6_SPECSIG"/></pterm><pterm id="FB16_1"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA15_SPECSIG"/></pterm><pterm id="FB16_2"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA16_SPECSIG"/></pterm><pterm id="FB16_3"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA7_SPECSIG"/></pterm><pterm id="FB16_4"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA8_SPECSIG"/></pterm><pterm id="FB16_5"><signal id="ramS2_SPECSIG" negated="ON"/><signal id="ramS0_SPECSIG" negated="ON"/><signal id="ramS1_SPECSIG" negated="ON"/><signal id="REUA17_SPECSIG"/></pterm><pterm id="FB16_6"><signal id="reuregEndOfBlock_SPECSIG"/><signal id="reuregEndOfBlockMask_SPECSIG"/><signal id="reuregIntEnable_SPECSIG"/></pterm><pterm id="FB16_7"><signal id="reuregIntEnable_SPECSIG"/><signal id="reuregFault_SPECSIG"/><signal id="reuregVerifyErrMask_SPECSIG"/></pterm><pterm id="FB16_8"><signal id="RegReset" negated="ON"/><signal id="D6PIN_SPECSIG"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB16_9"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten14_SPECSIG"/></pterm><pterm id="FB16_10"><signal id="RegReset" negated="ON"/><signal id="D7PIN_SPECSIG"/><signal id="reuregREUAWritten_15_and0000_SPECSIG"/></pterm><pterm id="FB16_11"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten15_SPECSIG"/></pterm><pterm id="FB16_12"><signal id="D0PIN_SPECSIG"/><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_18_and0000_SPECSIG"/></pterm><pterm id="FB16_13"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_18_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten16_SPECSIG"/></pterm><pterm id="FB16_14"><signal id="RegReset" negated="ON"/><signal id="D2PIN_SPECSIG"/><signal id="reuregREUAWritten_18_and0000_SPECSIG"/></pterm><pterm id="FB16_15"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_18_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten18_SPECSIG"/></pterm><pterm id="FB16_16"><signal id="RegReset" negated="ON"/><signal id="D2PIN_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/></pterm><pterm id="FB16_17"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten2_SPECSIG"/></pterm><pterm id="FB16_18"><signal id="RegReset" negated="ON"/><signal id="D3PIN_SPECSIG"/><signal id="reuregREUAWritten_7_and0000_SPECSIG"/></pterm><pterm id="FB16_19"><signal id="RegReset" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/><signal id="reuregREUAWritten3_SPECSIG"/></pterm><pterm id="FB16_20"><signal id="N_PZ_1010" negated="ON"/><signal id="reuregCA_7_and0001_SPECSIG"/></pterm><pterm id="FB16_21"><signal id="N_PZ_949"/><signal id="N_PZ_1010" negated="ON"/></pterm><pterm id="FB16_28"><signal id="N_PZ_949" negated="ON"/><signal id="reuregREUAWritten_7_and0000_SPECSIG" negated="ON"/></pterm><pterm id="FB16_31"><signal id="N_PZ_949" negated="ON"/><signal id="reuregREUAWritten_15_and0000_SPECSIG" negated="ON"/></pterm></PAL><equation id="RA6_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB16_0"/><eq_pterm ptindx="FB16_1"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="RA7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB16_3"/><eq_pterm ptindx="FB16_2"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="N_PZ_990"><d2><eq_pterm ptindx="FB16_21"/><eq_pterm ptindx="FB16_20"/></d2></equation><equation id="N_PZ_958"><d1><eq_pterm ptindx="FB16_28"/></d1></equation><equation id="N_PZ_953"><d1><eq_pterm ptindx="FB16_31"/></d1></equation><equation id="reuregREUAWritten3_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB16_18"/><eq_pterm ptindx="FB16_19"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten2_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB16_16"/><eq_pterm ptindx="FB16_17"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten18_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB16_14"/><eq_pterm ptindx="FB16_15"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten16_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB16_12"/><eq_pterm ptindx="FB16_13"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten15_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB16_10"/><eq_pterm ptindx="FB16_11"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="RA8_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB16_4"/><eq_pterm ptindx="FB16_5"/></d2><clk><fastsig signal="C8M"/></clk><prld ptindx="GND"/></equation><equation id="reuregREUAWritten14_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB16_8"/><eq_pterm ptindx="FB16_9"/></d2><clk negated="ON"><fastsig signal="PHI2"/></clk><prld ptindx="GND"/></equation><equation id="nIRQ" negated="ON"><d2><eq_pterm ptindx="FB16_6"/><eq_pterm ptindx="FB16_7"/></d2></equation></fblock><fblock id="FB17" pinUse="0"><macrocell id="FB17_MC1"/><macrocell id="FB17_MC2" pin="FB17_MC2_PIN121"/><macrocell id="FB17_MC3"/><macrocell id="FB17_MC4"/><macrocell id="FB17_MC5"/><macrocell id="FB17_MC6"/><macrocell id="FB17_MC7"/><macrocell id="FB17_MC8"/><macrocell id="FB17_MC9"/><macrocell id="FB17_MC10"/><macrocell id="FB17_MC11"/><macrocell id="FB17_MC12" pin="FB17_MC12_PIN124"/><macrocell id="FB17_MC13" pin="FB17_MC13_PIN125"/><macrocell id="FB17_MC14" pin="FB17_MC14_PIN126"/><macrocell id="FB17_MC15"/><macrocell id="FB17_MC16" pin="FB17_MC16_PIN128"/><PAL/></fblock><fblock id="FB18" pinUse="0"><macrocell id="FB18_MC1"/><macrocell id="FB18_MC2"/><macrocell id="FB18_MC3" pin="FB18_MC3_PIN98"/><macrocell id="FB18_MC4" pin="FB18_MC4_PIN97"/><macrocell id="FB18_MC5" pin="FB18_MC5_PIN96"/><macrocell id="FB18_MC6"/><macrocell id="FB18_MC7"/><macrocell id="FB18_MC8"/><macrocell id="FB18_MC9"/><macrocell id="FB18_MC10"/><macrocell id="FB18_MC11"/><macrocell id="FB18_MC12" pin="FB18_MC12_PIN95"/><macrocell id="FB18_MC13" pin="FB18_MC13_PIN94"/><macrocell id="FB18_MC14"/><macrocell id="FB18_MC15"/><macrocell id="FB18_MC16"/><PAL/></fblock><fblock id="FB19" pinUse="0"><macrocell id="FB19_MC1"/><macrocell id="FB19_MC2"/><macrocell id="FB19_MC3" pin="FB19_MC3_PIN74"/><macrocell id="FB19_MC4" pin="FB19_MC4_PIN75"/><macrocell id="FB19_MC5" pin="FB19_MC5_PIN76"/><macrocell id="FB19_MC6"/><macrocell id="FB19_MC7"/><macrocell id="FB19_MC8"/><macrocell id="FB19_MC9"/><macrocell id="FB19_MC10"/><macrocell id="FB19_MC11"/><macrocell id="FB19_MC12" pin="FB19_MC12_PIN77"/><macrocell id="FB19_MC13" pin="FB19_MC13_PIN78"/><macrocell id="FB19_MC14" pin="FB19_MC14_PIN79"/><macrocell id="FB19_MC15"/><macrocell id="FB19_MC16"/><PAL/></fblock><fblock id="FB20" pinUse="0"><macrocell id="FB20_MC1" pin="FB20_MC1_PIN71"/><macrocell id="FB20_MC2" pin="FB20_MC2_PIN70"/><macrocell id="FB20_MC3" pin="FB20_MC3_PIN69"/><macrocell id="FB20_MC4" pin="FB20_MC4_PIN68"/><macrocell id="FB20_MC5" pin="FB20_MC5_PIN66"/><macrocell id="FB20_MC6"/><macrocell id="FB20_MC7"/><macrocell id="FB20_MC8"/><macrocell id="FB20_MC9"/><macrocell id="FB20_MC10"/><macrocell id="FB20_MC11"/><macrocell id="FB20_MC12"/><macrocell id="FB20_MC13" pin="FB20_MC13_PIN64"/><macrocell id="FB20_MC14"/><macrocell id="FB20_MC15"/><macrocell id="FB20_MC16"/><PAL/></fblock><fblock id="FB21" pinUse="0"><macrocell id="FB21_MC1" pin="FB21_MC1_PIN80"/><macrocell id="FB21_MC2"/><macrocell id="FB21_MC3" pin="FB21_MC3_PIN81"/><macrocell id="FB21_MC4"/><macrocell id="FB21_MC5"/><macrocell id="FB21_MC6"/><macrocell id="FB21_MC7"/><macrocell id="FB21_MC8"/><macrocell id="FB21_MC9"/><macrocell id="FB21_MC10"/><macrocell id="FB21_MC11"/><macrocell id="FB21_MC12" pin="FB21_MC12_PIN82"/><macrocell id="FB21_MC13"/><macrocell id="FB21_MC14"/><macrocell id="FB21_MC15" pin="FB21_MC15_PIN83"/><macrocell id="FB21_MC16"/><PAL/></fblock><fblock id="FB22" pinUse="0"><macrocell id="FB22_MC1"/><macrocell id="FB22_MC2" pin="FB22_MC2_PIN61"/><macrocell id="FB22_MC3"/><macrocell id="FB22_MC4"/><macrocell id="FB22_MC5"/><macrocell id="FB22_MC6"/><macrocell id="FB22_MC7"/><macrocell id="FB22_MC8"/><macrocell id="FB22_MC9"/><macrocell id="FB22_MC10"/><macrocell id="FB22_MC11"/><macrocell id="FB22_MC12" pin="FB22_MC12_PIN60"/><macrocell id="FB22_MC13"/><macrocell id="FB22_MC14" pin="FB22_MC14_PIN59"/><macrocell id="FB22_MC15"/><macrocell id="FB22_MC16"/><PAL/></fblock><fblock id="FB23" pinUse="0"><macrocell id="FB23_MC1"/><macrocell id="FB23_MC2"/><macrocell id="FB23_MC3" pin="FB23_MC3_PIN85"/><macrocell id="FB23_MC4" pin="FB23_MC4_PIN86"/><macrocell id="FB23_MC5" pin="FB23_MC5_PIN87"/><macrocell id="FB23_MC6"/><macrocell id="FB23_MC7"/><macrocell id="FB23_MC8"/><macrocell id="FB23_MC9"/><macrocell id="FB23_MC10"/><macrocell id="FB23_MC11"/><macrocell id="FB23_MC12" pin="FB23_MC12_PIN88"/><macrocell id="FB23_MC13" pin="FB23_MC13_PIN91"/><macrocell id="FB23_MC14" pin="FB23_MC14_PIN92"/><macrocell id="FB23_MC15"/><macrocell id="FB23_MC16"/><PAL/></fblock><fblock id="FB24" pinUse="0"><macrocell id="FB24_MC1"/><macrocell id="FB24_MC2" pin="FB24_MC2_PIN58"/><macrocell id="FB24_MC3"/><macrocell id="FB24_MC4"/><macrocell id="FB24_MC5"/><macrocell id="FB24_MC6"/><macrocell id="FB24_MC7"/><macrocell id="FB24_MC8"/><macrocell id="FB24_MC9"/><macrocell id="FB24_MC10"/><macrocell id="FB24_MC11"/><macrocell id="FB24_MC12" pin="FB24_MC12_PIN57"/><macrocell id="FB24_MC13"/><macrocell id="FB24_MC14" pin="FB24_MC14_PIN56"/><macrocell id="FB24_MC15"/><macrocell id="FB24_MC16"/><PAL/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'REU.ise'.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c384-7-TQ144" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="D0PIN_SPECSIG" value="D&lt;0&gt;.PIN"/><specSig signal="RD0PIN_SPECSIG" value="RD&lt;0&gt;.PIN"/><specSig signal="D1PIN_SPECSIG" value="D&lt;1&gt;.PIN"/><specSig signal="RD1PIN_SPECSIG" value="RD&lt;1&gt;.PIN"/><specSig signal="D2PIN_SPECSIG" value="D&lt;2&gt;.PIN"/><specSig signal="RD2PIN_SPECSIG" value="RD&lt;2&gt;.PIN"/><specSig signal="D3PIN_SPECSIG" value="D&lt;3&gt;.PIN"/><specSig signal="RD3PIN_SPECSIG" value="RD&lt;3&gt;.PIN"/><specSig signal="D4PIN_SPECSIG" value="D&lt;4&gt;.PIN"/><specSig signal="RD4PIN_SPECSIG" value="RD&lt;4&gt;.PIN"/><specSig signal="D5PIN_SPECSIG" value="D&lt;5&gt;.PIN"/><specSig signal="RD5PIN_SPECSIG" value="RD&lt;5&gt;.PIN"/><specSig signal="D6PIN_SPECSIG" value="D&lt;6&gt;.PIN"/><specSig signal="RD6PIN_SPECSIG" value="RD&lt;6&gt;.PIN"/><specSig signal="D7PIN_SPECSIG" value="D&lt;7&gt;.PIN"/><specSig signal="RD7PIN_SPECSIG" value="RD&lt;7&gt;.PIN"/><specSig signal="nWEPIN_SPECSIG" value="nWE.PIN"/><specSig signal="A4PIN_SPECSIG" value="A&lt;4&gt;.PIN"/><specSig signal="A3PIN_SPECSIG" value="A&lt;3&gt;.PIN"/><specSig signal="A2PIN_SPECSIG" value="A&lt;2&gt;.PIN"/><specSig signal="A1PIN_SPECSIG" value="A&lt;1&gt;.PIN"/><specSig signal="A0PIN_SPECSIG" value="A&lt;0&gt;.PIN"/><specSig signal="A9PIN_SPECSIG" value="A&lt;9&gt;.PIN"/><specSig signal="A8PIN_SPECSIG" value="A&lt;8&gt;.PIN"/><specSig signal="A15PIN_SPECSIG" value="A&lt;15&gt;.PIN"/><specSig signal="A14PIN_SPECSIG" value="A&lt;14&gt;.PIN"/><specSig signal="A13PIN_SPECSIG" value="A&lt;13&gt;.PIN"/><specSig signal="A12PIN_SPECSIG" value="A&lt;12&gt;.PIN"/><specSig signal="A11PIN_SPECSIG" value="A&lt;11&gt;.PIN"/><specSig signal="A10PIN_SPECSIG" value="A&lt;10&gt;.PIN"/><specSig signal="A6PIN_SPECSIG" value="A&lt;6&gt;.PIN"/><specSig signal="A5PIN_SPECSIG" value="A&lt;5&gt;.PIN"/><specSig signal="A7PIN_SPECSIG" value="A&lt;7&gt;.PIN"/><specSig signal="ramRDOE_MCGLB_SPECSIG" value="ram/RDOE_MC.GLB"/><specSig signal="DOE_MCGLB_SPECSIG" value="DOE_MC.GLB"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="D0_SPECSIG" value="D&lt;0&gt;"/><specSig signal="D1_SPECSIG" value="D&lt;1&gt;"/><specSig signal="D2_SPECSIG" value="D&lt;2&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="ramRDOE_SPECSIG" value="ram/RDOE"/><specSig signal="D3_SPECSIG" value="D&lt;3&gt;"/><specSig signal="D4_SPECSIG" value="D&lt;4&gt;"/><specSig signal="D5_SPECSIG" value="D&lt;5&gt;"/><specSig signal="D6_SPECSIG" value="D&lt;6&gt;"/><specSig signal="D7_SPECSIG" value="D&lt;7&gt;"/><specSig signal="reuregLengthWritten12_SPECSIG" value="reureg/LengthWritten&lt;12&gt;"/><specSig signal="reuregLengthWritten13_SPECSIG" value="reureg/LengthWritten&lt;13&gt;"/><specSig signal="reuregDF01Reserved32_0_SPECSIG" value="reureg/DF01Reserved32_0"/><specSig signal="RD0_SPECSIG" value="RD&lt;0&gt;"/><specSig signal="RD1_SPECSIG" value="RD&lt;1&gt;"/><specSig signal="GCKI_SPECSIG" value="GCK/I"/><specSig signal="REUA3_SPECSIG" value="REUA&lt;3&gt;"/><specSig signal="A15_SPECSIG" value="A&lt;15&gt;"/><specSig signal="A14_SPECSIG" value="A&lt;14&gt;"/><specSig signal="A13_SPECSIG" value="A&lt;13&gt;"/><specSig signal="A12_SPECSIG" value="A&lt;12&gt;"/><specSig signal="A11_SPECSIG" value="A&lt;11&gt;"/><specSig signal="A10_SPECSIG" value="A&lt;10&gt;"/><specSig signal="A7_SPECSIG" value="A&lt;7&gt;"/><specSig signal="A6_SPECSIG" value="A&lt;6&gt;"/><specSig signal="A5_SPECSIG" value="A&lt;5&gt;"/><specSig signal="RD2_SPECSIG" value="RD&lt;2&gt;"/><specSig signal="RD3_SPECSIG" value="RD&lt;3&gt;"/><specSig signal="RD4_SPECSIG" value="RD&lt;4&gt;"/><specSig signal="RD5_SPECSIG" value="RD&lt;5&gt;"/><specSig signal="RD6_SPECSIG" value="RD&lt;6&gt;"/><specSig signal="RD7_SPECSIG" value="RD&lt;7&gt;"/><specSig signal="A4_SPECSIG" value="A&lt;4&gt;"/><specSig signal="A3_SPECSIG" value="A&lt;3&gt;"/><specSig signal="A2_SPECSIG" value="A&lt;2&gt;"/><specSig signal="A1_SPECSIG" value="A&lt;1&gt;"/><specSig signal="RA0_SPECSIG" value="RA&lt;0&gt;"/><specSig signal="RA1_SPECSIG" value="RA&lt;1&gt;"/><specSig signal="RA2_SPECSIG" value="RA&lt;2&gt;"/><specSig signal="RA3_SPECSIG" value="RA&lt;3&gt;"/><specSig signal="A9_SPECSIG" value="A&lt;9&gt;"/><specSig signal="A8_SPECSIG" value="A&lt;8&gt;"/><specSig signal="A0_SPECSIG" value="A&lt;0&gt;"/><specSig signal="RA9_SPECSIG" value="RA&lt;9&gt;"/><specSig signal="RA4_SPECSIG" value="RA&lt;4&gt;"/><specSig signal="RA5_SPECSIG" value="RA&lt;5&gt;"/><specSig signal="RA6_SPECSIG" value="RA&lt;6&gt;"/><specSig signal="RA7_SPECSIG" value="RA&lt;7&gt;"/><specSig signal="RA8_SPECSIG" value="RA&lt;8&gt;"/><specSig signal="reuregCAWritten0_SPECSIG" value="reureg/CAWritten&lt;0&gt;"/><specSig signal="reuregCAWritten1_SPECSIG" value="reureg/CAWritten&lt;1&gt;"/><specSig signal="dmaseqDMAr_SPECSIG" value="dmaseq/DMAr"/><specSig signal="reuregREUAWritten_7_and0000_SPECSIG" value="reureg/REUAWritten_7_and0000"/><specSig signal="reuregREUAWritten_18_and0000_SPECSIG" value="reureg/REUAWritten_18_and0000"/><specSig signal="reuregREUAWritten_15_and0000_SPECSIG" value="reureg/REUAWritten_15_and0000"/><specSig signal="reuregCAWritten10_SPECSIG" value="reureg/CAWritten&lt;10&gt;"/><specSig signal="dmaseqBAr_SPECSIG" value="dmaseq/BAr"/><specSig signal="reuregLengthWritten_15_and0000_SPECSIG" value="reureg/LengthWritten_15_and0000"/><specSig signal="reuregCA_7_and0001_SPECSIG" value="reureg/CA_7_and0001"/><specSig signal="REUA0_SPECSIG" value="REUA&lt;0&gt;"/><specSig signal="REUA10_SPECSIG" value="REUA&lt;10&gt;"/><specSig signal="REUA16_SPECSIG" value="REUA&lt;16&gt;"/><specSig signal="REUA17_SPECSIG" value="REUA&lt;17&gt;"/><specSig signal="REUA18_SPECSIG" value="REUA&lt;18&gt;"/><specSig signal="REUA1_SPECSIG" value="REUA&lt;1&gt;"/><specSig signal="REUA2_SPECSIG" value="REUA&lt;2&gt;"/><specSig signal="REUA8_SPECSIG" value="REUA&lt;8&gt;"/><specSig signal="REUA9_SPECSIG" value="REUA&lt;9&gt;"/><specSig signal="ramRDD0_SPECSIG" value="ram/RDD&lt;0&gt;"/><specSig signal="ramRDD1_SPECSIG" value="ram/RDD&lt;1&gt;"/><specSig signal="ramRDD2_SPECSIG" value="ram/RDD&lt;2&gt;"/><specSig signal="reuregLength0_SPECSIG" value="reureg/Length&lt;0&gt;"/><specSig signal="reuregLength10_SPECSIG" value="reureg/Length&lt;10&gt;"/><specSig signal="reuregLength1_SPECSIG" value="reureg/Length&lt;1&gt;"/><specSig signal="reuregLength2_SPECSIG" value="reureg/Length&lt;2&gt;"/><specSig signal="reuregLength8_SPECSIG" value="reureg/Length&lt;8&gt;"/><specSig signal="reuregLength9_SPECSIG" value="reureg/Length&lt;9&gt;"/><specSig signal="reuregXferType0_SPECSIG" value="reureg/XferType&lt;0&gt;"/><specSig signal="reuregXferType1_SPECSIG" value="reureg/XferType&lt;1&gt;"/><specSig signal="reuregCAWritten11_SPECSIG" value="reureg/CAWritten&lt;11&gt;"/><specSig signal="reuregCAWritten12_SPECSIG" value="reureg/CAWritten&lt;12&gt;"/><specSig signal="reuregCAWritten2_SPECSIG" value="reureg/CAWritten&lt;2&gt;"/><specSig signal="reuregLengthWritten4_SPECSIG" value="reureg/LengthWritten&lt;4&gt;"/><specSig signal="reuregCAWritten4_SPECSIG" value="reureg/CAWritten&lt;4&gt;"/><specSig signal="reuregFF00DecodeEN_SPECSIG" value="reureg/FF00DecodeEN"/><specSig signal="reuregLengthWritten3_SPECSIG" value="reureg/LengthWritten&lt;3&gt;"/><specSig signal="reuregCAWritten3_SPECSIG" value="reureg/CAWritten&lt;3&gt;"/><specSig signal="reuregDF01Reserved32_1_SPECSIG" value="reureg/DF01Reserved32_1"/><specSig signal="dmaseqnRESETr_0_SPECSIG" value="dmaseq/nRESETr_0"/><specSig signal="REUA11_SPECSIG" value="REUA&lt;11&gt;"/><specSig signal="REUA12_SPECSIG" value="REUA&lt;12&gt;"/><specSig signal="REUA4_SPECSIG" value="REUA&lt;4&gt;"/><specSig signal="dmaseqXferEnd8_SPECSIG" value="dmaseq/XferEnd8"/><specSig signal="ramRDD3_SPECSIG" value="ram/RDD&lt;3&gt;"/><specSig signal="ramRDD4_SPECSIG" value="ram/RDD&lt;4&gt;"/><specSig signal="ramS1_SPECSIG" value="ram/S&lt;1&gt;"/><specSig signal="ramS2_SPECSIG" value="ram/S&lt;2&gt;"/><specSig signal="reuregLength11_SPECSIG" value="reureg/Length&lt;11&gt;"/><specSig signal="reuregLength12_SPECSIG" value="reureg/Length&lt;12&gt;"/><specSig signal="reuregLength3_SPECSIG" value="reureg/Length&lt;3&gt;"/><specSig signal="reuregLength4_SPECSIG" value="reureg/Length&lt;4&gt;"/><specSig signal="reuregCAWritten7_SPECSIG" value="reureg/CAWritten&lt;7&gt;"/><specSig signal="reuregLengthWritten6_SPECSIG" value="reureg/LengthWritten&lt;6&gt;"/><specSig signal="reuregCAWritten13_SPECSIG" value="reureg/CAWritten&lt;13&gt;"/><specSig signal="reuregCAWritten14_SPECSIG" value="reureg/CAWritten&lt;14&gt;"/><specSig signal="reuregLengthWritten5_SPECSIG" value="reureg/LengthWritten&lt;5&gt;"/><specSig signal="reuregEndOfBlock_SPECSIG" value="reureg/EndOfBlock"/><specSig signal="reuregCAWritten6_SPECSIG" value="reureg/CAWritten&lt;6&gt;"/><specSig signal="reuregIncMode0_SPECSIG" value="reureg/IncMode&lt;0&gt;"/><specSig signal="reuregEndOfBlockMask_SPECSIG" value="reureg/EndOfBlockMask"/><specSig signal="reuregDF01Reserved6_SPECSIG" value="reureg/DF01Reserved6"/><specSig signal="reuregCAWritten5_SPECSIG" value="reureg/CAWritten&lt;5&gt;"/><specSig signal="reuregVerifyErrMask_SPECSIG" value="reureg/VerifyErrMask"/><specSig signal="reuregAutoloadEN_SPECSIG" value="reureg/AutoloadEN"/><specSig signal="REUA13_SPECSIG" value="REUA&lt;13&gt;"/><specSig signal="REUA14_SPECSIG" value="REUA&lt;14&gt;"/><specSig signal="REUA5_SPECSIG" value="REUA&lt;5&gt;"/><specSig signal="REUA6_SPECSIG" value="REUA&lt;6&gt;"/><specSig signal="ramRDD5_SPECSIG" value="ram/RDD&lt;5&gt;"/><specSig signal="ramRDD6_SPECSIG" value="ram/RDD&lt;6&gt;"/><specSig signal="reuregFault_SPECSIG" value="reureg/Fault"/><specSig signal="reuregLength13_SPECSIG" value="reureg/Length&lt;13&gt;"/><specSig signal="reuregLength14_SPECSIG" value="reureg/Length&lt;14&gt;"/><specSig signal="reuregLength5_SPECSIG" value="reureg/Length&lt;5&gt;"/><specSig signal="reuregLength6_SPECSIG" value="reureg/Length&lt;6&gt;"/><specSig signal="reuregCAWritten15_SPECSIG" value="reureg/CAWritten&lt;15&gt;"/><specSig signal="reuregExecute8_SPECSIG" value="reureg/Execute8"/><specSig signal="reuregLengthWritten7_SPECSIG" value="reureg/LengthWritten&lt;7&gt;"/><specSig signal="reuregLength7_SPECSIG" value="reureg/Length&lt;7&gt;"/><specSig signal="reuregExecuteEN_SPECSIG" value="reureg/ExecuteEN"/><specSig signal="reuregIntEnable_SPECSIG" value="reureg/IntEnable"/><specSig signal="reuregIncMode1_SPECSIG" value="reureg/IncMode&lt;1&gt;"/><specSig signal="REUA15_SPECSIG" value="REUA&lt;15&gt;"/><specSig signal="REUA7_SPECSIG" value="REUA&lt;7&gt;"/><specSig signal="ramRDD7_SPECSIG" value="ram/RDD&lt;7&gt;"/><specSig signal="reuregIntPending_SPECSIG" value="reureg/IntPending"/><specSig signal="reuregLength15_SPECSIG" value="reureg/Length&lt;15&gt;"/><specSig signal="reuregLengthWritten11_SPECSIG" value="reureg/LengthWritten&lt;11&gt;"/><specSig signal="reuregLengthWritten10_SPECSIG" value="reureg/LengthWritten&lt;10&gt;"/><specSig signal="reuregLengthWritten14_SPECSIG" value="reureg/LengthWritten&lt;14&gt;"/><specSig signal="reuregLengthWritten15_SPECSIG" value="reureg/LengthWritten&lt;15&gt;"/><specSig signal="reuregLengthWritten8_SPECSIG" value="reureg/LengthWritten&lt;8&gt;"/><specSig signal="reuregLengthWritten9_SPECSIG" value="reureg/LengthWritten&lt;9&gt;"/><specSig signal="reuregLengthWritten2_SPECSIG" value="reureg/LengthWritten&lt;2&gt;"/><specSig signal="reuregLengthWritten1_SPECSIG" value="reureg/LengthWritten&lt;1&gt;"/><specSig signal="reuregLengthWritten0_SPECSIG" value="reureg/LengthWritten&lt;0&gt;"/><specSig signal="reuregREUAWritten1_SPECSIG" value="reureg/REUAWritten&lt;1&gt;"/><specSig signal="reuregREUAWritten0_SPECSIG" value="reureg/REUAWritten&lt;0&gt;"/><specSig signal="ramPHI2r0_SPECSIG" value="ram/PHI2r&lt;0&gt;"/><specSig signal="reuregCAWritten9_SPECSIG" value="reureg/CAWritten&lt;9&gt;"/><specSig signal="reuregCAWritten8_SPECSIG" value="reureg/CAWritten&lt;8&gt;"/><specSig signal="reuregREUAWritten2_SPECSIG" value="reureg/REUAWritten&lt;2&gt;"/><specSig signal="reuregREUAWritten3_SPECSIG" value="reureg/REUAWritten&lt;3&gt;"/><specSig signal="reuregREUAWritten10_SPECSIG" value="reureg/REUAWritten&lt;10&gt;"/><specSig signal="reuregCA_15_and0000_SPECSIG" value="reureg/CA_15_and0000"/><specSig signal="dmaseqnRESETr1_SPECSIG" value="dmaseq/nRESETr&lt;1&gt;"/><specSig signal="dmaseqEqualr_SPECSIG" value="dmaseq/Equalr"/><specSig signal="XferType0_SPECSIG" value="XferType&lt;0&gt;"/><specSig signal="XferType1_SPECSIG" value="XferType&lt;1&gt;"/><specSig signal="reuregREUAWritten17_SPECSIG" value="reureg/REUAWritten&lt;17&gt;"/><specSig signal="reuregExecute1_SPECSIG" value="reureg/Execute1"/><specSig signal="reuregREUAWritten8_SPECSIG" value="reureg/REUAWritten&lt;8&gt;"/><specSig signal="reuregREUAWritten11_SPECSIG" value="reureg/REUAWritten&lt;11&gt;"/><specSig signal="reuregREUAWritten12_SPECSIG" value="reureg/REUAWritten&lt;12&gt;"/><specSig signal="reuregREUAWritten13_SPECSIG" value="reureg/REUAWritten&lt;13&gt;"/><specSig signal="reuregREUAWritten14_SPECSIG" value="reureg/REUAWritten&lt;14&gt;"/><specSig signal="reuregREUAWritten15_SPECSIG" value="reureg/REUAWritten&lt;15&gt;"/><specSig signal="reuregREUAWritten16_SPECSIG" value="reureg/REUAWritten&lt;16&gt;"/><specSig signal="reuregREUAWritten18_SPECSIG" value="reureg/REUAWritten&lt;18&gt;"/><specSig signal="reuregREUAWritten4_SPECSIG" value="reureg/REUAWritten&lt;4&gt;"/><specSig signal="reuregREUAWritten9_SPECSIG" value="reureg/REUAWritten&lt;9&gt;"/><specSig signal="ramS0_SPECSIG" value="ram/S&lt;0&gt;"/><specSig signal="ramInitDone_SPECSIG" value="ram/InitDone"/><specSig signal="reuregREUAWritten7_SPECSIG" value="reureg/REUAWritten&lt;7&gt;"/><specSig signal="reuregREUAWritten6_SPECSIG" value="reureg/REUAWritten&lt;6&gt;"/><specSig signal="reuregREUAWritten5_SPECSIG" value="reureg/REUAWritten&lt;5&gt;"/><specSig signal="ramPHI2r1_SPECSIG" value="ram/PHI2r&lt;1&gt;"/><specSig signal="ramPORDone_SPECSIG" value="ram/PORDone"/><specSig signal="DFFS_SPECSIG" value="DFF/S"/><specSig signal="ramnRESETr_SPECSIG" value="ram/nRESETr"/></document>
