Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Oct 31 14:39:41 2022
| Host         : mklab-ssd-2 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
| Design       : design_1_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*               |    0 |     0 |          0 |    117120 |  0.00 |
|   LUT as Logic          |    0 |     0 |          0 |    117120 |  0.00 |
|   LUT as Memory         |    0 |     0 |          0 |     57600 |  0.00 |
| CLB Registers           |    0 |     0 |          0 |    234240 |  0.00 |
|   Register as Flip Flop |    0 |     0 |          0 |    234240 |  0.00 |
|   Register as Latch     |    0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                  |    0 |     0 |          0 |     14640 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     58560 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     29280 |  0.00 |
| F9 Muxes                |    0 |     0 |          0 |     14640 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       144 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       144 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       288 |  0.00 |
| URAM           |    0 |     0 |          0 |        64 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   16 |     0 |          0 |       189 |  8.47 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |       352 |  0.00 |
|   BUFGCE             |    0 |     0 |          0 |       112 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| INBUF    |    9 |                 I/O |
| IBUFCTRL |    9 |              Others |
| OBUF     |    7 |                 I/O |
| OBUFT    |    2 |                 I/O |
+----------+------+---------------------+


9. Black Boxes
--------------

+--------------------------------+------+
|            Ref Name            | Used |
+--------------------------------+------+
| design_1_vio_0_0               |    1 |
| design_1_tx_fifo_0             |    1 |
| design_1_rx_fifo_0             |    1 |
| design_1_psu_0                 |    1 |
| design_1_proc_sys_reset_6_0    |    1 |
| design_1_proc_sys_reset_5_0    |    1 |
| design_1_proc_sys_reset_4_0    |    1 |
| design_1_proc_sys_reset_3_0    |    1 |
| design_1_proc_sys_reset_2_0    |    1 |
| design_1_proc_sys_reset_1_0    |    1 |
| design_1_proc_sys_reset_0_0    |    1 |
| design_1_dbg_fifo_0            |    1 |
| design_1_clk_wiz_1_0           |    1 |
| design_1_clk_mux_0_0           |    1 |
| design_1_axis_data_fifo_0_0    |    1 |
| design_1_axis_concat_0_0       |    1 |
| design_1_axi_datamover_0_0     |    1 |
| design_1_auto_pc_0             |    1 |
| design_1_PWM_0                 |    1 |
| design_1_Ib_Ia_0               |    1 |
| design_1_Angle_Encoder_0       |    1 |
| design_1_AXI_StreamCapture_0_0 |    1 |
| design_1_ADC_Interface_0       |    1 |
+--------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


