transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/prj/ip {C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/prj/ip/SM_Probe.v}
vlog -vlog01compat -work work +incdir+C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/rtl {C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/rtl/uart_tx_sm.v}
vlog -vlog01compat -work work +incdir+C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/rtl {C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/rtl/m_clk_baud.v}
vlog -vlog01compat -work work +incdir+C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/rtl {C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/rtl/uart_tx_top.v}

vlog -vlog01compat -work work +incdir+C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/prj/../testbench {C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/prj/../testbench/sys_pll_tb.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sys_pll_tb

add wave *
view structure
view signals
run -all
