Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\slee500\Desktop\LCD\nios.qsys --block-symbol-file --output-directory=C:\Users\slee500\Desktop\LCD\nios --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading LCD/nios.qsys
Progress: Reading input file
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 15.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtaguart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtaguart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding numbers [altera_avalon_pio 15.0]
Progress: Parameterizing module numbers
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: nios.numbers: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\slee500\Desktop\LCD\nios.qsys --synthesis=VERILOG --output-directory=C:\Users\slee500\Desktop\LCD\nios\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading LCD/nios.qsys
Progress: Reading input file
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 15.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtaguart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtaguart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding numbers [altera_avalon_pio 15.0]
Progress: Parameterizing module numbers
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: nios.numbers: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: character_lcd_0: Starting Generation of Character LCD
Info: character_lcd_0: "nios" instantiated altera_up_avalon_character_lcd "character_lcd_0"
Info: jtaguart_0: Starting RTL generation for module 'nios_jtaguart_0'
Info: jtaguart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtaguart_0 --dir=C:/Users/slee500/AppData/Local/Temp/alt7136_7672844507961313442.dir/0002_jtaguart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/slee500/AppData/Local/Temp/alt7136_7672844507961313442.dir/0002_jtaguart_0_gen//nios_jtaguart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtaguart_0: Done RTL generation for module 'nios_jtaguart_0'
Info: jtaguart_0: "nios" instantiated altera_avalon_jtag_uart "jtaguart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/slee500/AppData/Local/Temp/alt7136_7672844507961313442.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/slee500/AppData/Local/Temp/alt7136_7672844507961313442.dir/0003_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2016.12.01 03:09:25 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.12.01 03:09:25 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.12.01 03:09:27 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: nios2_qsys_0: # 2016.12.01 03:09:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.12.01 03:09:27 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.12.01 03:09:27 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2016.12.01 03:09:27 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.12.01 03:09:27 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.12.01 03:09:28 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.12.01 03:09:28 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2016.12.01 03:09:29 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0: "nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: numbers: Starting RTL generation for module 'nios_numbers'
Info: numbers:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_numbers --dir=C:/Users/slee500/AppData/Local/Temp/alt7136_7672844507961313442.dir/0004_numbers_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/slee500/AppData/Local/Temp/alt7136_7672844507961313442.dir/0004_numbers_gen//nios_numbers_component_configuration.pl  --do_build_sim=0  ]
Info: numbers: Done RTL generation for module 'nios_numbers'
Info: numbers: "nios" instantiated altera_avalon_pio "numbers"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/slee500/AppData/Local/Temp/alt7136_7672844507961313442.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/slee500/AppData/Local/Temp/alt7136_7672844507961313442.dir/0005_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sysid_qsys_0: "nios" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtaguart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtaguart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtaguart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtaguart_0_avalon_jtag_slave_agent"
Info: jtaguart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtaguart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: character_lcd_0_avalon_lcd_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "character_lcd_0_avalon_lcd_slave_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/slee500/Desktop/LCD/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/slee500/Desktop/LCD/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/slee500/Desktop/LCD/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: character_lcd_0_avalon_lcd_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "character_lcd_0_avalon_lcd_slave_rsp_width_adapter"
Info: Reusing file C:/Users/slee500/Desktop/LCD/nios/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/slee500/Desktop/LCD/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: nios: Done "nios" with 34 modules, 59 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
