#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr 23 21:38:28 2024
# Process ID: 28500
# Current directory: D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.runs/synth_1
# Command line: vivado.exe -log NN.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source NN.tcl
# Log file: D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.runs/synth_1/NN.vds
# Journal file: D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source NN.tcl -notrace
Command: synth_design -top NN -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5248 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1211.957 ; gain = 226.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NN' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/real_NN.sv:2]
INFO: [Synth 8-6157] synthesizing module 'layer5' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/layer5.sv:2]
	Parameter W bound to: 720'b110001100001100100111001010111011101001110101101110111001010010101001111000101010100100010000011011010110110000000011100010111001011001101000001111001110011111110111110000101100100111110100000101110111110101111011111111110111111011011010001000101001010001011001000100101000011001100000110101100000000000010001110001111100100010001011110000101000010100101110010000000101101110010110000110100110100111111110110111010000011000000110100111111110110001001000101010101000000000110011001010100001010100000100111101001111100001111000111100101011111111101101000101101001010011111100100010000010000010000110101101011001000001000001010101110000110010000101001000001101011010100111011011100001000001110100010111110000101100011110010 
	Parameter b bound to: 720'b111111111111111111111010000110111110111111111111111111110100001110111101000000000000000000001100001111010001000000000000000000001000011110010111000000000000000000001100010100011110000000000000000000001101011010100000111111111111111111111101000100100001000000000000000000000111111101111101000000000000000000001110110000100100000000000000000000000010011101100110111111111111111111110100101101011111000000000000000000001000101100100111000000000000000000010000001011000000000000000000000000001000011010011000111111111111111111110101001101001111000000000000000000001101001111100011000000000000000000001011000000000011000000000000000000001101100000110011000000000000000000010000010110100100000000000000000000000010111001000000 
INFO: [Synth 8-6157] synthesizing module 'layer' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/layer.sv:1]
	Parameter bits bound to: 18 - type: integer 
	Parameter max_bits bound to: 36 - type: integer 
	Parameter shift bound to: 15 - type: integer 
	Parameter row_size bound to: 2 - type: integer 
	Parameter column_size bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/matrix.sv:2]
	Parameter bits bound to: 18 - type: integer 
	Parameter outbits bound to: 36 - type: integer 
	Parameter row_size bound to: 2 - type: integer 
	Parameter column_size bound to: 20 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element product_reg was removed.  [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/matrix.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'matrix' (1#1) [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/matrix.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ReLu' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/ReLu.sv:1]
	Parameter inbits bound to: 36 - type: integer 
	Parameter outbits bound to: 18 - type: integer 
	Parameter shift bound to: 15 - type: integer 
	Parameter size bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ReLu' (2#1) [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/ReLu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'layer' (3#1) [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/layer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'layer5' (4#1) [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/layer5.sv:2]
INFO: [Synth 8-6157] synthesizing module 'layer6' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/layer6.sv:2]
	Parameter W bound to: 282240'b111010000001000110111100001101111110111100001101111101111110101010111101111100110000010101111010111011000001111111010000010110111010011101011100111101001111011010111110010000101110111011000101000101111010001110100100111110010000111110111110011110110000111011001011001111111100000000010010110110101011110001111100100001001010111000110110111000111110010100001000111001001100001010111110000011011010111010001111100011111101100010010101111101010000000110111011001000101011111110000010010011111000011101000010111111000111010011111101011110101100111011110001000000111001100111111010111100010000101000111101110001111110111010101011111110111100100001000110110101111000100011111100111001011001111010011110101100111100011110110110111010010111001001111101101110101100111011010100010101111110010100111011111100101001010110111011100101101001111110010011001100111011001000001101111111000001010011111100010001000111111011010010010110111011110001100111111011011010110100111110001101000110111010101110000100111101011110011011110110100100110010111100000101010101111001011000010011111101101001010001111011011111000000111101110011010100111100001011101111111100101000001111111010111110100110111001111001101010111100110100010011111001010000001101111100111011110111111100010100000110111011101011011001111010110010111100111011100110111000111111001100010001111101011101110111111101111010001110110111110000111110111011000011110111111011000100100000111110101010111110111010000001111101111101101111010111111010010110010101111100110010000001111101011011001011111010110011100101111110010011000100110110101100010001111100101010010110111100001110101100111010001111000101110111001110111100111100011011001001111110001110100001111100000011100101111100011011010011110111000101010011111100001101000011111011111011110110111101110001001000111010101010110001111100010110001000111100110011101000111101101011100011111101000011111000111001101110100001111101111110010010111011010110110000111101001000111001111100010001101101111100010010000100111011100100111011111110110000100111111110111011101101111011011000111110111110111100000011110110110100100100111100101100011100110111011101001110111101000110001100111001111100111100111110100111011000111101001100111101111100000010110011111100001000000100111000000010011000111100110101010011111100010101011101111101100011011111111110000100000110111101001110111011111101100001000001111101101101010111111110100110011000111011011010010000111111000101111100110110101100011011111110010010001110111000110010100110111101010010010110111010001101110011111110110111100000111100111111110101111110000011010001111010110000000111111010110000110110111111010000101011111100001100111101111111010001110010111101011111001010111101111101001100111011110101101110111100010001001010111101110101111011111011000010000000111100010110110011110101011000011111111110110010010101111001010111111100111110110000101001111010111110000000111100000101111111111010110111100101111101110100100001111010101100101101111011110010010111111110000100011110111010100001110000111111001011101101111101110110110011111110011010100011111011000000000111111101001110001010111110100111110101111010001100010100111111010100111000110110001001111101111011101010101000111000000100010000111100110010000010111010001001111110111110111110110011111100110010010111111110100000011000111011100100100110111010111100110110111101101101111011111010011110001100111110001111011111111011111010000111111011011110010001111100000101001000111110011101100110111110001100000011111010101101001001111100011101011010110110011001100010111100111110010001111001001010011001111110000011110101111010000000111100111100101010100111111100100110001010111110111101000000111100101110000010111011001110000111111110000010001000111011010010111101111100010101000111111011000100011100111101010111011010111011100101010110111110100000011011111110100111110110111011001101000100111101011000000001110110111011011000111110100011110011110111111001110101111110000011101110111011010001110001111110101000110010111011001100110101111110010001001011111011110001010110111011010101010000111111111010001000111100011001010011111111001111011110111101110100101100111101000110011101111001101101010001111011111101000110111101111101000011111010110110111101111100001111110011110110011110001000111100001011110100111010100001101011111100110000001010111010011011111111111110101011101100111011000011000000111101001011011010111011010000010111111100001101101100111111010100000001111000010111100100111110010110100111111011010110010011111010110000011000111011101110110101111100001011010110111101010001011000111011011000011111111101011110011100111001000011101011111100110101101010111001000100011110111011111100100011111001000101001011111011111010001011111100111110110111111100100001111100111100110010011110111100100101110010111101010100001101111010111110111111111100110011000000111011110000100101111001001010100100110111110111100100111110001011101111111011110111110111111100100110101111111011110001010101111000111100110010111110100000001001111011001100111010111110000110010000111010110101000101111110110100011001111101111010001101111101001111011111111010100111001010111101011100011010111101110000001011111001111001100100111100001101101110111011000111001111111010101000011000111000011000010110111110000101010011111100010001010010111100111110001110111101011011011010111001010110011100111101010000111001111001100010101111111101001000101110111000111000001111111100111010011001111101011100011110111110011110001010111100101011110110111011000101101111111111001100101001111000100110110001111110001001100001111101000011010100111011100000011111111011011111010011111100010100101101111100110111010111111010011011011000111100111000110110110110110010010101111011001111010101111010010000010111111110000111101111111011110000001110111101010111100000111100001010101010111101011000110111111011101100000110111010000010001101111110111010011111111010101101001000111110010011000100111100101010101010111101000001010110111011010000111001111101001010111010111101010100010010111010001111100010111110010000001101110101001011110111111110011101110011111001111001111010111101011010001000111011111101111000111111001010000100111011001001110101111100111101100001111011001010001111111001000100111101111101111110111010111100110110101011111111001010100001111101110100001010111110010110100110111011101001111010111101000011101100111111001010111000111011001111100101111101001101011001110101100111110111111110110001010101111000101011100001111101010010111101111100011100010101111101001000011110111010111001000011111110100010010110111011111100101100111000111011101001111110101000101100111010001001011110111101001111000100111011101110000110111101001110101010111011111000110011111101010110010101111110110100101001111011110111111001111101100110001101110111001010010001111110110000101110111001011101100101111011101111100100111000110011001110111101000011111110111100100111111100111100101100101001111101100001001111111100100000111101111100110001011000110110011110010111111100110000110010111010101000001100111011111010110111110110100000111110111011110111111101111101001110000000111101100110000111111100001000101111110111011101011000111100100111000110111010111001011011111011000000000000111010001111010011111111000100111111111101110010001100111111011100011010111011011001101101111010001000010010111110000100111100111011100000101111111110000100100111111110100100110100111011101010100000111011010110101100111110010001110000111101011101001100111011111110110101111100001110000111110111100101110001111101110111101001111000100101111110111110100111001100111011101010101100111110000100111101111101100100000101111100101100111001111101000101100000111010001000100010111101011110001110110110001101101111111100011101100011111010010101010101111100111111000011111010100010111010111100010010011000111110010010101111111100101010100111111101000111111111110110010110111101111100011001111100111001010110001011111101010001000000111011000100110100111110001101011100111100000000011011111100000110110010111010110111110011111001101000101001111100110100010001111011110110100010111110010101100101111100111110110001111101101111001111111001011001110100111110001010010110111100... (message truncated)
	Parameter b bound to: 28224'b1111111111111111111111010010001000011111111111111111111111101111110001001111111111111111111111001100010101001111111111111111111111101110101011101111111111111111111111001111010110101111111111111111111111010101011010011111111111111111111111100010001100111111111111111111111111010110101010101111111111111111111111110110110111101111111111111111111111100010110100001111111111111111111110111101111100101111111111111111111111011111001110001111111111111111111111110100110101011111111111111111111111010110110100101111111111111111111111010010010110111111111111111111111111001101000111101111111111111111111111001110010100001111111111111111111111101011101111011111111111111111111111011110010000011111111111111111111111011001000100111111111111111111111111001110111100111111111111111111111111110101111010011111111111111111111111101010001000001111111111111111111111111101001011001111111111111111111111110001101101101111111111111111111110111110010010111111111111111111111111001100000100111111111111111111111111100101100010101111111111111111111111110100010000111111111111111111111111001111101100101111111111111111111111011011001011101111111111111111111111100100110000111111111111111111111111101110111010101111111111111111111111010011001010111111111111111111111111001110001101111111111111111111111111111011100010011111111111111111111111001111011000111111111111111111111111001111001011111111111111111111111111001011100001101111111111111111111111001100100111001111111111111111111111001111000101011111111111111111111111011100110110111111111111111111111111110110111000001111111111111111111111100000101100001111111111111111111111000100011110101111111111111111111111000100100001011111111111111111111111100100001010001111111111111111111111100110010100111111111111111111111111011111011011111111111111111111111111101001101010101111111111111111111111100001101101011111111111111111111111101000001011001111111111111111111111110000101100111111111111111111111111010110000001011111111111111111111111001101111011101111111111111111111111101110001101111111111111111111111111011010000100011111111111111111111111110110001110111111111111111111111111100100101111001111111111111111111111000111001010001111111111111111111111100101000111011111111111111111111111101001111000011111111111111111111111000111010000111111111111111111111111100100001100011111111111111111111111010001000011000000000000000000000000001001110011011111111111111111111111100101011111001111111111111111111111011001101101011111111111111111111111101011010000110000000000000000000000000001110110111111111111111111111111011000111001101111111111111111111111010110010010111111111111111111111111011001001011101111111111111111111111000010110000001111111111111111111111011100100000101111111111111111111111100010000100111111111111111111111111100010011000101111111111111111111111101001000001011111111111111111111111110000001100011111111111111111111111110001001001111111111111111111111111011010011011111111111111111111111111011010111001011111111111111111111111001010110110001111111111111111111111010111110010101111111111111111111111010000001111011111111111111111111111010011011111111111111111111111111111001000010101111111111111111111111111001001111011111111111111111111111111100101000110101111111111111111111111100110110100101111111111111111111111110100001110111111111111111111111111101110101000110000000000000000000000000001100100011111111111111111111111100100111011001111111111111111111111011000110010101111111111111111111111100010101111011111111111111111111111100001010110111111111111111111111111111000010100001111111111111111111111011111010000001111111111111111111111001100110000101111111111111111111111100110101001101111111111111111111111011000100111011111111111111111111111000010101101101111111111111111111111110000100101111111111111111111111111001001111000101111111111111111111110111100010011011111111111111111111111010011110100011111111111111111111111010010110110101111111111111111111111001001001110111111111111111111111111010000010110011111111111111111111111010111111010101111111111111111111111001001010100011111111111111111111111011011101101011111111111111111111111000110111010001111111111111111111111010010111100001111111111111111111111110010100110001111111111111111111111110001011110111111111111111111111111010001100110011111111111111111111111110001110100010000000000000000000000001001011010000000000000000000000000001000101111011111111111111111111111101110010101110000000000000000000000000011011000110000000000000000000000000110111101001111111111111111111111110100001111111111111111111111111111110001000001000000000000000000000000001100110000101111111111111111111111111100100001001111111111111111111111110110101001001111111111111111111111000101110111101111111111111111111111110111010100001111111111111111111111000000000111111111111111111111111111001010100101111111111111111111111111001111100000101111111111111111111110111001111010001111111111111111111111011011110110001111111111111111111111100011101110001111111111111111111111100011110011111111111111111111111111011011111010011111111111111111111110111110110011101111111111111111111111001001100111011111111111111111111111001101100111101111111111111111111111111010000101101111111111111111111111110111000000011111111111111111111111110100110000101111111111111111111111111011011010000000000000000000000000010011000010010000000000000000000000001011011011010000000000000000000000001100001000010000000000000000000000000001011011110000000000000000000000010010001011100000000000000000000000010111011011000000000000000000000000000110011100101111111111111111111111101010110111001111111111111111111111111110110011011111111111111111111111111111100111001111111111111111111111111101101011111111111111111111111111100110001010001111111111111111111111101010001001001111111111111111111111101011001111111111111111111111111111100010011110001111111111111111111111000111111001011111111111111111111111110101001100001111111111111111111111001000101101101111111111111111111111100011111111011111111111111111111111101101000010011111111111111111111111001100010000001111111111111111111111001001001100101111111111111111111111101011000000111111111111111111111111000000111110111111111111111111111111101001101011011111111111111111111111111101100010011111111111111111111111110110110110111111111111111111111111101101010011111111111111111111111111100011111010100000000000000000000000001111011111110000000000000000000000001100010101111111111111111111111111111111010101111111111111111111111111110110001000110000000000000000000000001110001100111111111111111111111111111010111001001111111111111111111111101001000111111111111111111111111111011111110100000000000000000000000000001001000010011111111111111111111111010000011011001111111111111111111111011010000100111111111111111111111111111010101000011111111111111111111111100101011111111111111111111111111111001010011001001111111111111111111111101000110010101111111111111111111111001110011101001111111111111111111111100100100000011111111111111111111111010110111101111111111111111111111111110110010100111111111111111111111111011010100100001111111111111111111111000101100110001111111111111111111111100000010111011111111111111111111111010011111011111111111111111111111111110011110010101111111111111111111111100001100000111111111111111111111111110100000011011111111111111111111111100011011101100000000000000000000000001111111101110000000000000000000000001110000001110000000000000000000000001011101110111111111111111111111111110100111000111111111111111111111111111000101101010000000000000000000000001111111110111111111111111111111111111100101101101111111111111111111111101000101110011111111111111111111111110001011001101111111111111111111111110111001110111111111111111111111111010111101010101111111111111111111111101110111101001111111111111111111111100010011110001111111111111111111111100011010111011111111111111111111111010110000101001111111111111111111111001111010010111111111111111111111110111001001100001111111111111111111111011101000011111111111111111111111111110111010011101111111111111111111111110100101011101111111111111111111111111000011000101111111111111111111111001101000011011111111111111111111111011010110001011111111111111111111111111110000011011111111111111111111111110... (message truncated)
INFO: [Synth 8-6157] synthesizing module 'layer_I' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/layer.sv:29]
	Parameter bits bound to: 18 - type: integer 
	Parameter max_bits bound to: 36 - type: integer 
	Parameter shift bound to: 15 - type: integer 
	Parameter row_size bound to: 20 - type: integer 
	Parameter column_size bound to: 784 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix__parameterized0' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/matrix.sv:2]
	Parameter bits bound to: 18 - type: integer 
	Parameter outbits bound to: 36 - type: integer 
	Parameter row_size bound to: 20 - type: integer 
	Parameter column_size bound to: 784 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element product_reg was removed.  [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/matrix.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'matrix__parameterized0' (4#1) [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/matrix.sv:2]
INFO: [Synth 8-6157] synthesizing module 'I' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/ReLu.sv:52]
	Parameter inbits bound to: 36 - type: integer 
	Parameter outbits bound to: 18 - type: integer 
	Parameter shift bound to: 15 - type: integer 
	Parameter size bound to: 784 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I' (5#1) [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/ReLu.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'layer_I' (6#1) [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/layer.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'layer6' (7#1) [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/layer6.sv:2]
INFO: [Synth 8-6157] synthesizing module 'flatten' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/flatten.sv:1]
	Parameter bits bound to: 18 - type: integer 
	Parameter size bound to: 784 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/flatten.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'flatten' (8#1) [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/flatten.sv:1]
INFO: [Synth 8-6157] synthesizing module 'transform' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/transform.sv:3]
	Parameter bits bound to: 18 - type: integer 
	Parameter size bound to: 784 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transform' (9#1) [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/transform.sv:3]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/trans.sv:23]
INFO: [Synth 8-226] default block is never used [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/trans.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (10#1) [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/trans.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'NN' (11#1) [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/real_NN.sv:2]
WARNING: [Synth 8-3331] design I has unconnected port x[0][35]
WARNING: [Synth 8-3331] design I has unconnected port x[0][34]
WARNING: [Synth 8-3331] design I has unconnected port x[0][33]
WARNING: [Synth 8-3331] design I has unconnected port x[1][35]
WARNING: [Synth 8-3331] design I has unconnected port x[1][34]
WARNING: [Synth 8-3331] design I has unconnected port x[1][33]
WARNING: [Synth 8-3331] design I has unconnected port x[2][35]
WARNING: [Synth 8-3331] design I has unconnected port x[2][34]
WARNING: [Synth 8-3331] design I has unconnected port x[2][33]
WARNING: [Synth 8-3331] design I has unconnected port x[3][35]
WARNING: [Synth 8-3331] design I has unconnected port x[3][34]
WARNING: [Synth 8-3331] design I has unconnected port x[3][33]
WARNING: [Synth 8-3331] design I has unconnected port x[4][35]
WARNING: [Synth 8-3331] design I has unconnected port x[4][34]
WARNING: [Synth 8-3331] design I has unconnected port x[4][33]
WARNING: [Synth 8-3331] design I has unconnected port x[5][35]
WARNING: [Synth 8-3331] design I has unconnected port x[5][34]
WARNING: [Synth 8-3331] design I has unconnected port x[5][33]
WARNING: [Synth 8-3331] design I has unconnected port x[6][35]
WARNING: [Synth 8-3331] design I has unconnected port x[6][34]
WARNING: [Synth 8-3331] design I has unconnected port x[6][33]
WARNING: [Synth 8-3331] design I has unconnected port x[7][35]
WARNING: [Synth 8-3331] design I has unconnected port x[7][34]
WARNING: [Synth 8-3331] design I has unconnected port x[7][33]
WARNING: [Synth 8-3331] design I has unconnected port x[8][35]
WARNING: [Synth 8-3331] design I has unconnected port x[8][34]
WARNING: [Synth 8-3331] design I has unconnected port x[8][33]
WARNING: [Synth 8-3331] design I has unconnected port x[9][35]
WARNING: [Synth 8-3331] design I has unconnected port x[9][34]
WARNING: [Synth 8-3331] design I has unconnected port x[9][33]
WARNING: [Synth 8-3331] design I has unconnected port x[10][35]
WARNING: [Synth 8-3331] design I has unconnected port x[10][34]
WARNING: [Synth 8-3331] design I has unconnected port x[10][33]
WARNING: [Synth 8-3331] design I has unconnected port x[11][35]
WARNING: [Synth 8-3331] design I has unconnected port x[11][34]
WARNING: [Synth 8-3331] design I has unconnected port x[11][33]
WARNING: [Synth 8-3331] design I has unconnected port x[12][35]
WARNING: [Synth 8-3331] design I has unconnected port x[12][34]
WARNING: [Synth 8-3331] design I has unconnected port x[12][33]
WARNING: [Synth 8-3331] design I has unconnected port x[13][35]
WARNING: [Synth 8-3331] design I has unconnected port x[13][34]
WARNING: [Synth 8-3331] design I has unconnected port x[13][33]
WARNING: [Synth 8-3331] design I has unconnected port x[14][35]
WARNING: [Synth 8-3331] design I has unconnected port x[14][34]
WARNING: [Synth 8-3331] design I has unconnected port x[14][33]
WARNING: [Synth 8-3331] design I has unconnected port x[15][35]
WARNING: [Synth 8-3331] design I has unconnected port x[15][34]
WARNING: [Synth 8-3331] design I has unconnected port x[15][33]
WARNING: [Synth 8-3331] design I has unconnected port x[16][35]
WARNING: [Synth 8-3331] design I has unconnected port x[16][34]
WARNING: [Synth 8-3331] design I has unconnected port x[16][33]
WARNING: [Synth 8-3331] design I has unconnected port x[17][35]
WARNING: [Synth 8-3331] design I has unconnected port x[17][34]
WARNING: [Synth 8-3331] design I has unconnected port x[17][33]
WARNING: [Synth 8-3331] design I has unconnected port x[18][35]
WARNING: [Synth 8-3331] design I has unconnected port x[18][34]
WARNING: [Synth 8-3331] design I has unconnected port x[18][33]
WARNING: [Synth 8-3331] design I has unconnected port x[19][35]
WARNING: [Synth 8-3331] design I has unconnected port x[19][34]
WARNING: [Synth 8-3331] design I has unconnected port x[19][33]
WARNING: [Synth 8-3331] design I has unconnected port x[20][35]
WARNING: [Synth 8-3331] design I has unconnected port x[20][34]
WARNING: [Synth 8-3331] design I has unconnected port x[20][33]
WARNING: [Synth 8-3331] design I has unconnected port x[21][35]
WARNING: [Synth 8-3331] design I has unconnected port x[21][34]
WARNING: [Synth 8-3331] design I has unconnected port x[21][33]
WARNING: [Synth 8-3331] design I has unconnected port x[22][35]
WARNING: [Synth 8-3331] design I has unconnected port x[22][34]
WARNING: [Synth 8-3331] design I has unconnected port x[22][33]
WARNING: [Synth 8-3331] design I has unconnected port x[23][35]
WARNING: [Synth 8-3331] design I has unconnected port x[23][34]
WARNING: [Synth 8-3331] design I has unconnected port x[23][33]
WARNING: [Synth 8-3331] design I has unconnected port x[24][35]
WARNING: [Synth 8-3331] design I has unconnected port x[24][34]
WARNING: [Synth 8-3331] design I has unconnected port x[24][33]
WARNING: [Synth 8-3331] design I has unconnected port x[25][35]
WARNING: [Synth 8-3331] design I has unconnected port x[25][34]
WARNING: [Synth 8-3331] design I has unconnected port x[25][33]
WARNING: [Synth 8-3331] design I has unconnected port x[26][35]
WARNING: [Synth 8-3331] design I has unconnected port x[26][34]
WARNING: [Synth 8-3331] design I has unconnected port x[26][33]
WARNING: [Synth 8-3331] design I has unconnected port x[27][35]
WARNING: [Synth 8-3331] design I has unconnected port x[27][34]
WARNING: [Synth 8-3331] design I has unconnected port x[27][33]
WARNING: [Synth 8-3331] design I has unconnected port x[28][35]
WARNING: [Synth 8-3331] design I has unconnected port x[28][34]
WARNING: [Synth 8-3331] design I has unconnected port x[28][33]
WARNING: [Synth 8-3331] design I has unconnected port x[29][35]
WARNING: [Synth 8-3331] design I has unconnected port x[29][34]
WARNING: [Synth 8-3331] design I has unconnected port x[29][33]
WARNING: [Synth 8-3331] design I has unconnected port x[30][35]
WARNING: [Synth 8-3331] design I has unconnected port x[30][34]
WARNING: [Synth 8-3331] design I has unconnected port x[30][33]
WARNING: [Synth 8-3331] design I has unconnected port x[31][35]
WARNING: [Synth 8-3331] design I has unconnected port x[31][34]
WARNING: [Synth 8-3331] design I has unconnected port x[31][33]
WARNING: [Synth 8-3331] design I has unconnected port x[32][35]
WARNING: [Synth 8-3331] design I has unconnected port x[32][34]
WARNING: [Synth 8-3331] design I has unconnected port x[32][33]
WARNING: [Synth 8-3331] design I has unconnected port x[33][35]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1743.191 ; gain = 758.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1743.191 ; gain = 758.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1743.191 ; gain = 758.031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1998.387 ; gain = 45.492
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/constrs_4/new/constraint.xdc]
Finished Parsing XDC File [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/constrs_4/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/constrs_4/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NN_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NN_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2820.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.273 . Memory (MB): peak = 2820.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 2820.902 ; gain = 1835.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 2820.902 ; gain = 1835.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 2820.902 ; gain = 1835.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:21 ; elapsed = 00:03:25 . Memory (MB): peak = 2880.070 ; gain = 1894.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |muxpart__47_matrix__parameterized0 |           1|    282222|
|2     |matrix__parameterized0__GB1        |           1|     30828|
|3     |matrix__parameterized0__GB2        |           1|     30658|
|4     |muxpart__45_matrix__parameterized0 |           1|     28188|
|5     |matrix__parameterized0__GB4        |           1|     27198|
|6     |I__GB0                             |           1|     25857|
|7     |I__GB1                             |           1|     20606|
|8     |I__GB2                             |           1|     25563|
|9     |I__GB3                             |           1|     25925|
|10    |transform__GB0                     |           1|    131768|
|11    |NN__GC0                            |           1|     22198|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register flattened_array_out_reg [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/flatten.sv:11]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	            14112 Bit    Registers := 1     
	               36 Bit    Registers := 806   
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 804   
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register flattened_array_out_reg [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/flatten.sv:11]
Hierarchical RTL Component report 
Module matrix__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 785   
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module I 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 784   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module transform 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module matrix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 21    
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ReLu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 20    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module flatten 
Detailed RTL Component Info : 
+---Registers : 
	            14112 Bit    Registers := 1     
Module transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'addr_out_reg[31:0]' into 'addr_out_reg[31:0]' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/matrix.sv:23]
INFO: [Synth 8-4471] merging register 'addr_in_reg[31:0]' into 'addr_in_reg[31:0]' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/matrix.sv:22]
DSP Report: Generating DSP acc_reg, operation Mode is: (P+A*B)'.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator acc1 is absorbed into DSP acc_reg.
DSP Report: Generating DSP M1, operation Mode is: C'+A2*(B:0x14).
DSP Report: register addr_out_reg is absorbed into DSP M1.
DSP Report: register addr_in_reg is absorbed into DSP M1.
DSP Report: operator M1 is absorbed into DSP M1.
DSP Report: operator M2 is absorbed into DSP M1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\index_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\index_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\index_reg[2] )
INFO: [Synth 8-4471] merging register 'addr_out_reg[31:0]' into 'addr_out_reg[31:0]' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/matrix.sv:23]
INFO: [Synth 8-4471] merging register 'addr_in_reg[31:0]' into 'addr_in_reg[31:0]' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/matrix.sv:22]
DSP Report: Generating DSP acc_reg, operation Mode is: (P+A*B)'.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator acc1 is absorbed into DSP acc_reg.
INFO: [Synth 8-3886] merging instance 'nolabel_line23/transmitted_reg' (FD) to 'nolabel_line23/clear_reg'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line23/transmitted_reg__0/Q' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/trans.sv:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/trans.sv:51]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.srcs/sources_1/new/trans.sv:51]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:39 ; elapsed = 00:05:16 . Memory (MB): peak = 3444.125 ; gain = 2458.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrix                      | (P+A*B)'       | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrix__parameterized0__GB4 | C'+A2*(B:0x14) | 14     | 6      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|matrix                      | (P+A*B)'       | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |muxpart__47_matrix__parameterized0 |           1|    282222|
|2     |matrix__parameterized0__GB1        |           1|     10855|
|3     |matrix__parameterized0__GB2        |           1|     10265|
|4     |muxpart__45_matrix__parameterized0 |           1|     28188|
|5     |matrix__parameterized0__GB4        |           1|     10027|
|6     |I__GB0                             |           1|     14112|
|7     |I__GB1                             |           1|      4440|
|8     |I__GB2                             |           1|      5770|
|9     |I__GB3                             |           1|      5547|
|10    |transform__GB0                     |           1|     14243|
|11    |NN__GC0                            |           1|     16897|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:52 ; elapsed = 00:05:30 . Memory (MB): peak = 3444.125 ; gain = 2458.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:02 ; elapsed = 00:05:40 . Memory (MB): peak = 3444.125 ; gain = 2458.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |muxpart__47_matrix__parameterized0 |           1|     91222|
|2     |matrix__parameterized0__GB1        |           1|      5833|
|3     |matrix__parameterized0__GB2        |           1|      5351|
|4     |muxpart__45_matrix__parameterized0 |           1|      4125|
|5     |matrix__parameterized0__GB4        |           1|      5851|
|6     |I__GB0                             |           1|     14112|
|7     |I__GB1                             |           1|      4440|
|8     |I__GB2                             |           1|      5769|
|9     |I__GB3                             |           1|      5547|
|10    |transform__GB0                     |           1|     14243|
|11    |NN__GC0                            |           1|     16898|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:19 ; elapsed = 00:06:06 . Memory (MB): peak = 3444.125 ; gain = 2458.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |muxpart__47_matrix__parameterized0 |           1|     13885|
|2     |matrix__parameterized0__GB1        |           1|      5429|
|3     |matrix__parameterized0__GB2        |           1|      5268|
|4     |muxpart__45_matrix__parameterized0 |           1|       520|
|5     |matrix__parameterized0__GB4        |           1|      4793|
|6     |I__GB0                             |           1|      6588|
|7     |I__GB1                             |           1|      4320|
|8     |I__GB2                             |           1|      5402|
|9     |I__GB3                             |           1|      5421|
|10    |transform__GB0                     |           1|         0|
|11    |NN__GC0                            |           1|     15465|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:29 ; elapsed = 00:06:18 . Memory (MB): peak = 3444.125 ; gain = 2458.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:29 ; elapsed = 00:06:18 . Memory (MB): peak = 3444.125 ; gain = 2458.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:29 ; elapsed = 00:06:18 . Memory (MB): peak = 3444.125 ; gain = 2458.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:29 ; elapsed = 00:06:18 . Memory (MB): peak = 3444.125 ; gain = 2458.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:29 ; elapsed = 00:06:18 . Memory (MB): peak = 3444.125 ; gain = 2458.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:29 ; elapsed = 00:06:18 . Memory (MB): peak = 3444.125 ; gain = 2458.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    92|
|3     |LUT1   |    15|
|4     |LUT2   |   131|
|5     |LUT3   |     7|
|6     |LUT4   |     8|
|7     |LUT5   |     6|
|8     |LUT6   |     1|
|9     |FDRE   |   231|
|10    |FDSE   |     1|
|11    |IBUF   |     2|
|12    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-----------------------+------+
|      |Instance         |Module                 |Cells |
+------+-----------------+-----------------------+------+
|1     |top              |                       |   497|
|2     |  L5             |layer5                 |   215|
|3     |    L5           |layer                  |   215|
|4     |      Mat        |matrix                 |   132|
|5     |      R          |ReLu                   |    83|
|6     |  L6             |layer6                 |   213|
|7     |    L6           |layer_I                |   213|
|8     |      Mat        |matrix__parameterized0 |   131|
|9     |      R          |I                      |    82|
|10    |  nolabel_line23 |transmitter            |    63|
+------+-----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:29 ; elapsed = 00:06:18 . Memory (MB): peak = 3444.125 ; gain = 2458.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:30 ; elapsed = 00:05:12 . Memory (MB): peak = 3444.125 ; gain = 1381.254
Synthesis Optimization Complete : Time (s): cpu = 00:05:29 ; elapsed = 00:06:19 . Memory (MB): peak = 3444.125 ; gain = 2458.965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3444.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 103 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:33 ; elapsed = 00:06:24 . Memory (MB): peak = 3444.125 ; gain = 2756.582
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.125 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Courses/ES204_DigitalSystems/Project/finalproject/raw/raw/raw.runs/synth_1/NN.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NN_utilization_synth.rpt -pb NN_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 21:45:00 2024...
