\hypertarget{group___t_i_m___break___system}{}\doxysection{TIM Break System}
\label{group___t_i_m___break___system}\index{TIM Break System@{TIM Break System}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___break___system_ga353dd579e2ee67ce514f2bc218f64279}{TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+ECC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___break___system_ga389af93f9a1789e7de509991ef23cfec}{TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+PVD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ca8fa7bb3ae856eb5fc3102cc0ff21}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___break___system_gaf359a8c2dde8fda9cb026926b8402dee}{TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+SRAM\+\_\+\+PARITY\+\_\+\+ERROR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___break___system_ga9b84149e41633c45c50c5cdcbbd63dc0}{TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+LOCKUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_i_m___break___system_ga353dd579e2ee67ce514f2bc218f64279}\label{group___t_i_m___break___system_ga353dd579e2ee67ce514f2bc218f64279}} 
\index{TIM Break System@{TIM Break System}!TIM\_BREAK\_SYSTEM\_ECC@{TIM\_BREAK\_SYSTEM\_ECC}}
\index{TIM\_BREAK\_SYSTEM\_ECC@{TIM\_BREAK\_SYSTEM\_ECC}!TIM Break System@{TIM Break System}}
\doxysubsubsection{\texorpdfstring{TIM\_BREAK\_SYSTEM\_ECC}{TIM\_BREAK\_SYSTEM\_ECC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+ECC~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}}}

Enables and locks the ECC error signal with Break Input of TIM1/8/15/16/17/20 \mbox{\Hypertarget{group___t_i_m___break___system_ga9b84149e41633c45c50c5cdcbbd63dc0}\label{group___t_i_m___break___system_ga9b84149e41633c45c50c5cdcbbd63dc0}} 
\index{TIM Break System@{TIM Break System}!TIM\_BREAK\_SYSTEM\_LOCKUP@{TIM\_BREAK\_SYSTEM\_LOCKUP}}
\index{TIM\_BREAK\_SYSTEM\_LOCKUP@{TIM\_BREAK\_SYSTEM\_LOCKUP}!TIM Break System@{TIM Break System}}
\doxysubsubsection{\texorpdfstring{TIM\_BREAK\_SYSTEM\_LOCKUP}{TIM\_BREAK\_SYSTEM\_LOCKUP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+LOCKUP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}}}

Enables and locks the LOCKUP output of Cortex\+M4 with Break Input of TIM1/8/15/16/17/20 \mbox{\Hypertarget{group___t_i_m___break___system_ga389af93f9a1789e7de509991ef23cfec}\label{group___t_i_m___break___system_ga389af93f9a1789e7de509991ef23cfec}} 
\index{TIM Break System@{TIM Break System}!TIM\_BREAK\_SYSTEM\_PVD@{TIM\_BREAK\_SYSTEM\_PVD}}
\index{TIM\_BREAK\_SYSTEM\_PVD@{TIM\_BREAK\_SYSTEM\_PVD}!TIM Break System@{TIM Break System}}
\doxysubsubsection{\texorpdfstring{TIM\_BREAK\_SYSTEM\_PVD}{TIM\_BREAK\_SYSTEM\_PVD}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+PVD~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ca8fa7bb3ae856eb5fc3102cc0ff21}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL}}}

Enables and locks the PVD connection with TIM1/8/15/16/17/20 Break Input and also the PVDE and PLS bits of the Power Control Interface \mbox{\Hypertarget{group___t_i_m___break___system_gaf359a8c2dde8fda9cb026926b8402dee}\label{group___t_i_m___break___system_gaf359a8c2dde8fda9cb026926b8402dee}} 
\index{TIM Break System@{TIM Break System}!TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR@{TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR}}
\index{TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR@{TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR}!TIM Break System@{TIM Break System}}
\doxysubsubsection{\texorpdfstring{TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR}{TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BREAK\+\_\+\+SYSTEM\+\_\+\+SRAM\+\_\+\+PARITY\+\_\+\+ERROR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}}}

Enables and locks the SRAM\+\_\+\+PARITY error signal with Break Input of TIM1/8/15/16/17/20 