<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>sysdeps/unix/sysv/linux/arm/bits/rseq.h</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.6.12' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<a id='TOP' name='TOP'></a><h2 class='header'><a href='../mains.html'>root</a>/<a href='../files/18977.html'>sysdeps</a>/<a href='../files/19246.html'>unix</a>/<a href='../files/19257.html'>sysv</a>/<a href='../files/19258.html'>linux</a>/<a href='../files/19270.html'>arm</a>/<a href='../files/19271.html'>bits</a>/rseq.h</h2>
<em class='comment'>/* [&lt;][&gt;][^][v][top]<a href='#BOTTOM'>[bottom]</a><a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
<hr />
<h2 class='header'><a href='../J/11866.html' title='Multiple included from 7 places.'>INCLUDED FROM</a></h2>
<hr />
<pre>
<a id='L1' name='L1'></a>   1 <em class='comment'>/* Restartable Sequences Linux arm architecture header.</em>
<a id='L2' name='L2'></a>   2 <em class='comment'>   Copyright (C) 2021-2022 Free Software Foundation, Inc.</em>
<a id='L3' name='L3'></a>   3 <em class='comment'></em>
<a id='L4' name='L4'></a>   4 <em class='comment'>   The GNU C Library is free software; you can redistribute it and/or</em>
<a id='L5' name='L5'></a>   5 <em class='comment'>   modify it under the terms of the GNU Lesser General Public</em>
<a id='L6' name='L6'></a>   6 <em class='comment'>   License as published by the Free Software Foundation; either</em>
<a id='L7' name='L7'></a>   7 <em class='comment'>   version 2.1 of the License, or (at your option) any later version.</em>
<a id='L8' name='L8'></a>   8 <em class='comment'></em>
<a id='L9' name='L9'></a>   9 <em class='comment'>   The GNU C Library is distributed in the hope that it will be useful,</em>
<a id='L10' name='L10'></a>  10 <em class='comment'>   but WITHOUT ANY WARRANTY; without even the implied warranty of</em>
<a id='L11' name='L11'></a>  11 <em class='comment'>   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</em>
<a id='L12' name='L12'></a>  12 <em class='comment'>   Lesser General Public License for more details.</em>
<a id='L13' name='L13'></a>  13 <em class='comment'></em>
<a id='L14' name='L14'></a>  14 <em class='comment'>   You should have received a copy of the GNU Lesser General Public</em>
<a id='L15' name='L15'></a>  15 <em class='comment'>   License along with the GNU C Library; if not, see</em>
<a id='L16' name='L16'></a>  16 <em class='comment'>   &lt;https://www.gnu.org/licenses/&gt;.  */</em>
<a id='L17' name='L17'></a>  17 
<a id='L18' name='L18'></a>  18 <em class='sharp'>#ifndef</em> <a href='../S/10857.html#L19' title='Defined at 19 in sysdeps/unix/sysv/linux/sys/rseq.h.'>_SYS_RSEQ_H</a>
<a id='L19' name='L19'></a>  19 <em class='sharp'># error</em> "Never use &lt;bits/rseq.h&gt; directly; include &lt;sys/rseq.h&gt; instead."
<a id='L20' name='L20'></a>  20 <em class='sharp'>#endif</em>
<a id='L21' name='L21'></a>  21 
<a id='L22' name='L22'></a>  22 <em class='comment'>/*</em>
<a id='L23' name='L23'></a>  23 <em class='comment'>   RSEQ_SIG is a signature required before each abort handler code.</em>
<a id='L24' name='L24'></a>  24 <em class='comment'></em>
<a id='L25' name='L25'></a>  25 <em class='comment'>   It is a 32-bit value that maps to actual architecture code compiled</em>
<a id='L26' name='L26'></a>  26 <em class='comment'>   into applications and libraries.  It needs to be defined for each</em>
<a id='L27' name='L27'></a>  27 <em class='comment'>   architecture.  When choosing this value, it needs to be taken into</em>
<a id='L28' name='L28'></a>  28 <em class='comment'>   account that generating invalid instructions may have ill effects on</em>
<a id='L29' name='L29'></a>  29 <em class='comment'>   tools like objdump, and may also have impact on the CPU speculative</em>
<a id='L30' name='L30'></a>  30 <em class='comment'>   execution efficiency in some cases.</em>
<a id='L31' name='L31'></a>  31 <em class='comment'></em>
<a id='L32' name='L32'></a>  32 <em class='comment'>   - ARM little endian</em>
<a id='L33' name='L33'></a>  33 <em class='comment'></em>
<a id='L34' name='L34'></a>  34 <em class='comment'>   RSEQ_SIG uses the udf A32 instruction with an uncommon immediate operand</em>
<a id='L35' name='L35'></a>  35 <em class='comment'>   value 0x5de3.  This traps if user-space reaches this instruction by mistake,</em>
<a id='L36' name='L36'></a>  36 <em class='comment'>   and the uncommon operand ensures the kernel does not move the instruction</em>
<a id='L37' name='L37'></a>  37 <em class='comment'>   pointer to attacker-controlled code on rseq abort.</em>
<a id='L38' name='L38'></a>  38 <em class='comment'></em>
<a id='L39' name='L39'></a>  39 <em class='comment'>   The instruction pattern in the A32 instruction set is:</em>
<a id='L40' name='L40'></a>  40 <em class='comment'></em>
<a id='L41' name='L41'></a>  41 <em class='comment'>   e7f5def3    udf    #24035    ; 0x5de3</em>
<a id='L42' name='L42'></a>  42 <em class='comment'></em>
<a id='L43' name='L43'></a>  43 <em class='comment'>   This translates to the following instruction pattern in the T16 instruction</em>
<a id='L44' name='L44'></a>  44 <em class='comment'>   set:</em>
<a id='L45' name='L45'></a>  45 <em class='comment'></em>
<a id='L46' name='L46'></a>  46 <em class='comment'>   little endian:</em>
<a id='L47' name='L47'></a>  47 <em class='comment'>   def3        udf    #243      ; 0xf3</em>
<a id='L48' name='L48'></a>  48 <em class='comment'>   e7f5        b.n    &lt;7f5&gt;</em>
<a id='L49' name='L49'></a>  49 <em class='comment'></em>
<a id='L50' name='L50'></a>  50 <em class='comment'>   - ARMv6+ big endian (BE8):</em>
<a id='L51' name='L51'></a>  51 <em class='comment'></em>
<a id='L52' name='L52'></a>  52 <em class='comment'>   ARMv6+ -mbig-endian generates mixed endianness code vs data: little-endian</em>
<a id='L53' name='L53'></a>  53 <em class='comment'>   code and big-endian data.  The data value of the signature needs to have its</em>
<a id='L54' name='L54'></a>  54 <em class='comment'>   byte order reversed to generate the trap instruction:</em>
<a id='L55' name='L55'></a>  55 <em class='comment'></em>
<a id='L56' name='L56'></a>  56 <em class='comment'>   Data: 0xf3def5e7</em>
<a id='L57' name='L57'></a>  57 <em class='comment'></em>
<a id='L58' name='L58'></a>  58 <em class='comment'>   Translates to this A32 instruction pattern:</em>
<a id='L59' name='L59'></a>  59 <em class='comment'></em>
<a id='L60' name='L60'></a>  60 <em class='comment'>   e7f5def3    udf    #24035    ; 0x5de3</em>
<a id='L61' name='L61'></a>  61 <em class='comment'></em>
<a id='L62' name='L62'></a>  62 <em class='comment'>   Translates to this T16 instruction pattern:</em>
<a id='L63' name='L63'></a>  63 <em class='comment'></em>
<a id='L64' name='L64'></a>  64 <em class='comment'>   def3        udf    #243      ; 0xf3</em>
<a id='L65' name='L65'></a>  65 <em class='comment'>   e7f5        b.n    &lt;7f5&gt;</em>
<a id='L66' name='L66'></a>  66 <em class='comment'></em>
<a id='L67' name='L67'></a>  67 <em class='comment'>   - Prior to ARMv6 big endian (BE32):</em>
<a id='L68' name='L68'></a>  68 <em class='comment'></em>
<a id='L69' name='L69'></a>  69 <em class='comment'>   Prior to ARMv6, -mbig-endian generates big-endian code and data</em>
<a id='L70' name='L70'></a>  70 <em class='comment'>   (which match), so the endianness of the data representation of the</em>
<a id='L71' name='L71'></a>  71 <em class='comment'>   signature should not be reversed.  However, the choice between BE32</em>
<a id='L72' name='L72'></a>  72 <em class='comment'>   and BE8 is done by the linker, so we cannot know whether code and</em>
<a id='L73' name='L73'></a>  73 <em class='comment'>   data endianness will be mixed before the linker is invoked.  So rather</em>
<a id='L74' name='L74'></a>  74 <em class='comment'>   than try to play tricks with the linker, the rseq signature is simply</em>
<a id='L75' name='L75'></a>  75 <em class='comment'>   data (not a trap instruction) prior to ARMv6 on big endian.  This is</em>
<a id='L76' name='L76'></a>  76 <em class='comment'>   why the signature is expressed as data (.word) rather than as</em>
<a id='L77' name='L77'></a>  77 <em class='comment'>   instruction (.inst) in assembler.  */</em>
<a id='L78' name='L78'></a>  78 
<a id='L79' name='L79'></a>  79 <em class='sharp'>#ifdef</em> <a href='../Y/2852.html' title='Multiple used in 14 places.'>__ARMEB__</a>
<a id='L80' name='L80'></a>  80 <em class='sharp'># define</em> <a href='../R/7011.html' title='Multiple referred from 9 places.'>RSEQ_SIG</a>    0xf3def5e7      <em class='comment'>/* udf    #24035    ; 0x5de3 (ARMv6+) */</em>
<a id='L81' name='L81'></a>  81 <em class='sharp'>#else</em>
<a id='L82' name='L82'></a>  82 <em class='sharp'># define</em> <a href='../R/7011.html' title='Multiple referred from 9 places.'>RSEQ_SIG</a>    0xe7f5def3      <em class='comment'>/* udf    #24035    ; 0x5de3 */</em>
<a id='L83' name='L83'></a>  83 <em class='sharp'>#endif</em>
</pre>
<hr />
<a id='BOTTOM' name='BOTTOM'></a>
<em class='comment'>/* [&lt;][&gt;][^][v]<a href='#TOP'>[top]</a>[bottom]<a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
</body>
</html>
