Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /ad/eng/opt/xilinx/Vivado/2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto e515cbd7a6c44a9da9461b74af3e44ce --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fetch_tb_behav xil_defaultlib.fetch_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/ad/eng/users/j/s/jshall/Documents/EC413/Final Project/RISCV_Single_Cycle_Processor/RISCV_Single_Cycle_Processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fetch_tb_behav
