<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 7 6.1
#Hostname: VMBOX_WINDOWS7

# Wed Jun 15 22:29:05 2022

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.1

Hostname: VMBOX_WINDOWS7

Implementation : impl1
Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.1

Hostname: VMBOX_WINDOWS7

Implementation : impl1
Synopsys VHDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@N:"C:\Kevan\A3041\P3041\Main.vhd":29:7:29:10|Top entity is set to main.
Options changed - recompiling
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\Kevan\A3041\P3041\OSR8V3.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\Kevan\A3041\P3041\CMD_RAM.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\Kevan\A3041\P3041\ROM.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\Kevan\A3041\P3041\RAM.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\Kevan\A3041\P3041\Entities.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\Kevan\A3041\P3041\Main.vhd'.
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"C:\Kevan\A3041\P3041\Main.vhd":29:7:29:10|Synthesizing work.main.behavior.
@W: CG296 :"C:\Kevan\A3041\P3041\Main.vhd":234:10:234:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":259:22:259:24|Referenced variable cpa is not in sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":259:29:259:35|Referenced variable dactive is not in sensitivity list.
@W: CD274 :"C:\Kevan\A3041\P3041\Main.vhd":364:4:364:7|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\Main.vhd":351:2:351:5|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\Main.vhd":413:5:413:8|Incomplete case statement - add more cases or a when others
@W: CG296 :"C:\Kevan\A3041\P3041\Main.vhd":331:7:331:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":372:50:372:62|Referenced variable tck_frequency is not in sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":365:36:365:49|Referenced variable sensor_bits_in is not in sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":366:37:366:44|Referenced variable int_bits is not in sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":368:36:368:45|Referenced variable int_period is not in sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":367:37:367:44|Referenced variable int_mask is not in sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":374:9:374:14|Referenced variable cmdrdy is not in sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":356:26:356:30|Referenced variable cpuds is not in sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":353:10:353:14|Referenced variable cpuwr is not in sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":337:34:337:41|Referenced variable cpu_addr is not in sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":360:19:360:25|Referenced variable cmd_out is not in sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":343:12:343:23|Referenced variable cpu_data_out is not in sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":378:34:378:44|Referenced variable cmd_wr_addr is not in sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":354:19:354:25|Referenced variable ram_out is not in sensitivity list.
@N: CD364 :"C:\Kevan\A3041\P3041\Main.vhd":465:4:465:16|Removing redundant assignment.
@N: CD364 :"C:\Kevan\A3041\P3041\Main.vhd":468:4:468:16|Removing redundant assignment.
@W: CG296 :"C:\Kevan\A3041\P3041\Main.vhd":514:24:514:30|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":589:26:589:33|Referenced variable int_mask is not in sensitivity list.
@W: CG296 :"C:\Kevan\A3041\P3041\Main.vhd":683:22:683:28|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\Main.vhd":707:17:707:26|Referenced variable tx_channel is not in sensitivity list.
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":920:17:920:21|Variable state read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":966:10:966:14|Variable state read before being assigned? This may cause a simulation mismatch 
@N: CD364 :"C:\Kevan\A3041\P3041\Main.vhd":978:4:978:9|Removing redundant assignment.
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":994:11:994:15|Variable state read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":994:26:994:30|Variable state read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":920:17:920:21|Variable state read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":966:10:966:14|Variable state read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":994:11:994:15|Variable state read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":994:26:994:30|Variable state read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1026:32:1026:34|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1026:20:1026:22|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1027:20:1027:22|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1028:32:1028:34|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1028:20:1028:22|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1029:32:1029:34|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1029:20:1029:22|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1030:20:1030:22|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1031:42:1031:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1025:42:1025:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1026:32:1026:34|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1026:20:1026:22|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1027:20:1027:22|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1028:32:1028:34|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1028:20:1028:22|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1029:32:1029:34|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1029:20:1029:22|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1030:20:1030:22|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1031:42:1031:44|Variable crc read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1115:10:1115:14|Variable state read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1125:23:1125:27|Variable state read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1115:10:1115:14|Variable state read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Kevan\A3041\P3041\Main.vhd":1125:23:1125:27|Variable state read before being assigned? This may cause a simulation mismatch 
@W: CD638 :"C:\Kevan\A3041\P3041\Main.vhd":179:20:179:24|Signal intgs is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Kevan\A3041\P3041\Main.vhd":179:27:179:31|Signal intas is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Kevan\A3041\P3041\Main.vhd":201:8:201:13|Signal bytsel is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Kevan\A3041\P3041\CMD_RAM.vhd":14:7:14:13|Synthesizing work.cmd_ram.structure.
@N: CD630 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":1699:10:1699:14|Synthesizing work.dp8kc.syn_black_box.
Post processing for work.dp8kc.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":1490:10:1490:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":1483:10:1483:12|Synthesizing work.vhi.syn_black_box.
Post processing for work.vhi.syn_black_box
Post processing for work.cmd_ram.structure
Running optimization stage 1 on CMD_RAM .......
Finished optimization stage 1 on CMD_RAM (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CD630 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":62:7:62:14|Synthesizing work.osr8_cpu.behavior.
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":289:2:289:5|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":588:5:588:8|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":614:5:614:8|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":939:5:939:8|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":869:4:869:7|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":980:5:980:8|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":1004:5:1004:8|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":965:4:965:7|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":1028:4:1028:7|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":1075:5:1075:8|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":1065:4:1065:7|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":1231:4:1231:7|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":1147:3:1147:6|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":1249:3:1249:6|Incomplete case statement - add more cases or a when others
@W: CD274 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":1285:2:1285:5|Incomplete case statement - add more cases or a when others
@W: CG296 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":1298:18:1298:24|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":1302:20:1302:21|Referenced variable ck is not in sensitivity list.
@W: CD638 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":216:27:216:31|Signal alu_z is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":216:34:216:38|Signal alu_v is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.osr8_cpu.behavior
Running optimization stage 1 on OSR8_CPU .......
@A: CL282 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Feedback mux created for signal reg_L[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Feedback mux created for signal reg_H[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Feedback mux created for signal reg_A[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Feedback mux created for signal reg_E[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Feedback mux created for signal reg_D[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Feedback mux created for signal reg_C[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Feedback mux created for signal reg_B[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Feedback mux created for signal cpu_addr[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Feedback mux created for signal cpu_data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Feedback mux created for signal reg_IY[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Feedback mux created for signal reg_IX[11:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL117 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":1146:2:1146:3|Latch generated from process for signal alu_cin; possible missing assignment in an if or case statement.
@A: CL282 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Feedback mux created for signal second_operand[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Feedback mux created for signal first_operand[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Feedback mux created for signal opcode[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on OSR8_CPU (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 111MB)
@N: CD630 :"C:\Kevan\A3041\P3041\ROM.vhd":14:7:14:9|Synthesizing work.rom.structure.
Post processing for work.rom.structure
Running optimization stage 1 on ROM .......
Finished optimization stage 1 on ROM (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 111MB)
@N: CD630 :"C:\Kevan\A3041\P3041\RAM.vhd":14:7:14:9|Synthesizing work.ram.structure.
Post processing for work.ram.structure
Running optimization stage 1 on RAM .......
Finished optimization stage 1 on RAM (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 111MB)
@N: CD630 :"C:\Kevan\A3041\P3041\Entities.vhd":6:7:6:21|Synthesizing work.ring_oscillator.behavior.
@W: CD280 :"C:\Kevan\A3041\P3041\Entities.vhd":37:11:37:15|Unbound component BUFBA mapped to black box
@N: CD630 :"C:\Kevan\A3041\P3041\Entities.vhd":37:11:37:15|Synthesizing work.bufba.syn_black_box.
Post processing for work.bufba.syn_black_box
Running optimization stage 1 on BUFBA .......
Finished optimization stage 1 on BUFBA (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 111MB)
Post processing for work.ring_oscillator.behavior
Running optimization stage 1 on ring_oscillator .......
Finished optimization stage 1 on ring_oscillator (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 111MB)
@N: CD630 :"C:\Kevan\A3041\P3041\Entities.vhd":105:7:105:9|Synthesizing work.pcu.structure.
@N: CD630 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":2163:10:2163:14|Synthesizing work.pcntr.syn_black_box.
Post processing for work.pcntr.syn_black_box
Post processing for work.pcu.structure
Running optimization stage 1 on PCU .......
Finished optimization stage 1 on PCU (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 111MB)
Post processing for work.main.behavior
Running optimization stage 1 on main .......
@W: CL169 :"C:\Kevan\A3041\P3041\Main.vhd":1076:18:1076:27|Pruning unused register next_state(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Kevan\A3041\P3041\Main.vhd":1025:60:1025:60|Pruning unused register i(31 downto 28). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Kevan\A3041\P3041\Main.vhd":1008:16:1008:23|Pruning unused register next_crc(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Kevan\A3041\P3041\Main.vhd":980:10:980:10|Pruning unused register i(31 downto 28). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Kevan\A3041\P3041\Main.vhd":191:2:191:5|Pruning unused register Byte_Receiver.BYTS. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Kevan\A3041\P3041\Main.vhd":186:2:186:3|Pruning unused register Receive_Command.RC. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Kevan\A3041\P3041\Main.vhd":531:2:531:3|Pruning unused register CPUIRQ_1. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Kevan\A3041\P3041\Main.vhd":389:2:389:3|Pruning unused bits 7 to 2 of tp_reg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"C:\Kevan\A3041\P3041\Main.vhd":389:2:389:3|Removing unused bit 5 of int_set_4(7 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Kevan\A3041\P3041\Main.vhd":389:2:389:3|Removing unused bit 3 of int_set_4(7 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\Kevan\A3041\P3041\Main.vhd":389:2:389:3|Pruning unused bits 4 to 3 of int_rst_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Kevan\A3041\P3041\Main.vhd":884:18:884:27|Sharing sequential element next_state and merging state. Add a syn_preserve attribute to the element to prevent sharing.
@A: CL282 :"C:\Kevan\A3041\P3041\Main.vhd":389:2:389:3|Feedback mux created for signal xmit_bits[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\Main.vhd":389:2:389:3|Feedback mux created for signal int_set[7:6]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\Main.vhd":389:2:389:3|Feedback mux created for signal int_rst[7:5]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\Main.vhd":389:2:389:3|Feedback mux created for signal int_set[4:4]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\Main.vhd":389:2:389:3|Feedback mux created for signal int_set[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\Main.vhd":389:2:389:3|Feedback mux created for signal int_rst[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\Main.vhd":389:2:389:3|Feedback mux created for signal SWRST. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\Main.vhd":389:2:389:3|Feedback mux created for signal tx_low[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\Main.vhd":389:2:389:3|Feedback mux created for signal tp_reg[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\Main.vhd":598:57:598:57|Feedback mux created for signal sensor_bits_in[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\Main.vhd":138:15:138:20|Feedback mux created for signal SAA. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\Main.vhd":598:57:598:57|Feedback mux created for signal SAD. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL111 :"C:\Kevan\A3041\P3041\Main.vhd":531:2:531:3|All reachable assignments to int_bits(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@A: CL282 :"C:\Kevan\A3041\P3041\Main.vhd":531:2:531:3|Feedback mux created for signal TXDS. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Kevan\A3041\P3041\Main.vhd":531:2:531:3|Feedback mux created for signal SADS. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on main (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 111MB)
Running optimization stage 2 on PCU .......
Finished optimization stage 2 on PCU (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 111MB)
Running optimization stage 2 on BUFBA .......
Finished optimization stage 2 on BUFBA (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 111MB)
Running optimization stage 2 on ring_oscillator .......
Finished optimization stage 2 on ring_oscillator (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 111MB)
Running optimization stage 2 on RAM .......
Finished optimization stage 2 on RAM (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 111MB)
Running optimization stage 2 on ROM .......
Finished optimization stage 2 on ROM (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 111MB)
Running optimization stage 2 on OSR8_CPU .......
@N: CL201 :"C:\Kevan\A3041\P3041\OSR8V3.vhd":421:2:421:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 19 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00001000
   00001001
   00001010
   00001011
   00010000
   00100000
   00100001
   00100010
   00100011
   00101000
   00101001
   00101010
   00101011
   10000000
Finished optimization stage 2 on OSR8_CPU (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 121MB)
Running optimization stage 2 on CMD_RAM .......
Finished optimization stage 2 on CMD_RAM (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 121MB)
Running optimization stage 2 on main .......
@W: CL190 :"C:\Kevan\A3041\P3041\Main.vhd":531:2:531:3|Optimizing register bit int_bits(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Kevan\A3041\P3041\Main.vhd":531:2:531:3|Pruning register bit 5 of int_bits(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Kevan\A3041\P3041\Main.vhd":1076:11:1076:15|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
@W: CL249 :"C:\Kevan\A3041\P3041\Main.vhd":1076:11:1076:15|Initial value is not supported on state machine state
@N: CL201 :"C:\Kevan\A3041\P3041\Main.vhd":481:2:481:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Kevan\A3041\P3041\Main.vhd":446:2:446:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on main (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 121MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Kevan\A3041\P3041\impl1\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 121MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 15 22:29:07 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.1

Hostname: VMBOX_WINDOWS7

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Kevan\A3041\P3041A\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 15 22:29:07 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Kevan\A3041\P3041\impl1\synwork\P3041_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 21MB peak: 21MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 15 22:29:07 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.1

Hostname: VMBOX_WINDOWS7

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Kevan\A3041\P3041A\impl1\synwork\P3041_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 15 22:29:09 2022

###########################################################]
# Wed Jun 15 22:29:09 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.1

Hostname: VMBOX_WINDOWS7

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 128MB)

@A: MF827 |No constraint file specified.
@L: C:\Kevan\A3041\P3041\impl1\P3041_impl1_scck.rpt 
See clock summary report "C:\Kevan\A3041\P3041\impl1\P3041_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N: FX493 |Applying initial value "0" on instance Command_Processor\.RBI.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance Synchronize_RP\.RPS.
@N: FX493 |Applying initial value "0" on instance TXD.
@N: FX493 |Applying initial value "0" on instance SAD.
@N: FX493 |Applying initial value "0" on instance Initiate_Command\.IC.
@N: FX493 |Applying initial value "0" on instance Terminate_Command\.TC.
@N: FX493 |Applying initial value "0" on instance Frequency_Modulation\.FHI.
@N: FX493 |Applying initial value "0" on instance Byte_Receiver\.RBD.
@N: FX493 |Applying initial value "0" on instance Byte_Receiver\.BYTERR.
@N: FX493 |Applying initial value "0" on instance no_stop_bit.
@N: FX493 |Applying initial value "0" on instance TXA.
@N: FX493 |Applying initial value "0" on instance SAA.
@N: FX493 |Applying initial value "0" on instance Byte_Receiver\.BITS.
@N: FX493 |Applying initial value "00000000" on instance sensor_bits_in[7:0].
@N: FX493 |Applying initial value "1111111111111111" on instance crc[15:0].
@A: FX681 :"c:\kevan\a3041\p3041\main.vhd":830:11:830:17|Initial value on register counter[6:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "0000000" on instance counter[6:0].
@N: FX493 |Applying initial value "0" on instance SAI.
@N: FX493 |Applying initial value "0" on instance TXI.
@W: BN288 :"c:\kevan\a3041\p3041\main.vhd":389:2:389:3|Register CPRST with set has an initial value of 0. Ignoring initial value.  
@N: FX493 |Applying initial value "0" on instance SWRST.
@W: BN287 :"c:\kevan\a3041\p3041\main.vhd":389:2:389:3|Register DACTIVE with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"c:\kevan\a3041\p3041\main.vhd":389:2:389:3|Register tck_divisor[3:0] with reset has an initial value of 1. Ignoring initial value.  
@A: FX681 :"c:\kevan\a3041\p3041\main.vhd":389:2:389:3|Initial value on register tx_channel[7:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN287 :"c:\kevan\a3041\p3041\main.vhd":389:2:389:3|Register tx_channel[7:0] with reset has an initial value of 1. Ignoring initial value.  
@N: FX493 |Applying initial value "0000000000000000" on instance xmit_bits[15:0].
@A: FX681 :"c:\kevan\a3041\p3041\main.vhd":851:11:851:17|Initial value on register counter_1[8:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "000000000" on instance counter_1[8:0].
@N: FX493 |Applying initial value "00" on instance tp_reg[1:0].
@A: FX681 :"c:\kevan\a3041\p3041\main.vhd":389:2:389:3|Initial value on register tx_low[3:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "0110" on instance tx_low[3:0].
@N: FX493 |Applying initial value "0" on instance Error_Check\.CRCERR.
@N: FX493 |Applying initial value "0" on instance TXB.
@N: FX493 |Applying initial value "0" on instance Command_Processor\.CMDRDY.
@N: FX493 |Applying initial value "0" on instance Command_Processor\.CPA.
Encoding state machine state[0:18] (in view: work.OSR8_CPU(behavior))
original code -> new code
   00000000 -> 0000000000000000001
   00000001 -> 0000000000000000010
   00000010 -> 0000000000000000100
   00000011 -> 0000000000000001000
   00000100 -> 0000000000000010000
   00001000 -> 0000000000000100000
   00001001 -> 0000000000001000000
   00001010 -> 0000000000010000000
   00001011 -> 0000000000100000000
   00010000 -> 0000000001000000000
   00100000 -> 0000000010000000000
   00100001 -> 0000000100000000000
   00100010 -> 0000001000000000000
   00100011 -> 0000010000000000000
   00101000 -> 0000100000000000000
   00101001 -> 0001000000000000000
   00101010 -> 0010000000000000000
   00101011 -> 0100000000000000000
   10000000 -> 1000000000000000000
Encoding state machine state_4[0:5] (in view: work.main(behavior))
original code -> new code
   00000 -> 000001
   00001 -> 000010
   00010 -> 000100
   00011 -> 001000
   00100 -> 010000
   00101 -> 100000
@N: FX493 |Applying initial value "1" on instance state_4[5].
@N: FX493 |Applying initial value "0" on instance state_4[4].
@N: FX493 |Applying initial value "0" on instance state_4[3].
@N: FX493 |Applying initial value "0" on instance state_4[2].
@N: FX493 |Applying initial value "0" on instance state_4[1].
@N: FX493 |Applying initial value "0" on instance state_4[0].
Encoding state machine state_2[0:3] (in view: work.main(behavior))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\kevan\a3041\p3041\main.vhd":481:2:481:3|There are no possible illegal states for state machine state_2[0:3] (in view: work.main(behavior)); safe FSM implementation is not required.
Encoding state machine state[0:2] (in view: work.main(behavior))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

@N: BN362 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Removing sequential instance state[1] (in view: work.OSR8_CPU(behavior)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Removing sequential instance state[2] (in view: work.OSR8_CPU(behavior)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Removing sequential instance state[3] (in view: work.OSR8_CPU(behavior)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Removing sequential instance state[4] (in view: work.OSR8_CPU(behavior)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Removing sequential instance state[5] (in view: work.OSR8_CPU(behavior)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Removing sequential instance state[6] (in view: work.OSR8_CPU(behavior)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Removing sequential instance state[7] (in view: work.OSR8_CPU(behavior)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Removing sequential instance state[10] (in view: work.OSR8_CPU(behavior)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Removing sequential instance state[11] (in view: work.OSR8_CPU(behavior)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Removing sequential instance state[12] (in view: work.OSR8_CPU(behavior)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Removing sequential instance state[15] (in view: work.OSR8_CPU(behavior)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Removing sequential instance state[18] (in view: work.OSR8_CPU(behavior)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

@W: BZ101 |Potential glitch can occur at the output of 15 instances  

Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=7 on top level netlist main 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)



Clock Summary
******************

          Start                   Requested     Requested     Clock                                  Clock                   Clock
Level     Clock                   Frequency     Period        Type                                   Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                  1.0 MHz       1000.000      system                                 system_clkgroup         1    
                                                                                                                                  
0 -       main|RCK                1.0 MHz       1000.000      inferred                               Inferred_clkgroup_0     345  
                                                                                                                                  
0 -       ring_oscillator|RIN     1.0 MHz       1000.000      inferred                               Inferred_clkgroup_1     5    
1 .         main|FCK              1.0 MHz       1000.000      derived (from ring_oscillator|RIN)     Inferred_clkgroup_1     7    
2 ..          main|TCK_1          1.0 MHz       1000.000      derived (from main|FCK)                Inferred_clkgroup_1     284  
==================================================================================================================================



Clock Load Summary
***********************

                        Clock     Source                       Clock Pin                     Non-clock Pin       Non-clock Pin    
Clock                   Load      Pin                          Seq Example                   Seq Example         Comb Example     
----------------------------------------------------------------------------------------------------------------------------------
System                  1         -                            CPU.alu_cin.C                 -                   -                
                                                                                                                                  
main|RCK                345       RCK(port)                    Command_Processor\.CMWR.C     state_2[0].D[0]     CK.I[0](keepbuf) 
                                                                                                                                  
ring_oscillator|RIN     5         Fast_CK.un2_rin.OUT(and)     Fast_CK.CK.C                  -                   -                
main|FCK                7         Fast_CK.CK.Q[0](dff)         TCK.C                         -                   un1_FCK.I[0](inv)
main|TCK_1              284       TCK.Q[0](dff)                INTCTRZ.C                     -                   CK.I[0](keepbuf) 
==================================================================================================================================

@W: MT531 :"c:\kevan\a3041\p3041\osr8v3.vhd":1146:2:1146:3|Found signal identified as System clock which controls 1 sequential elements including CPU.alu_cin.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\kevan\a3041\p3041\ram.vhd":114:4:114:14|Found inferred clock main|RCK which controls 345 sequential elements including RAM.RAM_0_0_0_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\kevan\a3041\p3041\entities.vhd":65:2:65:3|Found inferred clock ring_oscillator|RIN which controls 5 sequential elements including Fast_CK.count[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 99 clock pin(s) of sequential element(s)
5 gated/generated clock tree(s) driving 297 clock pin(s) of sequential element(s)
0 instances converted, 297 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       RCK                 Unconstrained_port     99         state_4[0]     
=======================================================================================
=========================================================================== Gated/Generated Clocks ============================================================================
Clock Tree ID     Driving Element                        Drive Element Type     Unconverted Fanout     Sample Instance               Explanation                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_2       uclk_Boost_Controller\.un11_ck.OUT     or                     246                    int_bits[4:1]                 Inferred clock from port                  
@KP:ckid0_3       CPU.un1_state_20[0].OUT[0]             mux                    1                      CPU.alu_cin                   Clock source is invalid for GCC           
@KP:ckid0_4       Fast_CK.un2_rin.OUT                    and                    5                      Fast_CK.count[3:0]            Clock source is invalid for GCC           
@KP:ckid0_6       TCK.Q[0]                               dff                    38                     state[1]                      Derived clock on input (not legal for GCC)
@KP:ckid0_8       Fast_CK.CK                             ring_oscillator        7                      Frequency_Modulation\.FHI     Derived clock on input (not legal for GCC)
===============================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 93MB peak: 177MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 15 22:29:10 2022

###########################################################]
# Wed Jun 15 22:29:11 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.1

Hostname: VMBOX_WINDOWS7

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)

@N: MO231 :"c:\kevan\a3041\p3041\main.vhd":884:11:884:15|Found counter in view:work.main(behavior) instance state_6[5:0] 
@N: MO231 :"c:\kevan\a3041\p3041\main.vhd":603:2:603:3|Found counter in view:work.main(behavior) instance state_3[4:0] 
@N: MO231 :"c:\kevan\a3041\p3041\main.vhd":522:2:522:3|Found counter in view:work.main(behavior) instance counter_2[7:0] 
@N: MO231 :"c:\kevan\a3041\p3041\main.vhd":446:2:446:3|Found counter in view:work.main(behavior) instance tck_frequency[7:0] 
@N: FX493 |Applying initial value "0" on instance state_5[0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance state_5[1].
@N: FX493 |Applying initial value "0" on instance state_5[2].
@N: MO231 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Found counter in view:work.OSR8_CPU(behavior) instance prog_cntr[11:0] 
@N: MO230 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Found up-down counter in view:work.OSR8_CPU(behavior) instance reg_IY[11:0]  
@N: MO230 :"c:\kevan\a3041\p3041\osr8v3.vhd":421:2:421:3|Found up-down counter in view:work.OSR8_CPU(behavior) instance reg_IX[11:0]  

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 179MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 184MB peak: 185MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 190MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 189MB peak: 190MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 186MB peak: 190MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 186MB peak: 190MB)

@N: FX214 :"c:\kevan\a3041\p3041\osr8v3.vhd":478:4:478:7|Generating ROM CPU.CPU\.DS_1_0[5:0] (in view: work.main(behavior)).

Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 186MB peak: 190MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 222MB peak: 222MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		   482.96ns		1057 /       394

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 223MB peak: 223MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 221MB peak: 223MB)


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 182MB peak: 223MB)

Writing Analyst data base C:\Kevan\A3041\P3041\impl1\synwork\P3041_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 221MB peak: 223MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Kevan\A3041\P3041\impl1\P3041_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 224MB peak: 226MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 224MB peak: 226MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 219MB peak: 226MB)

@W: MT246 :"c:\kevan\a3041\p3041\entities.vhd":140:4:140:14|Blackbox PCNTR is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock main|RCK with period 1000.00ns. Please declare a user-defined clock on port RCK.
@W: MT646 |Found inferred clock ring_oscillator|RIN with period 1000.00ns. Please declare a clock for each of the following:
       net  Fast_CK.RIN_uclk
       net  Fast_CK.RIN

@N: MT615 |Found clock main|FCK with period 1000.00ns 
@N: MT615 |Found clock main|TCK_1 with period 1000.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Wed Jun 15 22:29:17 2022
#


Top view:               main
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 482.040

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                        Requested     Estimated     Requested     Estimated                  Clock                                  Clock              
Starting Clock          Frequency     Frequency     Period        Period        Slack        Type                                   Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------
main|FCK                1.0 MHz       179.3 MHz     1000.000      5.577         1496.975     derived (from ring_oscillator|RIN)     Inferred_clkgroup_1
main|RCK                1.0 MHz       27.8 MHz      1000.000      35.919        482.040      inferred                               Inferred_clkgroup_0
main|TCK_1              1.0 MHz       83.5 MHz      1000.000      11.973        495.614      derived (from main|FCK)                Inferred_clkgroup_1
ring_oscillator|RIN     1.0 MHz       114.0 MHz     1000.000      8.771         995.478      inferred                               Inferred_clkgroup_1
System                  1.0 MHz       115.8 MHz     1000.000      8.638         991.362      system                                 system_clkgroup    
=======================================================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise      |    fall  to  fall      |    rise  to  fall      |    fall  to  rise    
--------------------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack     |  constraint  slack     |  constraint  slack     |  constraint  slack   
--------------------------------------------------------------------------------------------------------------------------------------------
System               System               |  1000.000    1000.000  |  No paths    -         |  No paths    -         |  No paths    -       
System               main|RCK             |  1000.000    991.362   |  No paths    -         |  No paths    -         |  No paths    -       
System               main|TCK_1           |  1000.000    991.362   |  No paths    -         |  No paths    -         |  No paths    -       
main|RCK             System               |  1000.000    995.309   |  No paths    -         |  No paths    -         |  1000.000    992.325 
main|RCK             main|RCK             |  1000.000    986.037   |  1000.000    992.975   |  500.000     492.265   |  500.000     482.040 
main|RCK             ring_oscillator|RIN  |  No paths    -         |  No paths    -         |  No paths    -         |  Diff grp    -       
main|RCK             main|FCK             |  No paths    -         |  No paths    -         |  No paths    -         |  Diff grp    -       
main|RCK             main|TCK_1           |  Diff grp    -         |  No paths    -         |  Diff grp    -         |  Diff grp    -       
ring_oscillator|RIN  ring_oscillator|RIN  |  1000.000    995.478   |  No paths    -         |  No paths    -         |  No paths    -       
main|FCK             main|FCK             |  No paths    -         |  1000.000    1997.983  |  No paths    -         |  500.000     1496.975
main|TCK_1           System               |  1000.000    995.309   |  No paths    -         |  No paths    -         |  1000.000    992.325 
main|TCK_1           main|RCK             |  Diff grp    -         |  Diff grp    -         |  Diff grp    -         |  Diff grp    -       
main|TCK_1           ring_oscillator|RIN  |  No paths    -         |  No paths    -         |  No paths    -         |  500.000     495.614 
main|TCK_1           main|FCK             |  1000.000    997.171   |  No paths    -         |  No paths    -         |  500.000     497.211 
main|TCK_1           main|TCK_1           |  1000.000    1986.037  |  No paths    -         |  500.000     1492.265  |  500.000     1482.040
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: main|FCK
====================================



Starting Points with Worst Slack
********************************

             Starting                                  Arrival             
Instance     Reference     Type        Pin     Net     Time        Slack   
             Clock                                                         
---------------------------------------------------------------------------
TCK          main|FCK      FD1S3AX     Q       TCK     1.344       1496.975
===========================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                               Required             
Instance                          Reference     Type         Pin     Net                                 Time         Slack   
                                  Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------------
xdac_0io[2]                       main|FCK      OFS1P3IX     D       Frequency_Modulation\.xdac_4[2]     1500.089     1496.975
xdac_0io[3]                       main|FCK      OFS1P3IX     D       Frequency_Modulation\.xdac_4[3]     1500.089     1496.975
xdac_0io[4]                       main|FCK      OFS1P3IX     D       Frequency_Modulation\.xdac_4[4]     1500.089     1496.975
Frequency_Modulation\.FHI_0io     main|FCK      OFS1P3DX     D       Frequency_Modulation\.un167_txb     1500.089     1498.128
xdac_0io[0]                       main|FCK      OFS1P3IX     D       Frequency_Modulation\.xdac_4[0]     1500.089     1498.128
xdac_0io[1]                       main|FCK      OFS1P3IX     D       Frequency_Modulation\.xdac_4[1]     1500.089     1498.128
TCK                               main|FCK      FD1S3AX      D       TCK_i                               1999.894     1997.983
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1500.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1500.089

    - Propagation time:                      3.113
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1496.975

    Number of logic level(s):                2
    Starting point:                          TCK / Q
    Ending point:                            xdac_0io[2] / D
    The start point is clocked by            main|FCK [falling] (rise=0.000 fall=500.000 period=1000.000) on pin CK
    The end   point is clocked by            main|FCK [rising] (rise=0.000 fall=500.000 period=1000.000) on pin SCLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:main|FCK to c:main|FCK)

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
TCK                                 FD1S3AX      Q        Out     1.344     1.344 r     -         
TCK                                 Net          -        -       -         -           44        
tx_low_RNILQTD[0]                   ORCALUT4     B        In      0.000     1.344 r     -         
tx_low_RNILQTD[0]                   ORCALUT4     Z        Out     1.153     2.497 r     -         
N_4_0                               Net          -        -       -         -           3         
xdac_0io_RNO[2]                     ORCALUT4     A        In      0.000     2.497 r     -         
xdac_0io_RNO[2]                     ORCALUT4     Z        Out     0.617     3.113 r     -         
Frequency_Modulation\.xdac_4[2]     Net          -        -       -         -           1         
xdac_0io[2]                         OFS1P3IX     D        In      0.000     3.113 r     -         
==================================================================================================




====================================
Detailed Report for Clock: main|RCK
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                          Arrival            
Instance                           Reference     Type      Pin      Net              Time        Slack  
                                   Clock                                                                
--------------------------------------------------------------------------------------------------------
ROM.ROM_0_0_0_3                    main|RCK      DP8KC     DOA0     prog_data[0]     4.713       482.040
ROM.ROM_0_0_0_3                    main|RCK      DP8KC     DOA1     prog_data[1]     4.713       482.040
ROM.ROM_0_0_2_1                    main|RCK      DP8KC     DOA1     prog_data[5]     4.713       482.040
ROM.ROM_0_0_3_0                    main|RCK      DP8KC     DOA0     prog_data[6]     4.713       482.040
ROM.ROM_0_0_1_2                    main|RCK      DP8KC     DOA0     prog_data[2]     4.713       482.104
ROM.ROM_0_0_1_2                    main|RCK      DP8KC     DOA1     prog_data[3]     4.713       482.104
ROM.ROM_0_0_2_1                    main|RCK      DP8KC     DOA0     prog_data[4]     4.713       482.104
Command_Memory.CMD_RAM_0_0_0_0     main|RCK      DP8KC     DOB0     cmd_out[0]       4.713       485.748
RAM.RAM_0_0_0_0                    main|RCK      DP8KC     DOA0     ram_out[0]       4.713       485.748
Command_Memory.CMD_RAM_0_0_0_0     main|RCK      DP8KC     DOB2     cmd_out[2]       4.713       485.883
========================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                             Required            
Instance         Reference     Type        Pin     Net                Time         Slack  
                 Clock                                                                    
------------------------------------------------------------------------------------------
CPU.flag_Z       main|RCK      FD1P3DX     D       next_flag_z_8      500.089      482.040
CPU.reg_B[7]     main|RCK      FD1P3AX     D       un1_alu_out[7]     499.894      482.287
CPU.reg_C[7]     main|RCK      FD1P3AX     D       un1_alu_out[7]     499.894      482.287
CPU.reg_D[7]     main|RCK      FD1P3AX     D       un1_alu_out[7]     499.894      482.287
CPU.reg_E[7]     main|RCK      FD1P3AX     D       un1_alu_out[7]     499.894      482.287
CPU.reg_B[5]     main|RCK      FD1P3AX     D       un1_alu_out[5]     499.894      482.438
CPU.reg_B[6]     main|RCK      FD1P3AX     D       un1_alu_out[6]     499.894      482.438
CPU.reg_C[5]     main|RCK      FD1P3AX     D       un1_alu_out[5]     499.894      482.438
CPU.reg_C[6]     main|RCK      FD1P3AX     D       un1_alu_out[6]     499.894      482.438
CPU.reg_D[5]     main|RCK      FD1P3AX     D       un1_alu_out[5]     499.894      482.438
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         500.089

    - Propagation time:                      18.049
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     482.040

    Number of logic level(s):                15
    Starting point:                          ROM.ROM_0_0_0_3 / DOA0
    Ending point:                            CPU.flag_Z / D
    The start point is clocked by            main|RCK [falling] (rise=0.000 fall=500.000 period=1000.000) on pin CLKA
    The end   point is clocked by            main|RCK [rising] (rise=0.000 fall=500.000 period=1000.000) on pin CK

Instance / Net                            Pin      Pin               Arrival      No. of    
Name                         Type         Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------
ROM.ROM_0_0_0_3              DP8KC        DOA0     Out     4.713     4.713 r      -         
prog_data[0]                 Net          -        -       -         -            27        
CPU.CPU\.un621_state_1       ORCALUT4     A        In      0.000     4.713 r      -         
CPU.CPU\.un621_state_1       ORCALUT4     Z        Out     1.153     5.866 r      -         
un621_state_1                Net          -        -       -         -            3         
CPU.CPU\.un621_state         ORCALUT4     A        In      0.000     5.866 r      -         
CPU.CPU\.un621_state         ORCALUT4     Z        Out     1.017     6.883 r      -         
un621_state                  Net          -        -       -         -            1         
CPU.CPU\.un622_state         ORCALUT4     A        In      0.000     6.883 r      -         
CPU.CPU\.un622_state         ORCALUT4     Z        Out     1.089     7.972 r      -         
un622_state                  Net          -        -       -         -            2         
CPU.alu_in_x_3_sqmuxa        ORCALUT4     A        In      0.000     7.972 r      -         
CPU.alu_in_x_3_sqmuxa        ORCALUT4     Z        Out     1.265     9.236 r      -         
alu_in_x_3_sqmuxa            Net          -        -       -         -            8         
CPU.alu_in_x_iv_0[0]         ORCALUT4     A        In      0.000     9.236 r      -         
CPU.alu_in_x_iv_0[0]         ORCALUT4     Z        Out     1.017     10.253 r     -         
alu_in_x_iv_0[0]             Net          -        -       -         -            1         
CPU.alu_in_x_iv_4[0]         ORCALUT4     A        In      0.000     10.253 r     -         
CPU.alu_in_x_iv_4[0]         ORCALUT4     Z        Out     1.193     11.446 r     -         
alu_in_x_iv_4[0]             Net          -        -       -         -            4         
CPU.un1_alu_in_x_cry_0_0     CCU2D        B1       In      0.000     11.446 r     -         
CPU.un1_alu_in_x_cry_0_0     CCU2D        COUT     Out     1.544     12.991 r     -         
un1_alu_in_x_cry_0           Net          -        -       -         -            1         
CPU.un1_alu_in_x_cry_1_0     CCU2D        CIN      In      0.000     12.991 r     -         
CPU.un1_alu_in_x_cry_1_0     CCU2D        COUT     Out     0.143     13.133 r     -         
un1_alu_in_x_cry_2           Net          -        -       -         -            1         
CPU.un1_alu_in_x_cry_3_0     CCU2D        CIN      In      0.000     13.133 r     -         
CPU.un1_alu_in_x_cry_3_0     CCU2D        COUT     Out     0.143     13.276 r     -         
un1_alu_in_x_cry_4           Net          -        -       -         -            1         
CPU.un1_alu_in_x_cry_5_0     CCU2D        CIN      In      0.000     13.276 r     -         
CPU.un1_alu_in_x_cry_5_0     CCU2D        COUT     Out     0.143     13.419 r     -         
un1_alu_in_x_cry_6           Net          -        -       -         -            1         
CPU.un1_alu_in_x_cry_7_0     CCU2D        CIN      In      0.000     13.419 r     -         
CPU.un1_alu_in_x_cry_7_0     CCU2D        S0       Out     1.549     14.968 r     -         
un1_alu_in_x_cry_7_0_S0      Net          -        -       -         -            1         
CPU.result_1_bm[7]           ORCALUT4     C        In      0.000     14.968 r     -         
CPU.result_1_bm[7]           ORCALUT4     Z        Out     1.017     15.985 r     -         
result_1_bm[7]               Net          -        -       -         -            1         
CPU.result_1[7]              PFUMX        ALUT     In      0.000     15.985 r     -         
CPU.result_1[7]              PFUMX        Z        Out     0.430     16.415 r     -         
result_1[7]                  Net          -        -       -         -            6         
CPU.flag_Z_RNO_0             ORCALUT4     D        In      0.000     16.415 r     -         
CPU.flag_Z_RNO_0             ORCALUT4     Z        Out     1.017     17.432 f     -         
next_flag_z_2_m_6            Net          -        -       -         -            1         
CPU.flag_Z_RNO               ORCALUT4     A        In      0.000     17.432 f     -         
CPU.flag_Z_RNO               ORCALUT4     Z        Out     0.617     18.049 f     -         
next_flag_z_8                Net          -        -       -         -            1         
CPU.flag_Z                   FD1P3DX      D        In      0.000     18.049 f     -         
============================================================================================




====================================
Detailed Report for Clock: main|TCK_1
====================================



Starting Points with Worst Slack
********************************

                    Starting                                               Arrival            
Instance            Reference      Type        Pin      Net                Time        Slack  
                    Clock                                                                     
----------------------------------------------------------------------------------------------
tck_divisor[1]      main|TCK_1     FD1P3BX     Q        tck_divisor[1]     1.044       495.614
tck_divisor[2]      main|TCK_1     FD1P3DX     Q        tck_divisor[2]     1.044       495.757
tck_divisor[3]      main|TCK_1     FD1P3BX     Q        tck_divisor[3]     1.044       495.757
tx_low[0]           main|TCK_1     FD1P3AX     Q        CO0                1.108       497.211
tx_low[1]           main|TCK_1     FD1P3AY     Q        tx_low[1]          1.148       498.324
tx_low[2]           main|TCK_1     FD1P3AY     Q        tx_low[2]          1.108       498.364
tx_low[3]           main|TCK_1     FD1P3AX     Q        tx_low[3]          1.044       498.428
tck_divisor[0]      main|TCK_1     FD1P3BX     Q        tck_divisor[0]     0.972       498.500
ROM.ROM_0_0_1_2     main|TCK_1     DP8KC       DOA1     prog_data[3]       4.713       992.325
ROM.ROM_0_0_2_1     main|TCK_1     DP8KC       DOA0     prog_data[4]       4.713       992.325
==============================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required            
Instance             Reference      Type         Pin     Net                                 Time         Slack  
                     Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------
Fast_CK.CK           main|TCK_1     FD1S3AX      D       un1_calib_i                         499.894      495.614
xdac_0io[2]          main|TCK_1     OFS1P3IX     D       Frequency_Modulation\.xdac_4[2]     500.089      497.211
xdac_0io[3]          main|TCK_1     OFS1P3IX     D       Frequency_Modulation\.xdac_4[3]     500.089      497.211
xdac_0io[4]          main|TCK_1     OFS1P3IX     D       Frequency_Modulation\.xdac_4[4]     500.089      497.211
xdac_0io[1]          main|TCK_1     OFS1P3IX     D       Frequency_Modulation\.xdac_4[1]     500.089      498.324
xdac_0io[0]          main|TCK_1     OFS1P3IX     D       Frequency_Modulation\.xdac_4[0]     500.089      498.364
Fast_CK.count[1]     main|TCK_1     FD1S3AX      D       next_count_3[1]                     500.089      498.428
Fast_CK.count[2]     main|TCK_1     FD1S3AX      D       next_count_3[2]                     500.089      498.428
Fast_CK.count[3]     main|TCK_1     FD1S3AX      D       next_count_3[3]                     500.089      498.428
Fast_CK.count[0]     main|TCK_1     FD1S3AX      D       next_count_3[0]                     500.089      498.500
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.894

    - Propagation time:                      4.280
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 495.614

    Number of logic level(s):                3
    Starting point:                          tck_divisor[1] / Q
    Ending point:                            Fast_CK.CK / D
    The start point is clocked by            main|TCK_1 [falling] (rise=0.000 fall=500.000 period=1000.000) on pin CK
    The end   point is clocked by            ring_oscillator|RIN [rising] (rise=0.000 fall=500.000 period=1000.000) on pin CK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
tck_divisor[1]                         FD1P3BX     Q        Out     1.044     1.044 r     -         
tck_divisor[1]                         Net         -        -       -         -           2         
Fast_CK.divider\.un1_calib_cry_0_0     CCU2D       B1       In      0.000     1.044 r     -         
Fast_CK.divider\.un1_calib_cry_0_0     CCU2D       COUT     Out     1.544     2.588 r     -         
un1_calib_cry_0                        Net         -        -       -         -           1         
Fast_CK.divider\.un1_calib_cry_1_0     CCU2D       CIN      In      0.000     2.588 r     -         
Fast_CK.divider\.un1_calib_cry_1_0     CCU2D       COUT     Out     0.143     2.731 r     -         
un1_calib_cry_2                        Net         -        -       -         -           1         
Fast_CK.divider\.un1_calib_cry_3_0     CCU2D       CIN      In      0.000     2.731 r     -         
Fast_CK.divider\.un1_calib_cry_3_0     CCU2D       S1       Out     1.549     4.280 r     -         
un1_calib_i                            Net         -        -       -         -           1         
Fast_CK.CK                             FD1S3AX     D        In      0.000     4.280 r     -         
====================================================================================================




====================================
Detailed Report for Clock: ring_oscillator|RIN
====================================



Starting Points with Worst Slack
********************************

                     Starting                                             Arrival            
Instance             Reference               Type        Pin     Net      Time        Slack  
                     Clock                                                                   
---------------------------------------------------------------------------------------------
Fast_CK.count[0]     ring_oscillator|RIN     FD1S3AX     Q       CO0      1.180       995.478
Fast_CK.count[1]     ring_oscillator|RIN     FD1S3AX     Q       ANB1     1.148       995.653
Fast_CK.count[2]     ring_oscillator|RIN     FD1S3AX     Q       ANB2     1.148       995.653
Fast_CK.count[3]     ring_oscillator|RIN     FD1S3AX     Q       ANB3     1.108       997.211
=============================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                        Required            
Instance             Reference               Type        Pin     Net                 Time         Slack  
                     Clock                                                                               
---------------------------------------------------------------------------------------------------------
Fast_CK.CK           ring_oscillator|RIN     FD1S3AX     D       un1_calib_i         999.894      995.478
Fast_CK.count[0]     ring_oscillator|RIN     FD1S3AX     D       next_count_3[0]     1000.089     997.139
Fast_CK.count[1]     ring_oscillator|RIN     FD1S3AX     D       next_count_3[1]     1000.089     997.139
Fast_CK.count[2]     ring_oscillator|RIN     FD1S3AX     D       next_count_3[2]     1000.089     997.139
Fast_CK.count[3]     ring_oscillator|RIN     FD1S3AX     D       next_count_3[3]     1000.089     997.203
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.894

    - Propagation time:                      4.416
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 995.478

    Number of logic level(s):                3
    Starting point:                          Fast_CK.count[0] / Q
    Ending point:                            Fast_CK.CK / D
    The start point is clocked by            ring_oscillator|RIN [rising] (rise=0.000 fall=500.000 period=1000.000) on pin CK
    The end   point is clocked by            ring_oscillator|RIN [rising] (rise=0.000 fall=500.000 period=1000.000) on pin CK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
Fast_CK.count[0]                       FD1S3AX     Q        Out     1.180     1.180 r     -         
CO0                                    Net         -        -       -         -           5         
Fast_CK.divider\.un1_calib_cry_0_0     CCU2D       A1       In      0.000     1.180 r     -         
Fast_CK.divider\.un1_calib_cry_0_0     CCU2D       COUT     Out     1.544     2.724 r     -         
un1_calib_cry_0                        Net         -        -       -         -           1         
Fast_CK.divider\.un1_calib_cry_1_0     CCU2D       CIN      In      0.000     2.724 r     -         
Fast_CK.divider\.un1_calib_cry_1_0     CCU2D       COUT     Out     0.143     2.867 r     -         
un1_calib_cry_2                        Net         -        -       -         -           1         
Fast_CK.divider\.un1_calib_cry_3_0     CCU2D       CIN      In      0.000     2.867 r     -         
Fast_CK.divider\.un1_calib_cry_3_0     CCU2D       S1       Out     1.549     4.416 r     -         
un1_calib_i                            Net         -        -       -         -           1         
Fast_CK.CK                             FD1S3AX     D        In      0.000     4.416 r     -         
====================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                       Arrival             
Instance                         Reference     Type       Pin       Net         Time        Slack   
                                 Clock                                                              
----------------------------------------------------------------------------------------------------
CPU.alu_cin                      System        FD1S1D     Q         alu_cin     1.108       991.362 
Power_Controller.PCNTR_Inst0     System        PCNTR      SFLAG     SFLAG       0.000       999.472 
Fast_CK.ring1                    System        BUFBA      Z         R1_1        0.000       1000.000
Fast_CK.ring2                    System        BUFBA      Z         R2_1        0.000       1000.000
Fast_CK.ring3                    System        BUFBA      Z         R3_1        0.000       1000.000
====================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                             Required            
Instance         Reference     Type        Pin     Net                Time         Slack  
                 Clock                                                                    
------------------------------------------------------------------------------------------
CPU.flag_Z       System        FD1P3DX     D       next_flag_z_8      1000.089     991.362
CPU.reg_B[7]     System        FD1P3AX     D       un1_alu_out[7]     999.894      991.608
CPU.reg_C[7]     System        FD1P3AX     D       un1_alu_out[7]     999.894      991.608
CPU.reg_D[7]     System        FD1P3AX     D       un1_alu_out[7]     999.894      991.608
CPU.reg_E[7]     System        FD1P3AX     D       un1_alu_out[7]     999.894      991.608
CPU.reg_B[5]     System        FD1P3AX     D       un1_alu_out[5]     999.894      991.759
CPU.reg_B[6]     System        FD1P3AX     D       un1_alu_out[6]     999.894      991.759
CPU.reg_C[5]     System        FD1P3AX     D       un1_alu_out[5]     999.894      991.759
CPU.reg_C[6]     System        FD1P3AX     D       un1_alu_out[6]     999.894      991.759
CPU.reg_D[5]     System        FD1P3AX     D       un1_alu_out[5]     999.894      991.759
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.089

    - Propagation time:                      8.727
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 991.362

    Number of logic level(s):                10
    Starting point:                          CPU.alu_cin / Q
    Ending point:                            CPU.flag_Z / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            main|RCK [rising] (rise=0.000 fall=500.000 period=1000.000) on pin CK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
CPU.alu_cin                           FD1S1D       Q        Out     1.108     1.108 r     -         
alu_cin                               Net          -        -       -         -           3         
CPU.un1_result_0_sqmuxa_1_0_x2[0]     ORCALUT4     B        In      0.000     1.108 r     -         
CPU.un1_result_0_sqmuxa_1_0_x2[0]     ORCALUT4     Z        Out     1.017     2.125 r     -         
N_35_i                                Net          -        -       -         -           1         
CPU.un1_alu_in_x_cry_0_0              CCU2D        B0       In      0.000     2.125 r     -         
CPU.un1_alu_in_x_cry_0_0              CCU2D        COUT     Out     1.544     3.669 r     -         
un1_alu_in_x_cry_0                    Net          -        -       -         -           1         
CPU.un1_alu_in_x_cry_1_0              CCU2D        CIN      In      0.000     3.669 r     -         
CPU.un1_alu_in_x_cry_1_0              CCU2D        COUT     Out     0.143     3.812 r     -         
un1_alu_in_x_cry_2                    Net          -        -       -         -           1         
CPU.un1_alu_in_x_cry_3_0              CCU2D        CIN      In      0.000     3.812 r     -         
CPU.un1_alu_in_x_cry_3_0              CCU2D        COUT     Out     0.143     3.955 r     -         
un1_alu_in_x_cry_4                    Net          -        -       -         -           1         
CPU.un1_alu_in_x_cry_5_0              CCU2D        CIN      In      0.000     3.955 r     -         
CPU.un1_alu_in_x_cry_5_0              CCU2D        COUT     Out     0.143     4.098 r     -         
un1_alu_in_x_cry_6                    Net          -        -       -         -           1         
CPU.un1_alu_in_x_cry_7_0              CCU2D        CIN      In      0.000     4.098 r     -         
CPU.un1_alu_in_x_cry_7_0              CCU2D        S0       Out     1.549     5.646 r     -         
un1_alu_in_x_cry_7_0_S0               Net          -        -       -         -           1         
CPU.result_1_bm[7]                    ORCALUT4     C        In      0.000     5.646 r     -         
CPU.result_1_bm[7]                    ORCALUT4     Z        Out     1.017     6.663 r     -         
result_1_bm[7]                        Net          -        -       -         -           1         
CPU.result_1[7]                       PFUMX        ALUT     In      0.000     6.663 r     -         
CPU.result_1[7]                       PFUMX        Z        Out     0.430     7.093 r     -         
result_1[7]                           Net          -        -       -         -           6         
CPU.flag_Z_RNO_0                      ORCALUT4     D        In      0.000     7.093 r     -         
CPU.flag_Z_RNO_0                      ORCALUT4     Z        Out     1.017     8.110 f     -         
next_flag_z_2_m_6                     Net          -        -       -         -           1         
CPU.flag_Z_RNO                        ORCALUT4     A        In      0.000     8.110 f     -         
CPU.flag_Z_RNO                        ORCALUT4     Z        Out     0.617     8.727 f     -         
next_flag_z_8                         Net          -        -       -         -           1         
CPU.flag_Z                            FD1P3DX      D        In      0.000     8.727 f     -         
====================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 221MB peak: 226MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 221MB peak: 226MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_1200ze-1

Register bits: 394 of 1280 (31%)
Latch bits:      1
PIC Latch:       0
I/O cells:       17
Block Rams : 6 of 7 (85%)


Details:
BUFBA:          4
CCU2D:          78
DP8KC:          6
FD1P3AX:        151
FD1P3AY:        2
FD1P3BX:        11
FD1P3DX:        44
FD1S1D:         1
FD1S3AX:        108
FD1S3AY:        17
FD1S3BX:        4
FD1S3DX:        43
FD1S3IX:        1
FD1S3JX:        2
GSR:            1
IB:             3
IFS1P3DX:       2
INV:            11
L6MUX21:        4
OB:             14
OFS1P3DX:       4
OFS1P3IX:       5
ORCALUT4:       1020
PFUMX:          61
PUR:            1
ROM128X1A:      6
VHI:            7
VLO:            7
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 64MB peak: 226MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Wed Jun 15 22:29:17 2022

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
