
stm32f1xx_MCP4725_Lib.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005774  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d0  08005888  08005888  00015888  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b58  08005b58  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08005b58  08005b58  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005b58  08005b58  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005b58  08005b58  00015b58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b60  08005b60  00015b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08005b64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  200001e0  08005d44  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08005d44  000202b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018680  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d29  00000000  00000000  00038889  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a20  00000000  00000000  0003b5b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000950  00000000  00000000  0003bfd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001bea9  00000000  00000000  0003c928  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000acd6  00000000  00000000  000587d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00092b03  00000000  00000000  000634a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f5faa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003598  00000000  00000000  000f6028  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800586c 	.word	0x0800586c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	0800586c 	.word	0x0800586c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <_ZN11DAC_MCP4725C1EP17I2C_HandleTypeDefh>:
 *      Author: arielarias
 */

#include "DACMCP4725.h"

DAC_MCP4725::DAC_MCP4725( I2C_HandleTypeDef * hi2c, uint8_t addr )
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	4613      	mov	r3, r2
 8000a94:	71fb      	strb	r3, [r7, #7]
{
    // TODO Auto-generated constructor stub
    i2c = hi2c;
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	68ba      	ldr	r2, [r7, #8]
 8000a9a:	601a      	str	r2, [r3, #0]
    address = addr << 1;
 8000a9c:	79fb      	ldrb	r3, [r7, #7]
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	b2da      	uxtb	r2, r3
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	711a      	strb	r2, [r3, #4]

}
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3714      	adds	r7, #20
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bc80      	pop	{r7}
 8000ab0:	4770      	bx	lr

08000ab2 <_ZN11DAC_MCP47258setValueEt15PlaceRegister_t>:

void DAC_MCP4725::setValue( uint16_t value, PlaceRegister_t place )
{
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	b086      	sub	sp, #24
 8000ab6:	af02      	add	r7, sp, #8
 8000ab8:	6078      	str	r0, [r7, #4]
 8000aba:	460b      	mov	r3, r1
 8000abc:	807b      	strh	r3, [r7, #2]
 8000abe:	4613      	mov	r3, r2
 8000ac0:	707b      	strb	r3, [r7, #1]
    uint8_t pData[3];

    if ( place == REG_DAC_EEPROM )
 8000ac2:	787b      	ldrb	r3, [r7, #1]
 8000ac4:	2b60      	cmp	r3, #96	; 0x60
 8000ac6:	d102      	bne.n	8000ace <_ZN11DAC_MCP47258setValueEt15PlaceRegister_t+0x1c>
    {
        pData[0] = REG_DAC_EEPROM;
 8000ac8:	2360      	movs	r3, #96	; 0x60
 8000aca:	733b      	strb	r3, [r7, #12]
 8000acc:	e001      	b.n	8000ad2 <_ZN11DAC_MCP47258setValueEt15PlaceRegister_t+0x20>
    }
    else
    {
        pData[0] = REG_DAC_TEMP;
 8000ace:	2340      	movs	r3, #64	; 0x40
 8000ad0:	733b      	strb	r3, [r7, #12]
    }
    pData[1] = value >> 4;       // Upper data bits (D11.D10.D9.D8.D7.D6.D5.D4)
 8000ad2:	887b      	ldrh	r3, [r7, #2]
 8000ad4:	111b      	asrs	r3, r3, #4
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	737b      	strb	r3, [r7, #13]
    pData[2] = value << 4;        // Lower data bits (D3.D2.D1.D0.x.x.x.x)
 8000ada:	887b      	ldrh	r3, [r7, #2]
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	011b      	lsls	r3, r3, #4
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	73bb      	strb	r3, [r7, #14]

    HAL_I2C_Master_Transmit( i2c, address, pData, 3, 500 );
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	6818      	ldr	r0, [r3, #0]
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	791b      	ldrb	r3, [r3, #4]
 8000aec:	b299      	uxth	r1, r3
 8000aee:	f107 020c 	add.w	r2, r7, #12
 8000af2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000af6:	9300      	str	r3, [sp, #0]
 8000af8:	2303      	movs	r3, #3
 8000afa:	f001 f8f7 	bl	8001cec <HAL_I2C_Master_Transmit>
}
 8000afe:	bf00      	nop
 8000b00:	3710      	adds	r7, #16
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <_ZN11DAC_MCP47258getValueE15PlaceRegister_t>:

uint16_t DAC_MCP4725::getValue( PlaceRegister_t place )
{
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b088      	sub	sp, #32
 8000b0a:	af02      	add	r7, sp, #8
 8000b0c:	6078      	str	r0, [r7, #4]
 8000b0e:	460b      	mov	r3, r1
 8000b10:	70fb      	strb	r3, [r7, #3]
    uint8_t pData[5];
    uint16_t reg_temp;
    uint16_t reg_eeprom = 0;
 8000b12:	2300      	movs	r3, #0
 8000b14:	82fb      	strh	r3, [r7, #22]

    if ( place == REG_DAC_TEMP )
 8000b16:	78fb      	ldrb	r3, [r7, #3]
 8000b18:	2b40      	cmp	r3, #64	; 0x40
 8000b1a:	d11a      	bne.n	8000b52 <_ZN11DAC_MCP47258getValueE15PlaceRegister_t+0x4c>
    {
        HAL_I2C_Master_Receive( i2c, address, pData, 5, 500 );
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	6818      	ldr	r0, [r3, #0]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	791b      	ldrb	r3, [r3, #4]
 8000b24:	b299      	uxth	r1, r3
 8000b26:	f107 020c 	add.w	r2, r7, #12
 8000b2a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000b2e:	9300      	str	r3, [sp, #0]
 8000b30:	2305      	movs	r3, #5
 8000b32:	f001 f9d9 	bl	8001ee8 <HAL_I2C_Master_Receive>
        reg_temp = pData[1] << 8;
 8000b36:	7b7b      	ldrb	r3, [r7, #13]
 8000b38:	b29b      	uxth	r3, r3
 8000b3a:	021b      	lsls	r3, r3, #8
 8000b3c:	82bb      	strh	r3, [r7, #20]
        reg_temp |= pData[2];
 8000b3e:	7bbb      	ldrb	r3, [r7, #14]
 8000b40:	b29a      	uxth	r2, r3
 8000b42:	8abb      	ldrh	r3, [r7, #20]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	82bb      	strh	r3, [r7, #20]
        return reg_temp >>= 4;
 8000b48:	8abb      	ldrh	r3, [r7, #20]
 8000b4a:	111b      	asrs	r3, r3, #4
 8000b4c:	82bb      	strh	r3, [r7, #20]
 8000b4e:	8abb      	ldrh	r3, [r7, #20]
 8000b50:	e01d      	b.n	8000b8e <_ZN11DAC_MCP47258getValueE15PlaceRegister_t+0x88>
    }
    else if ( place == REG_DAC_EEPROM )
 8000b52:	78fb      	ldrb	r3, [r7, #3]
 8000b54:	2b60      	cmp	r3, #96	; 0x60
 8000b56:	d119      	bne.n	8000b8c <_ZN11DAC_MCP47258getValueE15PlaceRegister_t+0x86>
    {
        HAL_I2C_Master_Receive( i2c, address, pData, 5, 500 );
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	6818      	ldr	r0, [r3, #0]
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	791b      	ldrb	r3, [r3, #4]
 8000b60:	b299      	uxth	r1, r3
 8000b62:	f107 020c 	add.w	r2, r7, #12
 8000b66:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000b6a:	9300      	str	r3, [sp, #0]
 8000b6c:	2305      	movs	r3, #5
 8000b6e:	f001 f9bb 	bl	8001ee8 <HAL_I2C_Master_Receive>
        reg_eeprom = ( pData[3] & 0xf ) << 8;
 8000b72:	7bfb      	ldrb	r3, [r7, #15]
 8000b74:	021b      	lsls	r3, r3, #8
 8000b76:	b29b      	uxth	r3, r3
 8000b78:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000b7c:	82fb      	strh	r3, [r7, #22]
        reg_eeprom |= pData[4];
 8000b7e:	7c3b      	ldrb	r3, [r7, #16]
 8000b80:	b29a      	uxth	r2, r3
 8000b82:	8afb      	ldrh	r3, [r7, #22]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	82fb      	strh	r3, [r7, #22]
        return reg_eeprom;
 8000b88:	8afb      	ldrh	r3, [r7, #22]
 8000b8a:	e000      	b.n	8000b8e <_ZN11DAC_MCP47258getValueE15PlaceRegister_t+0x88>
    }
    else
    {
        return 0;
 8000b8c:	2300      	movs	r3, #0
    }
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3718      	adds	r7, #24
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
	...

08000b98 <_ZN5PrintC1Ev>:
using namespace std;

/**
 *  Constructor
 */
Print::Print()
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	4a04      	ldr	r2, [pc, #16]	; (8000bb4 <_ZN5PrintC1Ev+0x1c>)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	601a      	str	r2, [r3, #0]
{

}
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	370c      	adds	r7, #12
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bc80      	pop	{r7}
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	080058d0 	.word	0x080058d0

08000bb8 <_ZN5Print5printEPKcz>:
 * @param format  contiene una cadena de formato que sigue las mismas
 *        especificaciones que el formato en printf
 * @note  la funcion que utiliza para el formato es sprintf
 */
void Print::print( const char * format, ... )
{
 8000bb8:	b40e      	push	{r1, r2, r3}
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b0b7      	sub	sp, #220	; 0xdc
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
     un n√∫mero variable de argumentos. */
    va_list argp;

    /* va_start es una macro que acepta dos argumentos, un va_list y el nombre
     de la variable que precede directamente a la elipsis ("..."). */
    va_start( argp, format );
 8000bc2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000bc6:	60fb      	str	r3, [r7, #12]

    if ( 0 < vsprintf( string, format, argp ) ) // build string
 8000bc8:	f107 0310 	add.w	r3, r7, #16
 8000bcc:	68fa      	ldr	r2, [r7, #12]
 8000bce:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f003 fb60 	bl	8004298 <vsiprintf>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	bfcc      	ite	gt
 8000bde:	2301      	movgt	r3, #1
 8000be0:	2300      	movle	r3, #0
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d007      	beq.n	8000bf8 <_ZN5Print5printEPKcz+0x40>
    {
        write( (uint8_t*) string );  // funcion virtual
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f107 0210 	add.w	r2, r7, #16
 8000bf2:	4611      	mov	r1, r2
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	4798      	blx	r3
    }

    va_end( argp );

}
 8000bf8:	bf00      	nop
 8000bfa:	37dc      	adds	r7, #220	; 0xdc
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000c02:	b003      	add	sp, #12
 8000c04:	4770      	bx	lr

08000c06 <_ZN5Print5printEPh>:
/**
 *
 * @param text_in dato de tipo uint8_t a transmitir
 */
void Print::print( uint8_t * bytes_in )
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	b082      	sub	sp, #8
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	6078      	str	r0, [r7, #4]
 8000c0e:	6039      	str	r1, [r7, #0]

    write( bytes_in );
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	6839      	ldr	r1, [r7, #0]
 8000c18:	6878      	ldr	r0, [r7, #4]
 8000c1a:	4798      	blx	r3

}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000c2c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000c30:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000c34:	f003 0301 	and.w	r3, r3, #1
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d009      	beq.n	8000c50 <ITM_SendChar+0x2c>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000c3c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000c40:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000c44:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <ITM_SendChar+0x2c>
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	e000      	b.n	8000c52 <ITM_SendChar+0x2e>
 8000c50:	2300      	movs	r3, #0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d010      	beq.n	8000c78 <ITM_SendChar+0x54>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000c56:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	bf0c      	ite	eq
 8000c60:	2301      	moveq	r3, #1
 8000c62:	2300      	movne	r3, #0
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <ITM_SendChar+0x4a>
    {
      __NOP();
 8000c6a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000c6c:	e7f3      	b.n	8000c56 <ITM_SendChar+0x32>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000c6e:	687a      	ldr	r2, [r7, #4]
 8000c70:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000c74:	b2d2      	uxtb	r2, r2
 8000c76:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000c78:	687b      	ldr	r3, [r7, #4]
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bc80      	pop	{r7}
 8000c82:	4770      	bx	lr

08000c84 <_ZN6SerialC1EP20__UART_HandleTypeDef10Mode_print>:
 *      Author: Macbook
 */

#include "Serial.h"

Serial::Serial( UART_HandleTypeDef * uartx, Mode_print mode_p )
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	60f8      	str	r0, [r7, #12]
 8000c8c:	60b9      	str	r1, [r7, #8]
 8000c8e:	4613      	mov	r3, r2
 8000c90:	71fb      	strb	r3, [r7, #7]
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	4618      	mov	r0, r3
 8000c96:	f7ff ff7f 	bl	8000b98 <_ZN5PrintC1Ev>
 8000c9a:	4a07      	ldr	r2, [pc, #28]	; (8000cb8 <_ZN6SerialC1EP20__UART_HandleTypeDef10Mode_print+0x34>)
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	601a      	str	r2, [r3, #0]
{
    // TODO Auto-generated constructor stub
    mode = mode_p;
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	79fa      	ldrb	r2, [r7, #7]
 8000ca4:	711a      	strb	r2, [r3, #4]
    uart = uartx;
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	68ba      	ldr	r2, [r7, #8]
 8000caa:	609a      	str	r2, [r3, #8]
}
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3710      	adds	r7, #16
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	080058dc 	.word	0x080058dc

08000cbc <_ZN6Serial7receiveEPht14Mode_timeout_t>:

void Serial::receive( uint8_t * data, uint16_t timeout,
        Mode_timeout_t modeTimeout )
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b086      	sub	sp, #24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	60f8      	str	r0, [r7, #12]
 8000cc4:	60b9      	str	r1, [r7, #8]
 8000cc6:	4611      	mov	r1, r2
 8000cc8:	461a      	mov	r2, r3
 8000cca:	460b      	mov	r3, r1
 8000ccc:	80fb      	strh	r3, [r7, #6]
 8000cce:	4613      	mov	r3, r2
 8000cd0:	717b      	strb	r3, [r7, #5]
    uint8_t *bufer = data;
 8000cd2:	68bb      	ldr	r3, [r7, #8]
 8000cd4:	617b      	str	r3, [r7, #20]
    uint32_t lastTime = HAL_GetTick();
 8000cd6:	f000 fc11 	bl	80014fc <HAL_GetTick>
 8000cda:	6138      	str	r0, [r7, #16]

    *bufer = (uint8_t) uart->Instance->DR;
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	689b      	ldr	r3, [r3, #8]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	b2da      	uxtb	r2, r3
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	701a      	strb	r2, [r3, #0]
    bufer++;
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	3301      	adds	r3, #1
 8000cee:	617b      	str	r3, [r7, #20]

    if ( modeTimeout == TIMEOUT )
 8000cf0:	797b      	ldrb	r3, [r7, #5]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d124      	bne.n	8000d40 <_ZN6Serial7receiveEPht14Mode_timeout_t+0x84>
    {
        while ( ( HAL_GetTick() - lastTime ) < timeout )
 8000cf6:	f000 fc01 	bl	80014fc <HAL_GetTick>
 8000cfa:	4602      	mov	r2, r0
 8000cfc:	693b      	ldr	r3, [r7, #16]
 8000cfe:	1ad2      	subs	r2, r2, r3
 8000d00:	88fb      	ldrh	r3, [r7, #6]
 8000d02:	429a      	cmp	r2, r3
 8000d04:	bf34      	ite	cc
 8000d06:	2301      	movcc	r3, #1
 8000d08:	2300      	movcs	r3, #0
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d048      	beq.n	8000da2 <_ZN6Serial7receiveEPht14Mode_timeout_t+0xe6>
        {
            if ( __HAL_UART_GET_FLAG( uart, UART_FLAG_RXNE ) )
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f003 0320 	and.w	r3, r3, #32
 8000d1c:	2b20      	cmp	r3, #32
 8000d1e:	bf0c      	ite	eq
 8000d20:	2301      	moveq	r3, #1
 8000d22:	2300      	movne	r3, #0
 8000d24:	b2db      	uxtb	r3, r3
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d0e5      	beq.n	8000cf6 <_ZN6Serial7receiveEPht14Mode_timeout_t+0x3a>
            {
                *bufer = (uint8_t) ( uart->Instance->DR & (uint8_t) 0x00FF );
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	689b      	ldr	r3, [r3, #8]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	b2da      	uxtb	r2, r3
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	701a      	strb	r2, [r3, #0]
                bufer++;
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	617b      	str	r3, [r7, #20]
        while ( ( HAL_GetTick() - lastTime ) < timeout )
 8000d3e:	e7da      	b.n	8000cf6 <_ZN6Serial7receiveEPht14Mode_timeout_t+0x3a>
            }
        }
    }
    else if(modeTimeout == INTER_BYTE_TIMEOUT)
 8000d40:	797b      	ldrb	r3, [r7, #5]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d12d      	bne.n	8000da2 <_ZN6Serial7receiveEPht14Mode_timeout_t+0xe6>
    {
        if(timeout == 1) timeout++;
 8000d46:	88fb      	ldrh	r3, [r7, #6]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d102      	bne.n	8000d52 <_ZN6Serial7receiveEPht14Mode_timeout_t+0x96>
 8000d4c:	88fb      	ldrh	r3, [r7, #6]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	80fb      	strh	r3, [r7, #6]

        while ( ( HAL_GetTick() - lastTime ) < timeout )
 8000d52:	f000 fbd3 	bl	80014fc <HAL_GetTick>
 8000d56:	4602      	mov	r2, r0
 8000d58:	693b      	ldr	r3, [r7, #16]
 8000d5a:	1ad2      	subs	r2, r2, r3
 8000d5c:	88fb      	ldrh	r3, [r7, #6]
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	bf34      	ite	cc
 8000d62:	2301      	movcc	r3, #1
 8000d64:	2300      	movcs	r3, #0
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d01a      	beq.n	8000da2 <_ZN6Serial7receiveEPht14Mode_timeout_t+0xe6>
        {
            if ( __HAL_UART_GET_FLAG( uart, UART_FLAG_RXNE ) )
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f003 0320 	and.w	r3, r3, #32
 8000d78:	2b20      	cmp	r3, #32
 8000d7a:	bf0c      	ite	eq
 8000d7c:	2301      	moveq	r3, #1
 8000d7e:	2300      	movne	r3, #0
 8000d80:	b2db      	uxtb	r3, r3
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d0e5      	beq.n	8000d52 <_ZN6Serial7receiveEPht14Mode_timeout_t+0x96>
            {
                *bufer = (uint8_t) uart->Instance->DR ;
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	689b      	ldr	r3, [r3, #8]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	b2da      	uxtb	r2, r3
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	701a      	strb	r2, [r3, #0]
                bufer++;
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	3301      	adds	r3, #1
 8000d98:	617b      	str	r3, [r7, #20]
                lastTime = HAL_GetTick();
 8000d9a:	f000 fbaf 	bl	80014fc <HAL_GetTick>
 8000d9e:	6138      	str	r0, [r7, #16]
        while ( ( HAL_GetTick() - lastTime ) < timeout )
 8000da0:	e7d7      	b.n	8000d52 <_ZN6Serial7receiveEPht14Mode_timeout_t+0x96>
            }
        }
    }
}
 8000da2:	bf00      	nop
 8000da4:	3718      	adds	r7, #24
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}

08000daa <_ZN6Serial5writeEPh>:

void Serial::write( uint8_t * text )
{
 8000daa:	b590      	push	{r4, r7, lr}
 8000dac:	b085      	sub	sp, #20
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	6078      	str	r0, [r7, #4]
 8000db2:	6039      	str	r1, [r7, #0]
    uint8_t i = 0;
 8000db4:	2300      	movs	r3, #0
 8000db6:	73fb      	strb	r3, [r7, #15]

    if ( mode == PRINT_UART )
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	791b      	ldrb	r3, [r3, #4]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d10d      	bne.n	8000ddc <_ZN6Serial5writeEPh+0x32>
    {
        HAL_UART_Transmit( uart, text, strlen( (char*) text ), 1000 );
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	689c      	ldr	r4, [r3, #8]
 8000dc4:	6838      	ldr	r0, [r7, #0]
 8000dc6:	f7ff f9c3 	bl	8000150 <strlen>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	b29a      	uxth	r2, r3
 8000dce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dd2:	6839      	ldr	r1, [r7, #0]
 8000dd4:	4620      	mov	r0, r4
 8000dd6:	f002 fa76 	bl	80032c6 <HAL_UART_Transmit>
        for ( i = 0; i < strlen( (char*) text ); i++ )
        {
            ITM_SendChar( text[i] );
        }
    }
}
 8000dda:	e013      	b.n	8000e04 <_ZN6Serial5writeEPh+0x5a>
        for ( i = 0; i < strlen( (char*) text ); i++ )
 8000ddc:	2300      	movs	r3, #0
 8000dde:	73fb      	strb	r3, [r7, #15]
 8000de0:	7bfc      	ldrb	r4, [r7, #15]
 8000de2:	6838      	ldr	r0, [r7, #0]
 8000de4:	f7ff f9b4 	bl	8000150 <strlen>
 8000de8:	4603      	mov	r3, r0
 8000dea:	429c      	cmp	r4, r3
 8000dec:	d20a      	bcs.n	8000e04 <_ZN6Serial5writeEPh+0x5a>
            ITM_SendChar( text[i] );
 8000dee:	7bfb      	ldrb	r3, [r7, #15]
 8000df0:	683a      	ldr	r2, [r7, #0]
 8000df2:	4413      	add	r3, r2
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	4618      	mov	r0, r3
 8000df8:	f7ff ff14 	bl	8000c24 <ITM_SendChar>
        for ( i = 0; i < strlen( (char*) text ); i++ )
 8000dfc:	7bfb      	ldrb	r3, [r7, #15]
 8000dfe:	3301      	adds	r3, #1
 8000e00:	73fb      	strb	r3, [r7, #15]
 8000e02:	e7ed      	b.n	8000de0 <_ZN6Serial5writeEPh+0x36>
}
 8000e04:	bf00      	nop
 8000e06:	3714      	adds	r7, #20
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd90      	pop	{r4, r7, pc}

08000e0c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main( void )
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8000e10:	f000 fb1c 	bl	800144c <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8000e14:	f000 f83c 	bl	8000e90 <_Z18SystemClock_Configv>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8000e18:	f000 f8ec 	bl	8000ff4 <_ZL12MX_GPIO_Initv>
    MX_I2C1_Init();
 8000e1c:	f000 f888 	bl	8000f30 <_ZL12MX_I2C1_Initv>
    MX_USART1_UART_Init();
 8000e20:	f000 f8ba 	bl	8000f98 <_ZL19MX_USART1_UART_Initv>
    /* USER CODE BEGIN 2 */

    /* escribe el valor en el registro temporal del dac */
    dac.setValue( 1000, REG_DAC_TEMP );
 8000e24:	2240      	movs	r2, #64	; 0x40
 8000e26:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e2a:	4814      	ldr	r0, [pc, #80]	; (8000e7c <main+0x70>)
 8000e2c:	f7ff fe41 	bl	8000ab2 <_ZN11DAC_MCP47258setValueEt15PlaceRegister_t>
    /* se escribe el valor en la eeprom del dac, al cambiar este valor
     * tambien se carga automaticamente en el registro temporal.
     */
    dac.setValue( 10, REG_DAC_EEPROM );
 8000e30:	2260      	movs	r2, #96	; 0x60
 8000e32:	210a      	movs	r1, #10
 8000e34:	4811      	ldr	r0, [pc, #68]	; (8000e7c <main+0x70>)
 8000e36:	f7ff fe3c 	bl	8000ab2 <_ZN11DAC_MCP47258setValueEt15PlaceRegister_t>

    __HAL_UART_ENABLE_IT( &huart1, UART_IT_RXNE );
 8000e3a:	4b11      	ldr	r3, [pc, #68]	; (8000e80 <main+0x74>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	68da      	ldr	r2, [r3, #12]
 8000e40:	4b0f      	ldr	r3, [pc, #60]	; (8000e80 <main+0x74>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f042 0220 	orr.w	r2, r2, #32
 8000e48:	60da      	str	r2, [r3, #12]

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while ( 1 )
    {
        HAL_Delay( 1000 );
 8000e4a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e4e:	f000 fb5f 	bl	8001510 <HAL_Delay>
        /* leer el registro temporal del dac */
        serial.print("valor dac = %d \r\n",dac.getValue(REG_DAC_TEMP));
 8000e52:	2140      	movs	r1, #64	; 0x40
 8000e54:	4809      	ldr	r0, [pc, #36]	; (8000e7c <main+0x70>)
 8000e56:	f7ff fe56 	bl	8000b06 <_ZN11DAC_MCP47258getValueE15PlaceRegister_t>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	4909      	ldr	r1, [pc, #36]	; (8000e84 <main+0x78>)
 8000e60:	4809      	ldr	r0, [pc, #36]	; (8000e88 <main+0x7c>)
 8000e62:	f7ff fea9 	bl	8000bb8 <_ZN5Print5printEPKcz>
        /* lee la eeprom del dac */
        serial.print("valor eeprom = %d \r\n",dac.getValue(REG_DAC_EEPROM));
 8000e66:	2160      	movs	r1, #96	; 0x60
 8000e68:	4804      	ldr	r0, [pc, #16]	; (8000e7c <main+0x70>)
 8000e6a:	f7ff fe4c 	bl	8000b06 <_ZN11DAC_MCP47258getValueE15PlaceRegister_t>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	461a      	mov	r2, r3
 8000e72:	4906      	ldr	r1, [pc, #24]	; (8000e8c <main+0x80>)
 8000e74:	4804      	ldr	r0, [pc, #16]	; (8000e88 <main+0x7c>)
 8000e76:	f7ff fe9f 	bl	8000bb8 <_ZN5Print5printEPKcz>
        HAL_Delay( 1000 );
 8000e7a:	e7e6      	b.n	8000e4a <main+0x3e>
 8000e7c:	20000290 	.word	0x20000290
 8000e80:	20000250 	.word	0x20000250
 8000e84:	08005888 	.word	0x08005888
 8000e88:	20000298 	.word	0x20000298
 8000e8c:	0800589c 	.word	0x0800589c

08000e90 <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config( void )
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b090      	sub	sp, #64	; 0x40
 8000e94:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct =
 8000e96:	f107 0318 	add.w	r3, r7, #24
 8000e9a:	2228      	movs	r2, #40	; 0x28
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f002 fc00 	bl	80036a4 <memset>
    { 0 };
    RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8000ea4:	1d3b      	adds	r3, r7, #4
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	601a      	str	r2, [r3, #0]
 8000eaa:	605a      	str	r2, [r3, #4]
 8000eac:	609a      	str	r2, [r3, #8]
 8000eae:	60da      	str	r2, [r3, #12]
 8000eb0:	611a      	str	r2, [r3, #16]
    { 0 };

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000eb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000eba:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ec8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ecc:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ece:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000ed2:	63fb      	str	r3, [r7, #60]	; 0x3c
    if ( HAL_RCC_OscConfig( &RCC_OscInitStruct ) != HAL_OK )
 8000ed4:	f107 0318 	add.w	r3, r7, #24
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f001 fd8b 	bl	80029f4 <HAL_RCC_OscConfig>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	bf14      	ite	ne
 8000ee4:	2301      	movne	r3, #1
 8000ee6:	2300      	moveq	r3, #0
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <_Z18SystemClock_Configv+0x62>
    {
        Error_Handler();
 8000eee:	f000 f909 	bl	8001104 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000ef2:	230f      	movs	r3, #15
 8000ef4:	607b      	str	r3, [r7, #4]
            | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000efa:	2300      	movs	r3, #0
 8000efc:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000efe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f02:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f04:	2300      	movs	r3, #0
 8000f06:	617b      	str	r3, [r7, #20]

    if ( HAL_RCC_ClockConfig( &RCC_ClkInitStruct, FLASH_LATENCY_2 ) != HAL_OK )
 8000f08:	1d3b      	adds	r3, r7, #4
 8000f0a:	2102      	movs	r1, #2
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f001 fff1 	bl	8002ef4 <HAL_RCC_ClockConfig>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	bf14      	ite	ne
 8000f18:	2301      	movne	r3, #1
 8000f1a:	2300      	moveq	r3, #0
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <_Z18SystemClock_Configv+0x96>
    {
        Error_Handler();
 8000f22:	f000 f8ef 	bl	8001104 <Error_Handler>
    }
}
 8000f26:	bf00      	nop
 8000f28:	3740      	adds	r7, #64	; 0x40
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
	...

08000f30 <_ZL12MX_I2C1_Initv>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init( void )
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
    /* USER CODE END I2C1_Init 0 */

    /* USER CODE BEGIN I2C1_Init 1 */

    /* USER CODE END I2C1_Init 1 */
    hi2c1.Instance = I2C1;
 8000f34:	4b15      	ldr	r3, [pc, #84]	; (8000f8c <_ZL12MX_I2C1_Initv+0x5c>)
 8000f36:	4a16      	ldr	r2, [pc, #88]	; (8000f90 <_ZL12MX_I2C1_Initv+0x60>)
 8000f38:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 100000;
 8000f3a:	4b14      	ldr	r3, [pc, #80]	; (8000f8c <_ZL12MX_I2C1_Initv+0x5c>)
 8000f3c:	4a15      	ldr	r2, [pc, #84]	; (8000f94 <_ZL12MX_I2C1_Initv+0x64>)
 8000f3e:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f40:	4b12      	ldr	r3, [pc, #72]	; (8000f8c <_ZL12MX_I2C1_Initv+0x5c>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 8000f46:	4b11      	ldr	r3, [pc, #68]	; (8000f8c <_ZL12MX_I2C1_Initv+0x5c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f4c:	4b0f      	ldr	r3, [pc, #60]	; (8000f8c <_ZL12MX_I2C1_Initv+0x5c>)
 8000f4e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f52:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f54:	4b0d      	ldr	r3, [pc, #52]	; (8000f8c <_ZL12MX_I2C1_Initv+0x5c>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 8000f5a:	4b0c      	ldr	r3, [pc, #48]	; (8000f8c <_ZL12MX_I2C1_Initv+0x5c>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f60:	4b0a      	ldr	r3, [pc, #40]	; (8000f8c <_ZL12MX_I2C1_Initv+0x5c>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f66:	4b09      	ldr	r3, [pc, #36]	; (8000f8c <_ZL12MX_I2C1_Initv+0x5c>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	621a      	str	r2, [r3, #32]
    if ( HAL_I2C_Init( &hi2c1 ) != HAL_OK )
 8000f6c:	4807      	ldr	r0, [pc, #28]	; (8000f8c <_ZL12MX_I2C1_Initv+0x5c>)
 8000f6e:	f000 fd85 	bl	8001a7c <HAL_I2C_Init>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	bf14      	ite	ne
 8000f78:	2301      	movne	r3, #1
 8000f7a:	2300      	moveq	r3, #0
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <_ZL12MX_I2C1_Initv+0x56>
    {
        Error_Handler();
 8000f82:	f000 f8bf 	bl	8001104 <Error_Handler>
    }
    /* USER CODE BEGIN I2C1_Init 2 */

    /* USER CODE END I2C1_Init 2 */

}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	200001fc 	.word	0x200001fc
 8000f90:	40005400 	.word	0x40005400
 8000f94:	000186a0 	.word	0x000186a0

08000f98 <_ZL19MX_USART1_UART_Initv>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init( void )
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
    /* USER CODE END USART1_Init 0 */

    /* USER CODE BEGIN USART1_Init 1 */

    /* USER CODE END USART1_Init 1 */
    huart1.Instance = USART1;
 8000f9c:	4b13      	ldr	r3, [pc, #76]	; (8000fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8000f9e:	4a14      	ldr	r2, [pc, #80]	; (8000ff0 <_ZL19MX_USART1_UART_Initv+0x58>)
 8000fa0:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 8000fa2:	4b12      	ldr	r3, [pc, #72]	; (8000fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8000fa4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fa8:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000faa:	4b10      	ldr	r3, [pc, #64]	; (8000fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8000fb0:	4b0e      	ldr	r3, [pc, #56]	; (8000fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 8000fb6:	4b0d      	ldr	r3, [pc, #52]	; (8000fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8000fbc:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8000fbe:	220c      	movs	r2, #12
 8000fc0:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fc2:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fc8:	4b08      	ldr	r3, [pc, #32]	; (8000fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	61da      	str	r2, [r3, #28]
    if ( HAL_UART_Init( &huart1 ) != HAL_OK )
 8000fce:	4807      	ldr	r0, [pc, #28]	; (8000fec <_ZL19MX_USART1_UART_Initv+0x54>)
 8000fd0:	f002 f92c 	bl	800322c <HAL_UART_Init>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	bf14      	ite	ne
 8000fda:	2301      	movne	r3, #1
 8000fdc:	2300      	moveq	r3, #0
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <_ZL19MX_USART1_UART_Initv+0x50>
    {
        Error_Handler();
 8000fe4:	f000 f88e 	bl	8001104 <Error_Handler>
    }
    /* USER CODE BEGIN USART1_Init 2 */

    /* USER CODE END USART1_Init 2 */

}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20000250 	.word	0x20000250
 8000ff0:	40013800 	.word	0x40013800

08000ff4 <_ZL12MX_GPIO_Initv>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init( void )
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct =
 8000ffa:	f107 0310 	add.w	r3, r7, #16
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	605a      	str	r2, [r3, #4]
 8001004:	609a      	str	r2, [r3, #8]
 8001006:	60da      	str	r2, [r3, #12]
    { 0 };

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE( );
 8001008:	4b1f      	ldr	r3, [pc, #124]	; (8001088 <_ZL12MX_GPIO_Initv+0x94>)
 800100a:	699b      	ldr	r3, [r3, #24]
 800100c:	4a1e      	ldr	r2, [pc, #120]	; (8001088 <_ZL12MX_GPIO_Initv+0x94>)
 800100e:	f043 0310 	orr.w	r3, r3, #16
 8001012:	6193      	str	r3, [r2, #24]
 8001014:	4b1c      	ldr	r3, [pc, #112]	; (8001088 <_ZL12MX_GPIO_Initv+0x94>)
 8001016:	699b      	ldr	r3, [r3, #24]
 8001018:	f003 0310 	and.w	r3, r3, #16
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE( );
 8001020:	4b19      	ldr	r3, [pc, #100]	; (8001088 <_ZL12MX_GPIO_Initv+0x94>)
 8001022:	699b      	ldr	r3, [r3, #24]
 8001024:	4a18      	ldr	r2, [pc, #96]	; (8001088 <_ZL12MX_GPIO_Initv+0x94>)
 8001026:	f043 0320 	orr.w	r3, r3, #32
 800102a:	6193      	str	r3, [r2, #24]
 800102c:	4b16      	ldr	r3, [pc, #88]	; (8001088 <_ZL12MX_GPIO_Initv+0x94>)
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	f003 0320 	and.w	r3, r3, #32
 8001034:	60bb      	str	r3, [r7, #8]
 8001036:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE( );
 8001038:	4b13      	ldr	r3, [pc, #76]	; (8001088 <_ZL12MX_GPIO_Initv+0x94>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	4a12      	ldr	r2, [pc, #72]	; (8001088 <_ZL12MX_GPIO_Initv+0x94>)
 800103e:	f043 0304 	orr.w	r3, r3, #4
 8001042:	6193      	str	r3, [r2, #24]
 8001044:	4b10      	ldr	r3, [pc, #64]	; (8001088 <_ZL12MX_GPIO_Initv+0x94>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	f003 0304 	and.w	r3, r3, #4
 800104c:	607b      	str	r3, [r7, #4]
 800104e:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE( );
 8001050:	4b0d      	ldr	r3, [pc, #52]	; (8001088 <_ZL12MX_GPIO_Initv+0x94>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	4a0c      	ldr	r2, [pc, #48]	; (8001088 <_ZL12MX_GPIO_Initv+0x94>)
 8001056:	f043 0308 	orr.w	r3, r3, #8
 800105a:	6193      	str	r3, [r2, #24]
 800105c:	4b0a      	ldr	r3, [pc, #40]	; (8001088 <_ZL12MX_GPIO_Initv+0x94>)
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	f003 0308 	and.w	r3, r3, #8
 8001064:	603b      	str	r3, [r7, #0]
 8001066:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pin : PC13 */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001068:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800106c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800106e:	2303      	movs	r3, #3
 8001070:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init( GPIOC, &GPIO_InitStruct );
 8001072:	f107 0310 	add.w	r3, r7, #16
 8001076:	4619      	mov	r1, r3
 8001078:	4804      	ldr	r0, [pc, #16]	; (800108c <_ZL12MX_GPIO_Initv+0x98>)
 800107a:	f000 fba5 	bl	80017c8 <HAL_GPIO_Init>

}
 800107e:	bf00      	nop
 8001080:	3720      	adds	r7, #32
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40021000 	.word	0x40021000
 800108c:	40011000 	.word	0x40011000

08001090 <USART1_IRQHandler>:
/**
 * podemos enviar desde la pc un valor entre 0 y 4095 para almacenarlo en el
 * registro temporal del dac.
 */
void USART1_IRQHandler( void )
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
    uint8_t pData[10];
    uint16_t val_dac;
    /* limpia el array */
    memset( pData, 0, sizeof( pData ) );
 8001096:	1d3b      	adds	r3, r7, #4
 8001098:	220a      	movs	r2, #10
 800109a:	2100      	movs	r1, #0
 800109c:	4618      	mov	r0, r3
 800109e:	f002 fb01 	bl	80036a4 <memset>
    /* verifica que la fuente de interrupcion fue por la
     * recepcion de datos.
     */
    if ( __HAL_UART_GET_IT_SOURCE( &huart1, UART_IT_RXNE ) )
 80010a2:	4b15      	ldr	r3, [pc, #84]	; (80010f8 <USART1_IRQHandler+0x68>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	f003 0320 	and.w	r3, r3, #32
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	bf14      	ite	ne
 80010b0:	2301      	movne	r3, #1
 80010b2:	2300      	moveq	r3, #0
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d011      	beq.n	80010de <USART1_IRQHandler+0x4e>
    {
        serial.receive( pData, 1, INTER_BYTE_TIMEOUT );
 80010ba:	1d39      	adds	r1, r7, #4
 80010bc:	2301      	movs	r3, #1
 80010be:	2201      	movs	r2, #1
 80010c0:	480e      	ldr	r0, [pc, #56]	; (80010fc <USART1_IRQHandler+0x6c>)
 80010c2:	f7ff fdfb 	bl	8000cbc <_ZN6Serial7receiveEPht14Mode_timeout_t>
        val_dac = atoi( (char*) pData ); //convierte a entero el valor recibido
 80010c6:	1d3b      	adds	r3, r7, #4
 80010c8:	4618      	mov	r0, r3
 80010ca:	f002 fa83 	bl	80035d4 <atoi>
 80010ce:	4603      	mov	r3, r0
 80010d0:	81fb      	strh	r3, [r7, #14]

        dac.setValue( val_dac, REG_DAC_TEMP );
 80010d2:	89fb      	ldrh	r3, [r7, #14]
 80010d4:	2240      	movs	r2, #64	; 0x40
 80010d6:	4619      	mov	r1, r3
 80010d8:	4809      	ldr	r0, [pc, #36]	; (8001100 <USART1_IRQHandler+0x70>)
 80010da:	f7ff fcea 	bl	8000ab2 <_ZN11DAC_MCP47258setValueEt15PlaceRegister_t>
    }

    serial.print( pData ); // imprimo el valor reibido
 80010de:	1d3b      	adds	r3, r7, #4
 80010e0:	4619      	mov	r1, r3
 80010e2:	4806      	ldr	r0, [pc, #24]	; (80010fc <USART1_IRQHandler+0x6c>)
 80010e4:	f7ff fd8f 	bl	8000c06 <_ZN5Print5printEPh>
    /* limpia las interuupciones pendientes por el usart1 */
    HAL_NVIC_ClearPendingIRQ( USART1_IRQn ); //
 80010e8:	2025      	movs	r0, #37	; 0x25
 80010ea:	f000 fb5e 	bl	80017aa <HAL_NVIC_ClearPendingIRQ>

}
 80010ee:	bf00      	nop
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000250 	.word	0x20000250
 80010fc:	20000298 	.word	0x20000298
 8001100:	20000290 	.word	0x20000290

08001104 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler( void )
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */

    /* USER CODE END Error_Handler_Debug */
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	bc80      	pop	{r7}
 800110e:	4770      	bx	lr

08001110 <_Z41__static_initialization_and_destruction_0ii>:
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2b01      	cmp	r3, #1
 800111e:	d10e      	bne.n	800113e <_Z41__static_initialization_and_destruction_0ii+0x2e>
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001126:	4293      	cmp	r3, r2
 8001128:	d109      	bne.n	800113e <_Z41__static_initialization_and_destruction_0ii+0x2e>
DAC_MCP4725 dac(&hi2c1, 0x61);
 800112a:	2261      	movs	r2, #97	; 0x61
 800112c:	4906      	ldr	r1, [pc, #24]	; (8001148 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 800112e:	4807      	ldr	r0, [pc, #28]	; (800114c <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8001130:	f7ff fcaa 	bl	8000a88 <_ZN11DAC_MCP4725C1EP17I2C_HandleTypeDefh>
Serial serial( &huart1 );
 8001134:	2201      	movs	r2, #1
 8001136:	4906      	ldr	r1, [pc, #24]	; (8001150 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8001138:	4806      	ldr	r0, [pc, #24]	; (8001154 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 800113a:	f7ff fda3 	bl	8000c84 <_ZN6SerialC1EP20__UART_HandleTypeDef10Mode_print>
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	200001fc 	.word	0x200001fc
 800114c:	20000290 	.word	0x20000290
 8001150:	20000250 	.word	0x20000250
 8001154:	20000298 	.word	0x20000298

08001158 <_GLOBAL__sub_I_hi2c1>:
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
 800115c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001160:	2001      	movs	r0, #1
 8001162:	f7ff ffd5 	bl	8001110 <_Z41__static_initialization_and_destruction_0ii>
 8001166:	bd80      	pop	{r7, pc}

08001168 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001168:	b480      	push	{r7}
 800116a:	b085      	sub	sp, #20
 800116c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800116e:	4b15      	ldr	r3, [pc, #84]	; (80011c4 <HAL_MspInit+0x5c>)
 8001170:	699b      	ldr	r3, [r3, #24]
 8001172:	4a14      	ldr	r2, [pc, #80]	; (80011c4 <HAL_MspInit+0x5c>)
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	6193      	str	r3, [r2, #24]
 800117a:	4b12      	ldr	r3, [pc, #72]	; (80011c4 <HAL_MspInit+0x5c>)
 800117c:	699b      	ldr	r3, [r3, #24]
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	60bb      	str	r3, [r7, #8]
 8001184:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001186:	4b0f      	ldr	r3, [pc, #60]	; (80011c4 <HAL_MspInit+0x5c>)
 8001188:	69db      	ldr	r3, [r3, #28]
 800118a:	4a0e      	ldr	r2, [pc, #56]	; (80011c4 <HAL_MspInit+0x5c>)
 800118c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001190:	61d3      	str	r3, [r2, #28]
 8001192:	4b0c      	ldr	r3, [pc, #48]	; (80011c4 <HAL_MspInit+0x5c>)
 8001194:	69db      	ldr	r3, [r3, #28]
 8001196:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800119a:	607b      	str	r3, [r7, #4]
 800119c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800119e:	4b0a      	ldr	r3, [pc, #40]	; (80011c8 <HAL_MspInit+0x60>)
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	4a04      	ldr	r2, [pc, #16]	; (80011c8 <HAL_MspInit+0x60>)
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ba:	bf00      	nop
 80011bc:	3714      	adds	r7, #20
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr
 80011c4:	40021000 	.word	0x40021000
 80011c8:	40010000 	.word	0x40010000

080011cc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b088      	sub	sp, #32
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d4:	f107 0310 	add.w	r3, r7, #16
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a15      	ldr	r2, [pc, #84]	; (800123c <HAL_I2C_MspInit+0x70>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d123      	bne.n	8001234 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ec:	4b14      	ldr	r3, [pc, #80]	; (8001240 <HAL_I2C_MspInit+0x74>)
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	4a13      	ldr	r2, [pc, #76]	; (8001240 <HAL_I2C_MspInit+0x74>)
 80011f2:	f043 0308 	orr.w	r3, r3, #8
 80011f6:	6193      	str	r3, [r2, #24]
 80011f8:	4b11      	ldr	r3, [pc, #68]	; (8001240 <HAL_I2C_MspInit+0x74>)
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	f003 0308 	and.w	r3, r3, #8
 8001200:	60fb      	str	r3, [r7, #12]
 8001202:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001204:	23c0      	movs	r3, #192	; 0xc0
 8001206:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001208:	2312      	movs	r3, #18
 800120a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800120c:	2303      	movs	r3, #3
 800120e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001210:	f107 0310 	add.w	r3, r7, #16
 8001214:	4619      	mov	r1, r3
 8001216:	480b      	ldr	r0, [pc, #44]	; (8001244 <HAL_I2C_MspInit+0x78>)
 8001218:	f000 fad6 	bl	80017c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800121c:	4b08      	ldr	r3, [pc, #32]	; (8001240 <HAL_I2C_MspInit+0x74>)
 800121e:	69db      	ldr	r3, [r3, #28]
 8001220:	4a07      	ldr	r2, [pc, #28]	; (8001240 <HAL_I2C_MspInit+0x74>)
 8001222:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001226:	61d3      	str	r3, [r2, #28]
 8001228:	4b05      	ldr	r3, [pc, #20]	; (8001240 <HAL_I2C_MspInit+0x74>)
 800122a:	69db      	ldr	r3, [r3, #28]
 800122c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001230:	60bb      	str	r3, [r7, #8]
 8001232:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001234:	bf00      	nop
 8001236:	3720      	adds	r7, #32
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40005400 	.word	0x40005400
 8001240:	40021000 	.word	0x40021000
 8001244:	40010c00 	.word	0x40010c00

08001248 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b088      	sub	sp, #32
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001250:	f107 0310 	add.w	r3, r7, #16
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	605a      	str	r2, [r3, #4]
 800125a:	609a      	str	r2, [r3, #8]
 800125c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a20      	ldr	r2, [pc, #128]	; (80012e4 <HAL_UART_MspInit+0x9c>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d139      	bne.n	80012dc <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001268:	4b1f      	ldr	r3, [pc, #124]	; (80012e8 <HAL_UART_MspInit+0xa0>)
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	4a1e      	ldr	r2, [pc, #120]	; (80012e8 <HAL_UART_MspInit+0xa0>)
 800126e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001272:	6193      	str	r3, [r2, #24]
 8001274:	4b1c      	ldr	r3, [pc, #112]	; (80012e8 <HAL_UART_MspInit+0xa0>)
 8001276:	699b      	ldr	r3, [r3, #24]
 8001278:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800127c:	60fb      	str	r3, [r7, #12]
 800127e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001280:	4b19      	ldr	r3, [pc, #100]	; (80012e8 <HAL_UART_MspInit+0xa0>)
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	4a18      	ldr	r2, [pc, #96]	; (80012e8 <HAL_UART_MspInit+0xa0>)
 8001286:	f043 0304 	orr.w	r3, r3, #4
 800128a:	6193      	str	r3, [r2, #24]
 800128c:	4b16      	ldr	r3, [pc, #88]	; (80012e8 <HAL_UART_MspInit+0xa0>)
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	f003 0304 	and.w	r3, r3, #4
 8001294:	60bb      	str	r3, [r7, #8]
 8001296:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001298:	f44f 7300 	mov.w	r3, #512	; 0x200
 800129c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800129e:	2302      	movs	r3, #2
 80012a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012a2:	2303      	movs	r3, #3
 80012a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a6:	f107 0310 	add.w	r3, r7, #16
 80012aa:	4619      	mov	r1, r3
 80012ac:	480f      	ldr	r0, [pc, #60]	; (80012ec <HAL_UART_MspInit+0xa4>)
 80012ae:	f000 fa8b 	bl	80017c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c0:	f107 0310 	add.w	r3, r7, #16
 80012c4:	4619      	mov	r1, r3
 80012c6:	4809      	ldr	r0, [pc, #36]	; (80012ec <HAL_UART_MspInit+0xa4>)
 80012c8:	f000 fa7e 	bl	80017c8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 80012cc:	2200      	movs	r2, #0
 80012ce:	2101      	movs	r1, #1
 80012d0:	2025      	movs	r0, #37	; 0x25
 80012d2:	f000 fa34 	bl	800173e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80012d6:	2025      	movs	r0, #37	; 0x25
 80012d8:	f000 fa4d 	bl	8001776 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80012dc:	bf00      	nop
 80012de:	3720      	adds	r7, #32
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40013800 	.word	0x40013800
 80012e8:	40021000 	.word	0x40021000
 80012ec:	40010800 	.word	0x40010800

080012f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80012f4:	bf00      	nop
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bc80      	pop	{r7}
 80012fa:	4770      	bx	lr

080012fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001300:	e7fe      	b.n	8001300 <HardFault_Handler+0x4>

08001302 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001302:	b480      	push	{r7}
 8001304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001306:	e7fe      	b.n	8001306 <MemManage_Handler+0x4>

08001308 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800130c:	e7fe      	b.n	800130c <BusFault_Handler+0x4>

0800130e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800130e:	b480      	push	{r7}
 8001310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001312:	e7fe      	b.n	8001312 <UsageFault_Handler+0x4>

08001314 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001318:	bf00      	nop
 800131a:	46bd      	mov	sp, r7
 800131c:	bc80      	pop	{r7}
 800131e:	4770      	bx	lr

08001320 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001324:	bf00      	nop
 8001326:	46bd      	mov	sp, r7
 8001328:	bc80      	pop	{r7}
 800132a:	4770      	bx	lr

0800132c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr

08001338 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800133c:	f000 f8cc 	bl	80014d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001340:	bf00      	nop
 8001342:	bd80      	pop	{r7, pc}

08001344 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
	return 1;
 8001348:	2301      	movs	r3, #1
}
 800134a:	4618      	mov	r0, r3
 800134c:	46bd      	mov	sp, r7
 800134e:	bc80      	pop	{r7}
 8001350:	4770      	bx	lr

08001352 <_kill>:

int _kill(int pid, int sig)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	b082      	sub	sp, #8
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
 800135a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800135c:	f002 f93e 	bl	80035dc <__errno>
 8001360:	4602      	mov	r2, r0
 8001362:	2316      	movs	r3, #22
 8001364:	6013      	str	r3, [r2, #0]
	return -1;
 8001366:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800136a:	4618      	mov	r0, r3
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <_exit>:

void _exit (int status)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b082      	sub	sp, #8
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800137a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff ffe7 	bl	8001352 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001384:	e7fe      	b.n	8001384 <_exit+0x12>
	...

08001388 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001390:	4a14      	ldr	r2, [pc, #80]	; (80013e4 <_sbrk+0x5c>)
 8001392:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <_sbrk+0x60>)
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800139c:	4b13      	ldr	r3, [pc, #76]	; (80013ec <_sbrk+0x64>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d102      	bne.n	80013aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013a4:	4b11      	ldr	r3, [pc, #68]	; (80013ec <_sbrk+0x64>)
 80013a6:	4a12      	ldr	r2, [pc, #72]	; (80013f0 <_sbrk+0x68>)
 80013a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013aa:	4b10      	ldr	r3, [pc, #64]	; (80013ec <_sbrk+0x64>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4413      	add	r3, r2
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d207      	bcs.n	80013c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013b8:	f002 f910 	bl	80035dc <__errno>
 80013bc:	4602      	mov	r2, r0
 80013be:	230c      	movs	r3, #12
 80013c0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013c6:	e009      	b.n	80013dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013c8:	4b08      	ldr	r3, [pc, #32]	; (80013ec <_sbrk+0x64>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ce:	4b07      	ldr	r3, [pc, #28]	; (80013ec <_sbrk+0x64>)
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4413      	add	r3, r2
 80013d6:	4a05      	ldr	r2, [pc, #20]	; (80013ec <_sbrk+0x64>)
 80013d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013da:	68fb      	ldr	r3, [r7, #12]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3718      	adds	r7, #24
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20005000 	.word	0x20005000
 80013e8:	00000400 	.word	0x00000400
 80013ec:	200002a4 	.word	0x200002a4
 80013f0:	200002b8 	.word	0x200002b8

080013f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr

08001400 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001400:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001402:	e003      	b.n	800140c <LoopCopyDataInit>

08001404 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001404:	4b0b      	ldr	r3, [pc, #44]	; (8001434 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001406:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001408:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800140a:	3104      	adds	r1, #4

0800140c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800140c:	480a      	ldr	r0, [pc, #40]	; (8001438 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800140e:	4b0b      	ldr	r3, [pc, #44]	; (800143c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001410:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001412:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001414:	d3f6      	bcc.n	8001404 <CopyDataInit>
  ldr r2, =_sbss
 8001416:	4a0a      	ldr	r2, [pc, #40]	; (8001440 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001418:	e002      	b.n	8001420 <LoopFillZerobss>

0800141a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800141a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800141c:	f842 3b04 	str.w	r3, [r2], #4

08001420 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001420:	4b08      	ldr	r3, [pc, #32]	; (8001444 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001422:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001424:	d3f9      	bcc.n	800141a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001426:	f7ff ffe5 	bl	80013f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800142a:	f002 f8dd 	bl	80035e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800142e:	f7ff fced 	bl	8000e0c <main>
  bx lr
 8001432:	4770      	bx	lr
  ldr r3, =_sidata
 8001434:	08005b64 	.word	0x08005b64
  ldr r0, =_sdata
 8001438:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800143c:	200001e0 	.word	0x200001e0
  ldr r2, =_sbss
 8001440:	200001e0 	.word	0x200001e0
  ldr r3, = _ebss
 8001444:	200002b8 	.word	0x200002b8

08001448 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001448:	e7fe      	b.n	8001448 <ADC1_2_IRQHandler>
	...

0800144c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001450:	4b08      	ldr	r3, [pc, #32]	; (8001474 <HAL_Init+0x28>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a07      	ldr	r2, [pc, #28]	; (8001474 <HAL_Init+0x28>)
 8001456:	f043 0310 	orr.w	r3, r3, #16
 800145a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800145c:	2003      	movs	r0, #3
 800145e:	f000 f963 	bl	8001728 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001462:	2000      	movs	r0, #0
 8001464:	f000 f808 	bl	8001478 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001468:	f7ff fe7e 	bl	8001168 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800146c:	2300      	movs	r3, #0
}
 800146e:	4618      	mov	r0, r3
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40022000 	.word	0x40022000

08001478 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001480:	4b12      	ldr	r3, [pc, #72]	; (80014cc <HAL_InitTick+0x54>)
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	4b12      	ldr	r3, [pc, #72]	; (80014d0 <HAL_InitTick+0x58>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	4619      	mov	r1, r3
 800148a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800148e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001492:	fbb2 f3f3 	udiv	r3, r2, r3
 8001496:	4618      	mov	r0, r3
 8001498:	f000 f97b 	bl	8001792 <HAL_SYSTICK_Config>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e00e      	b.n	80014c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2b0f      	cmp	r3, #15
 80014aa:	d80a      	bhi.n	80014c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014ac:	2200      	movs	r2, #0
 80014ae:	6879      	ldr	r1, [r7, #4]
 80014b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80014b4:	f000 f943 	bl	800173e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014b8:	4a06      	ldr	r2, [pc, #24]	; (80014d4 <HAL_InitTick+0x5c>)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014be:	2300      	movs	r3, #0
 80014c0:	e000      	b.n	80014c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20000000 	.word	0x20000000
 80014d0:	20000008 	.word	0x20000008
 80014d4:	20000004 	.word	0x20000004

080014d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014dc:	4b05      	ldr	r3, [pc, #20]	; (80014f4 <HAL_IncTick+0x1c>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	461a      	mov	r2, r3
 80014e2:	4b05      	ldr	r3, [pc, #20]	; (80014f8 <HAL_IncTick+0x20>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4413      	add	r3, r2
 80014e8:	4a03      	ldr	r2, [pc, #12]	; (80014f8 <HAL_IncTick+0x20>)
 80014ea:	6013      	str	r3, [r2, #0]
}
 80014ec:	bf00      	nop
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr
 80014f4:	20000008 	.word	0x20000008
 80014f8:	200002b0 	.word	0x200002b0

080014fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001500:	4b02      	ldr	r3, [pc, #8]	; (800150c <HAL_GetTick+0x10>)
 8001502:	681b      	ldr	r3, [r3, #0]
}
 8001504:	4618      	mov	r0, r3
 8001506:	46bd      	mov	sp, r7
 8001508:	bc80      	pop	{r7}
 800150a:	4770      	bx	lr
 800150c:	200002b0 	.word	0x200002b0

08001510 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001518:	f7ff fff0 	bl	80014fc <HAL_GetTick>
 800151c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001528:	d005      	beq.n	8001536 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800152a:	4b09      	ldr	r3, [pc, #36]	; (8001550 <HAL_Delay+0x40>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	461a      	mov	r2, r3
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	4413      	add	r3, r2
 8001534:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001536:	bf00      	nop
 8001538:	f7ff ffe0 	bl	80014fc <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	429a      	cmp	r2, r3
 8001546:	d8f7      	bhi.n	8001538 <HAL_Delay+0x28>
  {
  }
}
 8001548:	bf00      	nop
 800154a:	3710      	adds	r7, #16
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000008 	.word	0x20000008

08001554 <__NVIC_SetPriorityGrouping>:
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f003 0307 	and.w	r3, r3, #7
 8001562:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001564:	4b0c      	ldr	r3, [pc, #48]	; (8001598 <__NVIC_SetPriorityGrouping+0x44>)
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800156a:	68ba      	ldr	r2, [r7, #8]
 800156c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001570:	4013      	ands	r3, r2
 8001572:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800157c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001580:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001584:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001586:	4a04      	ldr	r2, [pc, #16]	; (8001598 <__NVIC_SetPriorityGrouping+0x44>)
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	60d3      	str	r3, [r2, #12]
}
 800158c:	bf00      	nop
 800158e:	3714      	adds	r7, #20
 8001590:	46bd      	mov	sp, r7
 8001592:	bc80      	pop	{r7}
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <__NVIC_GetPriorityGrouping>:
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015a0:	4b04      	ldr	r3, [pc, #16]	; (80015b4 <__NVIC_GetPriorityGrouping+0x18>)
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	0a1b      	lsrs	r3, r3, #8
 80015a6:	f003 0307 	and.w	r3, r3, #7
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <__NVIC_EnableIRQ>:
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	db0b      	blt.n	80015e2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	f003 021f 	and.w	r2, r3, #31
 80015d0:	4906      	ldr	r1, [pc, #24]	; (80015ec <__NVIC_EnableIRQ+0x34>)
 80015d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d6:	095b      	lsrs	r3, r3, #5
 80015d8:	2001      	movs	r0, #1
 80015da:	fa00 f202 	lsl.w	r2, r0, r2
 80015de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80015e2:	bf00      	nop
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bc80      	pop	{r7}
 80015ea:	4770      	bx	lr
 80015ec:	e000e100 	.word	0xe000e100

080015f0 <__NVIC_ClearPendingIRQ>:
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	db0c      	blt.n	800161c <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	f003 021f 	and.w	r2, r3, #31
 8001608:	4907      	ldr	r1, [pc, #28]	; (8001628 <__NVIC_ClearPendingIRQ+0x38>)
 800160a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160e:	095b      	lsrs	r3, r3, #5
 8001610:	2001      	movs	r0, #1
 8001612:	fa00 f202 	lsl.w	r2, r0, r2
 8001616:	3360      	adds	r3, #96	; 0x60
 8001618:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	e000e100 	.word	0xe000e100

0800162c <__NVIC_SetPriority>:
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	6039      	str	r1, [r7, #0]
 8001636:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163c:	2b00      	cmp	r3, #0
 800163e:	db0a      	blt.n	8001656 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	b2da      	uxtb	r2, r3
 8001644:	490c      	ldr	r1, [pc, #48]	; (8001678 <__NVIC_SetPriority+0x4c>)
 8001646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164a:	0112      	lsls	r2, r2, #4
 800164c:	b2d2      	uxtb	r2, r2
 800164e:	440b      	add	r3, r1
 8001650:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001654:	e00a      	b.n	800166c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	b2da      	uxtb	r2, r3
 800165a:	4908      	ldr	r1, [pc, #32]	; (800167c <__NVIC_SetPriority+0x50>)
 800165c:	79fb      	ldrb	r3, [r7, #7]
 800165e:	f003 030f 	and.w	r3, r3, #15
 8001662:	3b04      	subs	r3, #4
 8001664:	0112      	lsls	r2, r2, #4
 8001666:	b2d2      	uxtb	r2, r2
 8001668:	440b      	add	r3, r1
 800166a:	761a      	strb	r2, [r3, #24]
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	e000e100 	.word	0xe000e100
 800167c:	e000ed00 	.word	0xe000ed00

08001680 <NVIC_EncodePriority>:
{
 8001680:	b480      	push	{r7}
 8001682:	b089      	sub	sp, #36	; 0x24
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	f1c3 0307 	rsb	r3, r3, #7
 800169a:	2b04      	cmp	r3, #4
 800169c:	bf28      	it	cs
 800169e:	2304      	movcs	r3, #4
 80016a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	3304      	adds	r3, #4
 80016a6:	2b06      	cmp	r3, #6
 80016a8:	d902      	bls.n	80016b0 <NVIC_EncodePriority+0x30>
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	3b03      	subs	r3, #3
 80016ae:	e000      	b.n	80016b2 <NVIC_EncodePriority+0x32>
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	fa02 f303 	lsl.w	r3, r2, r3
 80016be:	43da      	mvns	r2, r3
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	401a      	ands	r2, r3
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016c8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	fa01 f303 	lsl.w	r3, r1, r3
 80016d2:	43d9      	mvns	r1, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d8:	4313      	orrs	r3, r2
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3724      	adds	r7, #36	; 0x24
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr

080016e4 <SysTick_Config>:
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016f4:	d301      	bcc.n	80016fa <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80016f6:	2301      	movs	r3, #1
 80016f8:	e00f      	b.n	800171a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016fa:	4a0a      	ldr	r2, [pc, #40]	; (8001724 <SysTick_Config+0x40>)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	3b01      	subs	r3, #1
 8001700:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001702:	210f      	movs	r1, #15
 8001704:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001708:	f7ff ff90 	bl	800162c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800170c:	4b05      	ldr	r3, [pc, #20]	; (8001724 <SysTick_Config+0x40>)
 800170e:	2200      	movs	r2, #0
 8001710:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001712:	4b04      	ldr	r3, [pc, #16]	; (8001724 <SysTick_Config+0x40>)
 8001714:	2207      	movs	r2, #7
 8001716:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	e000e010 	.word	0xe000e010

08001728 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f7ff ff0f 	bl	8001554 <__NVIC_SetPriorityGrouping>
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800173e:	b580      	push	{r7, lr}
 8001740:	b086      	sub	sp, #24
 8001742:	af00      	add	r7, sp, #0
 8001744:	4603      	mov	r3, r0
 8001746:	60b9      	str	r1, [r7, #8]
 8001748:	607a      	str	r2, [r7, #4]
 800174a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001750:	f7ff ff24 	bl	800159c <__NVIC_GetPriorityGrouping>
 8001754:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	68b9      	ldr	r1, [r7, #8]
 800175a:	6978      	ldr	r0, [r7, #20]
 800175c:	f7ff ff90 	bl	8001680 <NVIC_EncodePriority>
 8001760:	4602      	mov	r2, r0
 8001762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001766:	4611      	mov	r1, r2
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ff5f 	bl	800162c <__NVIC_SetPriority>
}
 800176e:	bf00      	nop
 8001770:	3718      	adds	r7, #24
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	b082      	sub	sp, #8
 800177a:	af00      	add	r7, sp, #0
 800177c:	4603      	mov	r3, r0
 800177e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001780:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff ff17 	bl	80015b8 <__NVIC_EnableIRQ>
}
 800178a:	bf00      	nop
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001792:	b580      	push	{r7, lr}
 8001794:	b082      	sub	sp, #8
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f7ff ffa2 	bl	80016e4 <SysTick_Config>
 80017a0:	4603      	mov	r3, r0
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	4603      	mov	r3, r0
 80017b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80017b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff ff19 	bl	80015f0 <__NVIC_ClearPendingIRQ>
}
 80017be:	bf00      	nop
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
	...

080017c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b08b      	sub	sp, #44	; 0x2c
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017d2:	2300      	movs	r3, #0
 80017d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017d6:	2300      	movs	r3, #0
 80017d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017da:	e127      	b.n	8001a2c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017dc:	2201      	movs	r2, #1
 80017de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	69fa      	ldr	r2, [r7, #28]
 80017ec:	4013      	ands	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	f040 8116 	bne.w	8001a26 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	2b12      	cmp	r3, #18
 8001800:	d034      	beq.n	800186c <HAL_GPIO_Init+0xa4>
 8001802:	2b12      	cmp	r3, #18
 8001804:	d80d      	bhi.n	8001822 <HAL_GPIO_Init+0x5a>
 8001806:	2b02      	cmp	r3, #2
 8001808:	d02b      	beq.n	8001862 <HAL_GPIO_Init+0x9a>
 800180a:	2b02      	cmp	r3, #2
 800180c:	d804      	bhi.n	8001818 <HAL_GPIO_Init+0x50>
 800180e:	2b00      	cmp	r3, #0
 8001810:	d031      	beq.n	8001876 <HAL_GPIO_Init+0xae>
 8001812:	2b01      	cmp	r3, #1
 8001814:	d01c      	beq.n	8001850 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001816:	e048      	b.n	80018aa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001818:	2b03      	cmp	r3, #3
 800181a:	d043      	beq.n	80018a4 <HAL_GPIO_Init+0xdc>
 800181c:	2b11      	cmp	r3, #17
 800181e:	d01b      	beq.n	8001858 <HAL_GPIO_Init+0x90>
          break;
 8001820:	e043      	b.n	80018aa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001822:	4a89      	ldr	r2, [pc, #548]	; (8001a48 <HAL_GPIO_Init+0x280>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d026      	beq.n	8001876 <HAL_GPIO_Init+0xae>
 8001828:	4a87      	ldr	r2, [pc, #540]	; (8001a48 <HAL_GPIO_Init+0x280>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d806      	bhi.n	800183c <HAL_GPIO_Init+0x74>
 800182e:	4a87      	ldr	r2, [pc, #540]	; (8001a4c <HAL_GPIO_Init+0x284>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d020      	beq.n	8001876 <HAL_GPIO_Init+0xae>
 8001834:	4a86      	ldr	r2, [pc, #536]	; (8001a50 <HAL_GPIO_Init+0x288>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d01d      	beq.n	8001876 <HAL_GPIO_Init+0xae>
          break;
 800183a:	e036      	b.n	80018aa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800183c:	4a85      	ldr	r2, [pc, #532]	; (8001a54 <HAL_GPIO_Init+0x28c>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d019      	beq.n	8001876 <HAL_GPIO_Init+0xae>
 8001842:	4a85      	ldr	r2, [pc, #532]	; (8001a58 <HAL_GPIO_Init+0x290>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d016      	beq.n	8001876 <HAL_GPIO_Init+0xae>
 8001848:	4a84      	ldr	r2, [pc, #528]	; (8001a5c <HAL_GPIO_Init+0x294>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d013      	beq.n	8001876 <HAL_GPIO_Init+0xae>
          break;
 800184e:	e02c      	b.n	80018aa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	623b      	str	r3, [r7, #32]
          break;
 8001856:	e028      	b.n	80018aa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	3304      	adds	r3, #4
 800185e:	623b      	str	r3, [r7, #32]
          break;
 8001860:	e023      	b.n	80018aa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	3308      	adds	r3, #8
 8001868:	623b      	str	r3, [r7, #32]
          break;
 800186a:	e01e      	b.n	80018aa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	330c      	adds	r3, #12
 8001872:	623b      	str	r3, [r7, #32]
          break;
 8001874:	e019      	b.n	80018aa <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d102      	bne.n	8001884 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800187e:	2304      	movs	r3, #4
 8001880:	623b      	str	r3, [r7, #32]
          break;
 8001882:	e012      	b.n	80018aa <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d105      	bne.n	8001898 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800188c:	2308      	movs	r3, #8
 800188e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	69fa      	ldr	r2, [r7, #28]
 8001894:	611a      	str	r2, [r3, #16]
          break;
 8001896:	e008      	b.n	80018aa <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001898:	2308      	movs	r3, #8
 800189a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	69fa      	ldr	r2, [r7, #28]
 80018a0:	615a      	str	r2, [r3, #20]
          break;
 80018a2:	e002      	b.n	80018aa <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018a4:	2300      	movs	r3, #0
 80018a6:	623b      	str	r3, [r7, #32]
          break;
 80018a8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	2bff      	cmp	r3, #255	; 0xff
 80018ae:	d801      	bhi.n	80018b4 <HAL_GPIO_Init+0xec>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	e001      	b.n	80018b8 <HAL_GPIO_Init+0xf0>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	3304      	adds	r3, #4
 80018b8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	2bff      	cmp	r3, #255	; 0xff
 80018be:	d802      	bhi.n	80018c6 <HAL_GPIO_Init+0xfe>
 80018c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	e002      	b.n	80018cc <HAL_GPIO_Init+0x104>
 80018c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c8:	3b08      	subs	r3, #8
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	210f      	movs	r1, #15
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	fa01 f303 	lsl.w	r3, r1, r3
 80018da:	43db      	mvns	r3, r3
 80018dc:	401a      	ands	r2, r3
 80018de:	6a39      	ldr	r1, [r7, #32]
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	fa01 f303 	lsl.w	r3, r1, r3
 80018e6:	431a      	orrs	r2, r3
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	f000 8096 	beq.w	8001a26 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018fa:	4b59      	ldr	r3, [pc, #356]	; (8001a60 <HAL_GPIO_Init+0x298>)
 80018fc:	699b      	ldr	r3, [r3, #24]
 80018fe:	4a58      	ldr	r2, [pc, #352]	; (8001a60 <HAL_GPIO_Init+0x298>)
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	6193      	str	r3, [r2, #24]
 8001906:	4b56      	ldr	r3, [pc, #344]	; (8001a60 <HAL_GPIO_Init+0x298>)
 8001908:	699b      	ldr	r3, [r3, #24]
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001912:	4a54      	ldr	r2, [pc, #336]	; (8001a64 <HAL_GPIO_Init+0x29c>)
 8001914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001916:	089b      	lsrs	r3, r3, #2
 8001918:	3302      	adds	r3, #2
 800191a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800191e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001922:	f003 0303 	and.w	r3, r3, #3
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	220f      	movs	r2, #15
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	43db      	mvns	r3, r3
 8001930:	68fa      	ldr	r2, [r7, #12]
 8001932:	4013      	ands	r3, r2
 8001934:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4a4b      	ldr	r2, [pc, #300]	; (8001a68 <HAL_GPIO_Init+0x2a0>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d013      	beq.n	8001966 <HAL_GPIO_Init+0x19e>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4a4a      	ldr	r2, [pc, #296]	; (8001a6c <HAL_GPIO_Init+0x2a4>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d00d      	beq.n	8001962 <HAL_GPIO_Init+0x19a>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a49      	ldr	r2, [pc, #292]	; (8001a70 <HAL_GPIO_Init+0x2a8>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d007      	beq.n	800195e <HAL_GPIO_Init+0x196>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a48      	ldr	r2, [pc, #288]	; (8001a74 <HAL_GPIO_Init+0x2ac>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d101      	bne.n	800195a <HAL_GPIO_Init+0x192>
 8001956:	2303      	movs	r3, #3
 8001958:	e006      	b.n	8001968 <HAL_GPIO_Init+0x1a0>
 800195a:	2304      	movs	r3, #4
 800195c:	e004      	b.n	8001968 <HAL_GPIO_Init+0x1a0>
 800195e:	2302      	movs	r3, #2
 8001960:	e002      	b.n	8001968 <HAL_GPIO_Init+0x1a0>
 8001962:	2301      	movs	r3, #1
 8001964:	e000      	b.n	8001968 <HAL_GPIO_Init+0x1a0>
 8001966:	2300      	movs	r3, #0
 8001968:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800196a:	f002 0203 	and.w	r2, r2, #3
 800196e:	0092      	lsls	r2, r2, #2
 8001970:	4093      	lsls	r3, r2
 8001972:	68fa      	ldr	r2, [r7, #12]
 8001974:	4313      	orrs	r3, r2
 8001976:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001978:	493a      	ldr	r1, [pc, #232]	; (8001a64 <HAL_GPIO_Init+0x29c>)
 800197a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197c:	089b      	lsrs	r3, r3, #2
 800197e:	3302      	adds	r3, #2
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d006      	beq.n	80019a0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001992:	4b39      	ldr	r3, [pc, #228]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	4938      	ldr	r1, [pc, #224]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	4313      	orrs	r3, r2
 800199c:	600b      	str	r3, [r1, #0]
 800199e:	e006      	b.n	80019ae <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019a0:	4b35      	ldr	r3, [pc, #212]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	43db      	mvns	r3, r3
 80019a8:	4933      	ldr	r1, [pc, #204]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 80019aa:	4013      	ands	r3, r2
 80019ac:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d006      	beq.n	80019c8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019ba:	4b2f      	ldr	r3, [pc, #188]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 80019bc:	685a      	ldr	r2, [r3, #4]
 80019be:	492e      	ldr	r1, [pc, #184]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	604b      	str	r3, [r1, #4]
 80019c6:	e006      	b.n	80019d6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019c8:	4b2b      	ldr	r3, [pc, #172]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 80019ca:	685a      	ldr	r2, [r3, #4]
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	43db      	mvns	r3, r3
 80019d0:	4929      	ldr	r1, [pc, #164]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 80019d2:	4013      	ands	r3, r2
 80019d4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d006      	beq.n	80019f0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019e2:	4b25      	ldr	r3, [pc, #148]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 80019e4:	689a      	ldr	r2, [r3, #8]
 80019e6:	4924      	ldr	r1, [pc, #144]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 80019e8:	69bb      	ldr	r3, [r7, #24]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	608b      	str	r3, [r1, #8]
 80019ee:	e006      	b.n	80019fe <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019f0:	4b21      	ldr	r3, [pc, #132]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 80019f2:	689a      	ldr	r2, [r3, #8]
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	43db      	mvns	r3, r3
 80019f8:	491f      	ldr	r1, [pc, #124]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 80019fa:	4013      	ands	r3, r2
 80019fc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d006      	beq.n	8001a18 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a0a:	4b1b      	ldr	r3, [pc, #108]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 8001a0c:	68da      	ldr	r2, [r3, #12]
 8001a0e:	491a      	ldr	r1, [pc, #104]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	60cb      	str	r3, [r1, #12]
 8001a16:	e006      	b.n	8001a26 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a18:	4b17      	ldr	r3, [pc, #92]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 8001a1a:	68da      	ldr	r2, [r3, #12]
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	4915      	ldr	r1, [pc, #84]	; (8001a78 <HAL_GPIO_Init+0x2b0>)
 8001a22:	4013      	ands	r3, r2
 8001a24:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a28:	3301      	adds	r3, #1
 8001a2a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a32:	fa22 f303 	lsr.w	r3, r2, r3
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	f47f aed0 	bne.w	80017dc <HAL_GPIO_Init+0x14>
  }
}
 8001a3c:	bf00      	nop
 8001a3e:	372c      	adds	r7, #44	; 0x2c
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bc80      	pop	{r7}
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	10210000 	.word	0x10210000
 8001a4c:	10110000 	.word	0x10110000
 8001a50:	10120000 	.word	0x10120000
 8001a54:	10310000 	.word	0x10310000
 8001a58:	10320000 	.word	0x10320000
 8001a5c:	10220000 	.word	0x10220000
 8001a60:	40021000 	.word	0x40021000
 8001a64:	40010000 	.word	0x40010000
 8001a68:	40010800 	.word	0x40010800
 8001a6c:	40010c00 	.word	0x40010c00
 8001a70:	40011000 	.word	0x40011000
 8001a74:	40011400 	.word	0x40011400
 8001a78:	40010400 	.word	0x40010400

08001a7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d101      	bne.n	8001a8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e11f      	b.n	8001cce <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d106      	bne.n	8001aa8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f7ff fb92 	bl	80011cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2224      	movs	r2, #36	; 0x24
 8001aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f022 0201 	bic.w	r2, r2, #1
 8001abe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001ace:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ade:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ae0:	f001 fb5e 	bl	80031a0 <HAL_RCC_GetPCLK1Freq>
 8001ae4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	4a7b      	ldr	r2, [pc, #492]	; (8001cd8 <HAL_I2C_Init+0x25c>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d807      	bhi.n	8001b00 <HAL_I2C_Init+0x84>
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	4a7a      	ldr	r2, [pc, #488]	; (8001cdc <HAL_I2C_Init+0x260>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	bf94      	ite	ls
 8001af8:	2301      	movls	r3, #1
 8001afa:	2300      	movhi	r3, #0
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	e006      	b.n	8001b0e <HAL_I2C_Init+0x92>
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	4a77      	ldr	r2, [pc, #476]	; (8001ce0 <HAL_I2C_Init+0x264>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	bf94      	ite	ls
 8001b08:	2301      	movls	r3, #1
 8001b0a:	2300      	movhi	r3, #0
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e0db      	b.n	8001cce <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	4a72      	ldr	r2, [pc, #456]	; (8001ce4 <HAL_I2C_Init+0x268>)
 8001b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b1e:	0c9b      	lsrs	r3, r3, #18
 8001b20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68ba      	ldr	r2, [r7, #8]
 8001b32:	430a      	orrs	r2, r1
 8001b34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	6a1b      	ldr	r3, [r3, #32]
 8001b3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	4a64      	ldr	r2, [pc, #400]	; (8001cd8 <HAL_I2C_Init+0x25c>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d802      	bhi.n	8001b50 <HAL_I2C_Init+0xd4>
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	e009      	b.n	8001b64 <HAL_I2C_Init+0xe8>
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001b56:	fb02 f303 	mul.w	r3, r2, r3
 8001b5a:	4a63      	ldr	r2, [pc, #396]	; (8001ce8 <HAL_I2C_Init+0x26c>)
 8001b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b60:	099b      	lsrs	r3, r3, #6
 8001b62:	3301      	adds	r3, #1
 8001b64:	687a      	ldr	r2, [r7, #4]
 8001b66:	6812      	ldr	r2, [r2, #0]
 8001b68:	430b      	orrs	r3, r1
 8001b6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	69db      	ldr	r3, [r3, #28]
 8001b72:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001b76:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	4956      	ldr	r1, [pc, #344]	; (8001cd8 <HAL_I2C_Init+0x25c>)
 8001b80:	428b      	cmp	r3, r1
 8001b82:	d80d      	bhi.n	8001ba0 <HAL_I2C_Init+0x124>
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	1e59      	subs	r1, r3, #1
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b92:	3301      	adds	r3, #1
 8001b94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b98:	2b04      	cmp	r3, #4
 8001b9a:	bf38      	it	cc
 8001b9c:	2304      	movcc	r3, #4
 8001b9e:	e04f      	b.n	8001c40 <HAL_I2C_Init+0x1c4>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d111      	bne.n	8001bcc <HAL_I2C_Init+0x150>
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	1e58      	subs	r0, r3, #1
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6859      	ldr	r1, [r3, #4]
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	440b      	add	r3, r1
 8001bb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bba:	3301      	adds	r3, #1
 8001bbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	bf0c      	ite	eq
 8001bc4:	2301      	moveq	r3, #1
 8001bc6:	2300      	movne	r3, #0
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	e012      	b.n	8001bf2 <HAL_I2C_Init+0x176>
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	1e58      	subs	r0, r3, #1
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6859      	ldr	r1, [r3, #4]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	0099      	lsls	r1, r3, #2
 8001bdc:	440b      	add	r3, r1
 8001bde:	fbb0 f3f3 	udiv	r3, r0, r3
 8001be2:	3301      	adds	r3, #1
 8001be4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	bf0c      	ite	eq
 8001bec:	2301      	moveq	r3, #1
 8001bee:	2300      	movne	r3, #0
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <HAL_I2C_Init+0x17e>
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e022      	b.n	8001c40 <HAL_I2C_Init+0x1c4>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d10e      	bne.n	8001c20 <HAL_I2C_Init+0x1a4>
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	1e58      	subs	r0, r3, #1
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6859      	ldr	r1, [r3, #4]
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	440b      	add	r3, r1
 8001c10:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c14:	3301      	adds	r3, #1
 8001c16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c1e:	e00f      	b.n	8001c40 <HAL_I2C_Init+0x1c4>
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	1e58      	subs	r0, r3, #1
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6859      	ldr	r1, [r3, #4]
 8001c28:	460b      	mov	r3, r1
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	440b      	add	r3, r1
 8001c2e:	0099      	lsls	r1, r3, #2
 8001c30:	440b      	add	r3, r1
 8001c32:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c36:	3301      	adds	r3, #1
 8001c38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c3c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c40:	6879      	ldr	r1, [r7, #4]
 8001c42:	6809      	ldr	r1, [r1, #0]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69da      	ldr	r2, [r3, #28]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a1b      	ldr	r3, [r3, #32]
 8001c5a:	431a      	orrs	r2, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	430a      	orrs	r2, r1
 8001c62:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001c6e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	6911      	ldr	r1, [r2, #16]
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	68d2      	ldr	r2, [r2, #12]
 8001c7a:	4311      	orrs	r1, r2
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	6812      	ldr	r2, [r2, #0]
 8001c80:	430b      	orrs	r3, r1
 8001c82:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	68db      	ldr	r3, [r3, #12]
 8001c8a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	695a      	ldr	r2, [r3, #20]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	699b      	ldr	r3, [r3, #24]
 8001c96:	431a      	orrs	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f042 0201 	orr.w	r2, r2, #1
 8001cae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2220      	movs	r2, #32
 8001cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3710      	adds	r7, #16
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	000186a0 	.word	0x000186a0
 8001cdc:	001e847f 	.word	0x001e847f
 8001ce0:	003d08ff 	.word	0x003d08ff
 8001ce4:	431bde83 	.word	0x431bde83
 8001ce8:	10624dd3 	.word	0x10624dd3

08001cec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b088      	sub	sp, #32
 8001cf0:	af02      	add	r7, sp, #8
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	607a      	str	r2, [r7, #4]
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	817b      	strh	r3, [r7, #10]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001d00:	f7ff fbfc 	bl	80014fc <HAL_GetTick>
 8001d04:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	2b20      	cmp	r3, #32
 8001d10:	f040 80e0 	bne.w	8001ed4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	2319      	movs	r3, #25
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	4970      	ldr	r1, [pc, #448]	; (8001ee0 <HAL_I2C_Master_Transmit+0x1f4>)
 8001d1e:	68f8      	ldr	r0, [r7, #12]
 8001d20:	f000 fc8c 	bl	800263c <I2C_WaitOnFlagUntilTimeout>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	e0d3      	b.n	8001ed6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d101      	bne.n	8001d3c <HAL_I2C_Master_Transmit+0x50>
 8001d38:	2302      	movs	r3, #2
 8001d3a:	e0cc      	b.n	8001ed6 <HAL_I2C_Master_Transmit+0x1ea>
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d007      	beq.n	8001d62 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f042 0201 	orr.w	r2, r2, #1
 8001d60:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d70:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2221      	movs	r2, #33	; 0x21
 8001d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2210      	movs	r2, #16
 8001d7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2200      	movs	r2, #0
 8001d86:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	893a      	ldrh	r2, [r7, #8]
 8001d92:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d98:	b29a      	uxth	r2, r3
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	4a50      	ldr	r2, [pc, #320]	; (8001ee4 <HAL_I2C_Master_Transmit+0x1f8>)
 8001da2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001da4:	8979      	ldrh	r1, [r7, #10]
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	6a3a      	ldr	r2, [r7, #32]
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	f000 faf6 	bl	800239c <I2C_MasterRequestWrite>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e08d      	b.n	8001ed6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dba:	2300      	movs	r3, #0
 8001dbc:	613b      	str	r3, [r7, #16]
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	695b      	ldr	r3, [r3, #20]
 8001dc4:	613b      	str	r3, [r7, #16]
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	699b      	ldr	r3, [r3, #24]
 8001dcc:	613b      	str	r3, [r7, #16]
 8001dce:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001dd0:	e066      	b.n	8001ea0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001dd2:	697a      	ldr	r2, [r7, #20]
 8001dd4:	6a39      	ldr	r1, [r7, #32]
 8001dd6:	68f8      	ldr	r0, [r7, #12]
 8001dd8:	f000 fd06 	bl	80027e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d00d      	beq.n	8001dfe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de6:	2b04      	cmp	r3, #4
 8001de8:	d107      	bne.n	8001dfa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001df8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e06b      	b.n	8001ed6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e02:	781a      	ldrb	r2, [r3, #0]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e0e:	1c5a      	adds	r2, r3, #1
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	b29a      	uxth	r2, r3
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e26:	3b01      	subs	r3, #1
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	695b      	ldr	r3, [r3, #20]
 8001e34:	f003 0304 	and.w	r3, r3, #4
 8001e38:	2b04      	cmp	r3, #4
 8001e3a:	d11b      	bne.n	8001e74 <HAL_I2C_Master_Transmit+0x188>
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d017      	beq.n	8001e74 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e48:	781a      	ldrb	r2, [r3, #0]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e54:	1c5a      	adds	r2, r3, #1
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	3b01      	subs	r3, #1
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e6c:	3b01      	subs	r3, #1
 8001e6e:	b29a      	uxth	r2, r3
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e74:	697a      	ldr	r2, [r7, #20]
 8001e76:	6a39      	ldr	r1, [r7, #32]
 8001e78:	68f8      	ldr	r0, [r7, #12]
 8001e7a:	f000 fcf6 	bl	800286a <I2C_WaitOnBTFFlagUntilTimeout>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d00d      	beq.n	8001ea0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e88:	2b04      	cmp	r3, #4
 8001e8a:	d107      	bne.n	8001e9c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e9a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e01a      	b.n	8001ed6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d194      	bne.n	8001dd2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001eb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2220      	movs	r2, #32
 8001ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	e000      	b.n	8001ed6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001ed4:	2302      	movs	r3, #2
  }
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	00100002 	.word	0x00100002
 8001ee4:	ffff0000 	.word	0xffff0000

08001ee8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b08c      	sub	sp, #48	; 0x30
 8001eec:	af02      	add	r7, sp, #8
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	607a      	str	r2, [r7, #4]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	817b      	strh	r3, [r7, #10]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8001efc:	2300      	movs	r3, #0
 8001efe:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f00:	f7ff fafc 	bl	80014fc <HAL_GetTick>
 8001f04:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b20      	cmp	r3, #32
 8001f10:	f040 8238 	bne.w	8002384 <HAL_I2C_Master_Receive+0x49c>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f16:	9300      	str	r3, [sp, #0]
 8001f18:	2319      	movs	r3, #25
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	497e      	ldr	r1, [pc, #504]	; (8002118 <HAL_I2C_Master_Receive+0x230>)
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f000 fb8c 	bl	800263c <I2C_WaitOnFlagUntilTimeout>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	e22b      	b.n	8002386 <HAL_I2C_Master_Receive+0x49e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d101      	bne.n	8001f3c <HAL_I2C_Master_Receive+0x54>
 8001f38:	2302      	movs	r3, #2
 8001f3a:	e224      	b.n	8002386 <HAL_I2C_Master_Receive+0x49e>
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d007      	beq.n	8001f62 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f042 0201 	orr.w	r2, r2, #1
 8001f60:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f70:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2222      	movs	r2, #34	; 0x22
 8001f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2210      	movs	r2, #16
 8001f7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	2200      	movs	r2, #0
 8001f86:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	893a      	ldrh	r2, [r7, #8]
 8001f92:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f98:	b29a      	uxth	r2, r3
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	4a5e      	ldr	r2, [pc, #376]	; (800211c <HAL_I2C_Master_Receive+0x234>)
 8001fa2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001fa4:	8979      	ldrh	r1, [r7, #10]
 8001fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001faa:	68f8      	ldr	r0, [r7, #12]
 8001fac:	f000 fa78 	bl	80024a0 <I2C_MasterRequestRead>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e1e5      	b.n	8002386 <HAL_I2C_Master_Receive+0x49e>
    }

    if (hi2c->XferSize == 0U)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d113      	bne.n	8001fea <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	61fb      	str	r3, [r7, #28]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	695b      	ldr	r3, [r3, #20]
 8001fcc:	61fb      	str	r3, [r7, #28]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	61fb      	str	r3, [r7, #28]
 8001fd6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	e1b9      	b.n	800235e <HAL_I2C_Master_Receive+0x476>
    }
    else if (hi2c->XferSize == 1U)
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d11d      	bne.n	800202e <HAL_I2C_Master_Receive+0x146>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002000:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002002:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002004:	2300      	movs	r3, #0
 8002006:	61bb      	str	r3, [r7, #24]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	61bb      	str	r3, [r7, #24]
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	699b      	ldr	r3, [r3, #24]
 8002016:	61bb      	str	r3, [r7, #24]
 8002018:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002028:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800202a:	b662      	cpsie	i
 800202c:	e197      	b.n	800235e <HAL_I2C_Master_Receive+0x476>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002032:	2b02      	cmp	r3, #2
 8002034:	d11d      	bne.n	8002072 <HAL_I2C_Master_Receive+0x18a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002044:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002046:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002048:	2300      	movs	r3, #0
 800204a:	617b      	str	r3, [r7, #20]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	617b      	str	r3, [r7, #20]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	699b      	ldr	r3, [r3, #24]
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800206c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800206e:	b662      	cpsie	i
 8002070:	e175      	b.n	800235e <HAL_I2C_Master_Receive+0x476>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002080:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002082:	2300      	movs	r3, #0
 8002084:	613b      	str	r3, [r7, #16]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	695b      	ldr	r3, [r3, #20]
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002098:	e161      	b.n	800235e <HAL_I2C_Master_Receive+0x476>
    {
      if (hi2c->XferSize <= 3U)
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800209e:	2b03      	cmp	r3, #3
 80020a0:	f200 811a 	bhi.w	80022d8 <HAL_I2C_Master_Receive+0x3f0>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d123      	bne.n	80020f4 <HAL_I2C_Master_Receive+0x20c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80020b0:	68f8      	ldr	r0, [r7, #12]
 80020b2:	f000 fc1b 	bl	80028ec <I2C_WaitOnRXNEFlagUntilTimeout>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <HAL_I2C_Master_Receive+0x1d8>
          {
            return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e162      	b.n	8002386 <HAL_I2C_Master_Receive+0x49e>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	691a      	ldr	r2, [r3, #16]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ca:	b2d2      	uxtb	r2, r2
 80020cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d2:	1c5a      	adds	r2, r3, #1
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020dc:	3b01      	subs	r3, #1
 80020de:	b29a      	uxth	r2, r3
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	3b01      	subs	r3, #1
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80020f2:	e134      	b.n	800235e <HAL_I2C_Master_Receive+0x476>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d150      	bne.n	800219e <HAL_I2C_Master_Receive+0x2b6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80020fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fe:	9300      	str	r3, [sp, #0]
 8002100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002102:	2200      	movs	r2, #0
 8002104:	4906      	ldr	r1, [pc, #24]	; (8002120 <HAL_I2C_Master_Receive+0x238>)
 8002106:	68f8      	ldr	r0, [r7, #12]
 8002108:	f000 fa98 	bl	800263c <I2C_WaitOnFlagUntilTimeout>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d008      	beq.n	8002124 <HAL_I2C_Master_Receive+0x23c>
          {
            return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e137      	b.n	8002386 <HAL_I2C_Master_Receive+0x49e>
 8002116:	bf00      	nop
 8002118:	00100002 	.word	0x00100002
 800211c:	ffff0000 	.word	0xffff0000
 8002120:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002124:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002134:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	691a      	ldr	r2, [r3, #16]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002140:	b2d2      	uxtb	r2, r2
 8002142:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002148:	1c5a      	adds	r2, r3, #1
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002152:	3b01      	subs	r3, #1
 8002154:	b29a      	uxth	r2, r3
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800215e:	b29b      	uxth	r3, r3
 8002160:	3b01      	subs	r3, #1
 8002162:	b29a      	uxth	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002168:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	691a      	ldr	r2, [r3, #16]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002174:	b2d2      	uxtb	r2, r2
 8002176:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800217c:	1c5a      	adds	r2, r3, #1
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002186:	3b01      	subs	r3, #1
 8002188:	b29a      	uxth	r2, r3
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002192:	b29b      	uxth	r3, r3
 8002194:	3b01      	subs	r3, #1
 8002196:	b29a      	uxth	r2, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800219c:	e0df      	b.n	800235e <HAL_I2C_Master_Receive+0x476>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800219e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a0:	9300      	str	r3, [sp, #0]
 80021a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021a4:	2200      	movs	r2, #0
 80021a6:	497a      	ldr	r1, [pc, #488]	; (8002390 <HAL_I2C_Master_Receive+0x4a8>)
 80021a8:	68f8      	ldr	r0, [r7, #12]
 80021aa:	f000 fa47 	bl	800263c <I2C_WaitOnFlagUntilTimeout>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <HAL_I2C_Master_Receive+0x2d0>
          {
            return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e0e6      	b.n	8002386 <HAL_I2C_Master_Receive+0x49e>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021c6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80021c8:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	691a      	ldr	r2, [r3, #16]
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d4:	b2d2      	uxtb	r2, r2
 80021d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021dc:	1c5a      	adds	r2, r3, #1
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021e6:	3b01      	subs	r3, #1
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	3b01      	subs	r3, #1
 80021f6:	b29a      	uxth	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80021fc:	4b65      	ldr	r3, [pc, #404]	; (8002394 <HAL_I2C_Master_Receive+0x4ac>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	08db      	lsrs	r3, r3, #3
 8002202:	4a65      	ldr	r2, [pc, #404]	; (8002398 <HAL_I2C_Master_Receive+0x4b0>)
 8002204:	fba2 2303 	umull	r2, r3, r2, r3
 8002208:	0a1a      	lsrs	r2, r3, #8
 800220a:	4613      	mov	r3, r2
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	4413      	add	r3, r2
 8002210:	00da      	lsls	r2, r3, #3
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002216:	6a3b      	ldr	r3, [r7, #32]
 8002218:	3b01      	subs	r3, #1
 800221a:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800221c:	6a3b      	ldr	r3, [r7, #32]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d117      	bne.n	8002252 <HAL_I2C_Master_Receive+0x36a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2200      	movs	r2, #0
 8002226:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2220      	movs	r2, #32
 800222c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	2200      	movs	r2, #0
 8002234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223c:	f043 0220 	orr.w	r2, r3, #32
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002244:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e099      	b.n	8002386 <HAL_I2C_Master_Receive+0x49e>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	695b      	ldr	r3, [r3, #20]
 8002258:	f003 0304 	and.w	r3, r3, #4
 800225c:	2b04      	cmp	r3, #4
 800225e:	d1da      	bne.n	8002216 <HAL_I2C_Master_Receive+0x32e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800226e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	691a      	ldr	r2, [r3, #16]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227a:	b2d2      	uxtb	r2, r2
 800227c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002282:	1c5a      	adds	r2, r3, #1
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800228c:	3b01      	subs	r3, #1
 800228e:	b29a      	uxth	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002298:	b29b      	uxth	r3, r3
 800229a:	3b01      	subs	r3, #1
 800229c:	b29a      	uxth	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80022a2:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	691a      	ldr	r2, [r3, #16]
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ae:	b2d2      	uxtb	r2, r2
 80022b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b6:	1c5a      	adds	r2, r3, #1
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022c0:	3b01      	subs	r3, #1
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	3b01      	subs	r3, #1
 80022d0:	b29a      	uxth	r2, r3
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80022d6:	e042      	b.n	800235e <HAL_I2C_Master_Receive+0x476>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022da:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80022dc:	68f8      	ldr	r0, [r7, #12]
 80022de:	f000 fb05 	bl	80028ec <I2C_WaitOnRXNEFlagUntilTimeout>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <HAL_I2C_Master_Receive+0x404>
        {
          return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e04c      	b.n	8002386 <HAL_I2C_Master_Receive+0x49e>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	691a      	ldr	r2, [r3, #16]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f6:	b2d2      	uxtb	r2, r2
 80022f8:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022fe:	1c5a      	adds	r2, r3, #1
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002308:	3b01      	subs	r3, #1
 800230a:	b29a      	uxth	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002314:	b29b      	uxth	r3, r3
 8002316:	3b01      	subs	r3, #1
 8002318:	b29a      	uxth	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	695b      	ldr	r3, [r3, #20]
 8002324:	f003 0304 	and.w	r3, r3, #4
 8002328:	2b04      	cmp	r3, #4
 800232a:	d118      	bne.n	800235e <HAL_I2C_Master_Receive+0x476>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	691a      	ldr	r2, [r3, #16]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002336:	b2d2      	uxtb	r2, r2
 8002338:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233e:	1c5a      	adds	r2, r3, #1
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002348:	3b01      	subs	r3, #1
 800234a:	b29a      	uxth	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002354:	b29b      	uxth	r3, r3
 8002356:	3b01      	subs	r3, #1
 8002358:	b29a      	uxth	r2, r3
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002362:	2b00      	cmp	r3, #0
 8002364:	f47f ae99 	bne.w	800209a <HAL_I2C_Master_Receive+0x1b2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2220      	movs	r2, #32
 800236c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2200      	movs	r2, #0
 8002374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002380:	2300      	movs	r3, #0
 8002382:	e000      	b.n	8002386 <HAL_I2C_Master_Receive+0x49e>
  }
  else
  {
    return HAL_BUSY;
 8002384:	2302      	movs	r3, #2
  }
}
 8002386:	4618      	mov	r0, r3
 8002388:	3728      	adds	r7, #40	; 0x28
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	00010004 	.word	0x00010004
 8002394:	20000000 	.word	0x20000000
 8002398:	14f8b589 	.word	0x14f8b589

0800239c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b088      	sub	sp, #32
 80023a0:	af02      	add	r7, sp, #8
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	607a      	str	r2, [r7, #4]
 80023a6:	603b      	str	r3, [r7, #0]
 80023a8:	460b      	mov	r3, r1
 80023aa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	2b08      	cmp	r3, #8
 80023b6:	d006      	beq.n	80023c6 <I2C_MasterRequestWrite+0x2a>
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d003      	beq.n	80023c6 <I2C_MasterRequestWrite+0x2a>
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80023c4:	d108      	bne.n	80023d8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	e00b      	b.n	80023f0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023dc:	2b12      	cmp	r3, #18
 80023de:	d107      	bne.n	80023f0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023ee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80023fc:	68f8      	ldr	r0, [r7, #12]
 80023fe:	f000 f91d 	bl	800263c <I2C_WaitOnFlagUntilTimeout>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d00d      	beq.n	8002424 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002412:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002416:	d103      	bne.n	8002420 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800241e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002420:	2303      	movs	r3, #3
 8002422:	e035      	b.n	8002490 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	691b      	ldr	r3, [r3, #16]
 8002428:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800242c:	d108      	bne.n	8002440 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800242e:	897b      	ldrh	r3, [r7, #10]
 8002430:	b2db      	uxtb	r3, r3
 8002432:	461a      	mov	r2, r3
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800243c:	611a      	str	r2, [r3, #16]
 800243e:	e01b      	b.n	8002478 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002440:	897b      	ldrh	r3, [r7, #10]
 8002442:	11db      	asrs	r3, r3, #7
 8002444:	b2db      	uxtb	r3, r3
 8002446:	f003 0306 	and.w	r3, r3, #6
 800244a:	b2db      	uxtb	r3, r3
 800244c:	f063 030f 	orn	r3, r3, #15
 8002450:	b2da      	uxtb	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	490e      	ldr	r1, [pc, #56]	; (8002498 <I2C_MasterRequestWrite+0xfc>)
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f000 f943 	bl	80026ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e010      	b.n	8002490 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800246e:	897b      	ldrh	r3, [r7, #10]
 8002470:	b2da      	uxtb	r2, r3
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	4907      	ldr	r1, [pc, #28]	; (800249c <I2C_MasterRequestWrite+0x100>)
 800247e:	68f8      	ldr	r0, [r7, #12]
 8002480:	f000 f933 	bl	80026ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e000      	b.n	8002490 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	3718      	adds	r7, #24
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	00010008 	.word	0x00010008
 800249c:	00010002 	.word	0x00010002

080024a0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b088      	sub	sp, #32
 80024a4:	af02      	add	r7, sp, #8
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	607a      	str	r2, [r7, #4]
 80024aa:	603b      	str	r3, [r7, #0]
 80024ac:	460b      	mov	r3, r1
 80024ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80024c4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	2b08      	cmp	r3, #8
 80024ca:	d006      	beq.n	80024da <I2C_MasterRequestRead+0x3a>
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d003      	beq.n	80024da <I2C_MasterRequestRead+0x3a>
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80024d8:	d108      	bne.n	80024ec <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024e8:	601a      	str	r2, [r3, #0]
 80024ea:	e00b      	b.n	8002504 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f0:	2b11      	cmp	r3, #17
 80024f2:	d107      	bne.n	8002504 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002502:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	9300      	str	r3, [sp, #0]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f000 f893 	bl	800263c <I2C_WaitOnFlagUntilTimeout>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d00d      	beq.n	8002538 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002526:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800252a:	d103      	bne.n	8002534 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002532:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002534:	2303      	movs	r3, #3
 8002536:	e079      	b.n	800262c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	691b      	ldr	r3, [r3, #16]
 800253c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002540:	d108      	bne.n	8002554 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002542:	897b      	ldrh	r3, [r7, #10]
 8002544:	b2db      	uxtb	r3, r3
 8002546:	f043 0301 	orr.w	r3, r3, #1
 800254a:	b2da      	uxtb	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	611a      	str	r2, [r3, #16]
 8002552:	e05f      	b.n	8002614 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002554:	897b      	ldrh	r3, [r7, #10]
 8002556:	11db      	asrs	r3, r3, #7
 8002558:	b2db      	uxtb	r3, r3
 800255a:	f003 0306 	and.w	r3, r3, #6
 800255e:	b2db      	uxtb	r3, r3
 8002560:	f063 030f 	orn	r3, r3, #15
 8002564:	b2da      	uxtb	r2, r3
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	4930      	ldr	r1, [pc, #192]	; (8002634 <I2C_MasterRequestRead+0x194>)
 8002572:	68f8      	ldr	r0, [r7, #12]
 8002574:	f000 f8b9 	bl	80026ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e054      	b.n	800262c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002582:	897b      	ldrh	r3, [r7, #10]
 8002584:	b2da      	uxtb	r2, r3
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	4929      	ldr	r1, [pc, #164]	; (8002638 <I2C_MasterRequestRead+0x198>)
 8002592:	68f8      	ldr	r0, [r7, #12]
 8002594:	f000 f8a9 	bl	80026ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e044      	b.n	800262c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025a2:	2300      	movs	r3, #0
 80025a4:	613b      	str	r3, [r7, #16]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	695b      	ldr	r3, [r3, #20]
 80025ac:	613b      	str	r3, [r7, #16]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	613b      	str	r3, [r7, #16]
 80025b6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025c6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	9300      	str	r3, [sp, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f000 f831 	bl	800263c <I2C_WaitOnFlagUntilTimeout>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d00d      	beq.n	80025fc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025ee:	d103      	bne.n	80025f8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025f6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e017      	b.n	800262c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80025fc:	897b      	ldrh	r3, [r7, #10]
 80025fe:	11db      	asrs	r3, r3, #7
 8002600:	b2db      	uxtb	r3, r3
 8002602:	f003 0306 	and.w	r3, r3, #6
 8002606:	b2db      	uxtb	r3, r3
 8002608:	f063 030e 	orn	r3, r3, #14
 800260c:	b2da      	uxtb	r2, r3
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	4907      	ldr	r1, [pc, #28]	; (8002638 <I2C_MasterRequestRead+0x198>)
 800261a:	68f8      	ldr	r0, [r7, #12]
 800261c:	f000 f865 	bl	80026ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e000      	b.n	800262c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800262a:	2300      	movs	r3, #0
}
 800262c:	4618      	mov	r0, r3
 800262e:	3718      	adds	r7, #24
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	00010008 	.word	0x00010008
 8002638:	00010002 	.word	0x00010002

0800263c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	603b      	str	r3, [r7, #0]
 8002648:	4613      	mov	r3, r2
 800264a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800264c:	e025      	b.n	800269a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002654:	d021      	beq.n	800269a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002656:	f7fe ff51 	bl	80014fc <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	429a      	cmp	r2, r3
 8002664:	d302      	bcc.n	800266c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d116      	bne.n	800269a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2200      	movs	r2, #0
 8002670:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2220      	movs	r2, #32
 8002676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2200      	movs	r2, #0
 800267e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002686:	f043 0220 	orr.w	r2, r3, #32
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e023      	b.n	80026e2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	0c1b      	lsrs	r3, r3, #16
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d10d      	bne.n	80026c0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	695b      	ldr	r3, [r3, #20]
 80026aa:	43da      	mvns	r2, r3
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	4013      	ands	r3, r2
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	bf0c      	ite	eq
 80026b6:	2301      	moveq	r3, #1
 80026b8:	2300      	movne	r3, #0
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	461a      	mov	r2, r3
 80026be:	e00c      	b.n	80026da <I2C_WaitOnFlagUntilTimeout+0x9e>
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	699b      	ldr	r3, [r3, #24]
 80026c6:	43da      	mvns	r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	4013      	ands	r3, r2
 80026cc:	b29b      	uxth	r3, r3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	bf0c      	ite	eq
 80026d2:	2301      	moveq	r3, #1
 80026d4:	2300      	movne	r3, #0
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	461a      	mov	r2, r3
 80026da:	79fb      	ldrb	r3, [r7, #7]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d0b6      	beq.n	800264e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3710      	adds	r7, #16
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b084      	sub	sp, #16
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	60f8      	str	r0, [r7, #12]
 80026f2:	60b9      	str	r1, [r7, #8]
 80026f4:	607a      	str	r2, [r7, #4]
 80026f6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80026f8:	e051      	b.n	800279e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	695b      	ldr	r3, [r3, #20]
 8002700:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002704:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002708:	d123      	bne.n	8002752 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002718:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002722:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2220      	movs	r2, #32
 800272e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273e:	f043 0204 	orr.w	r2, r3, #4
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e046      	b.n	80027e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002758:	d021      	beq.n	800279e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800275a:	f7fe fecf 	bl	80014fc <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	429a      	cmp	r2, r3
 8002768:	d302      	bcc.n	8002770 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d116      	bne.n	800279e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2200      	movs	r2, #0
 8002774:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2220      	movs	r2, #32
 800277a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278a:	f043 0220 	orr.w	r2, r3, #32
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e020      	b.n	80027e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	0c1b      	lsrs	r3, r3, #16
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d10c      	bne.n	80027c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	695b      	ldr	r3, [r3, #20]
 80027ae:	43da      	mvns	r2, r3
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	4013      	ands	r3, r2
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	bf14      	ite	ne
 80027ba:	2301      	movne	r3, #1
 80027bc:	2300      	moveq	r3, #0
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	e00b      	b.n	80027da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	43da      	mvns	r2, r3
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	4013      	ands	r3, r2
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	bf14      	ite	ne
 80027d4:	2301      	movne	r3, #1
 80027d6:	2300      	moveq	r3, #0
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d18d      	bne.n	80026fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3710      	adds	r7, #16
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027f4:	e02d      	b.n	8002852 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80027f6:	68f8      	ldr	r0, [r7, #12]
 80027f8:	f000 f8ce 	bl	8002998 <I2C_IsAcknowledgeFailed>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e02d      	b.n	8002862 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800280c:	d021      	beq.n	8002852 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800280e:	f7fe fe75 	bl	80014fc <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	68ba      	ldr	r2, [r7, #8]
 800281a:	429a      	cmp	r2, r3
 800281c:	d302      	bcc.n	8002824 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d116      	bne.n	8002852 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2200      	movs	r2, #0
 8002828:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2220      	movs	r2, #32
 800282e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2200      	movs	r2, #0
 8002836:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283e:	f043 0220 	orr.w	r2, r3, #32
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e007      	b.n	8002862 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800285c:	2b80      	cmp	r3, #128	; 0x80
 800285e:	d1ca      	bne.n	80027f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800286a:	b580      	push	{r7, lr}
 800286c:	b084      	sub	sp, #16
 800286e:	af00      	add	r7, sp, #0
 8002870:	60f8      	str	r0, [r7, #12]
 8002872:	60b9      	str	r1, [r7, #8]
 8002874:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002876:	e02d      	b.n	80028d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002878:	68f8      	ldr	r0, [r7, #12]
 800287a:	f000 f88d 	bl	8002998 <I2C_IsAcknowledgeFailed>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e02d      	b.n	80028e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800288e:	d021      	beq.n	80028d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002890:	f7fe fe34 	bl	80014fc <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	68ba      	ldr	r2, [r7, #8]
 800289c:	429a      	cmp	r2, r3
 800289e:	d302      	bcc.n	80028a6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d116      	bne.n	80028d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2200      	movs	r2, #0
 80028aa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2220      	movs	r2, #32
 80028b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2200      	movs	r2, #0
 80028b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c0:	f043 0220 	orr.w	r2, r3, #32
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e007      	b.n	80028e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	f003 0304 	and.w	r3, r3, #4
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d1ca      	bne.n	8002878 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3710      	adds	r7, #16
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80028f8:	e042      	b.n	8002980 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	695b      	ldr	r3, [r3, #20]
 8002900:	f003 0310 	and.w	r3, r3, #16
 8002904:	2b10      	cmp	r3, #16
 8002906:	d119      	bne.n	800293c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f06f 0210 	mvn.w	r2, #16
 8002910:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2200      	movs	r2, #0
 8002916:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2220      	movs	r2, #32
 800291c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e029      	b.n	8002990 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800293c:	f7fe fdde 	bl	80014fc <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	68ba      	ldr	r2, [r7, #8]
 8002948:	429a      	cmp	r2, r3
 800294a:	d302      	bcc.n	8002952 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d116      	bne.n	8002980 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2220      	movs	r2, #32
 800295c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2200      	movs	r2, #0
 8002964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296c:	f043 0220 	orr.w	r2, r3, #32
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e007      	b.n	8002990 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	695b      	ldr	r3, [r3, #20]
 8002986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800298a:	2b40      	cmp	r3, #64	; 0x40
 800298c:	d1b5      	bne.n	80028fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800298e:	2300      	movs	r3, #0
}
 8002990:	4618      	mov	r0, r3
 8002992:	3710      	adds	r7, #16
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029ae:	d11b      	bne.n	80029e8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80029b8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2200      	movs	r2, #0
 80029be:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2220      	movs	r2, #32
 80029c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d4:	f043 0204 	orr.w	r2, r3, #4
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e000      	b.n	80029ea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	370c      	adds	r7, #12
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bc80      	pop	{r7}
 80029f2:	4770      	bx	lr

080029f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b086      	sub	sp, #24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e26c      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f000 8087 	beq.w	8002b22 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a14:	4b92      	ldr	r3, [pc, #584]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f003 030c 	and.w	r3, r3, #12
 8002a1c:	2b04      	cmp	r3, #4
 8002a1e:	d00c      	beq.n	8002a3a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a20:	4b8f      	ldr	r3, [pc, #572]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f003 030c 	and.w	r3, r3, #12
 8002a28:	2b08      	cmp	r3, #8
 8002a2a:	d112      	bne.n	8002a52 <HAL_RCC_OscConfig+0x5e>
 8002a2c:	4b8c      	ldr	r3, [pc, #560]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a38:	d10b      	bne.n	8002a52 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a3a:	4b89      	ldr	r3, [pc, #548]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d06c      	beq.n	8002b20 <HAL_RCC_OscConfig+0x12c>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d168      	bne.n	8002b20 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e246      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a5a:	d106      	bne.n	8002a6a <HAL_RCC_OscConfig+0x76>
 8002a5c:	4b80      	ldr	r3, [pc, #512]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a7f      	ldr	r2, [pc, #508]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002a62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a66:	6013      	str	r3, [r2, #0]
 8002a68:	e02e      	b.n	8002ac8 <HAL_RCC_OscConfig+0xd4>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d10c      	bne.n	8002a8c <HAL_RCC_OscConfig+0x98>
 8002a72:	4b7b      	ldr	r3, [pc, #492]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a7a      	ldr	r2, [pc, #488]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002a78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a7c:	6013      	str	r3, [r2, #0]
 8002a7e:	4b78      	ldr	r3, [pc, #480]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a77      	ldr	r2, [pc, #476]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002a84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a88:	6013      	str	r3, [r2, #0]
 8002a8a:	e01d      	b.n	8002ac8 <HAL_RCC_OscConfig+0xd4>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a94:	d10c      	bne.n	8002ab0 <HAL_RCC_OscConfig+0xbc>
 8002a96:	4b72      	ldr	r3, [pc, #456]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a71      	ldr	r2, [pc, #452]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002a9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002aa0:	6013      	str	r3, [r2, #0]
 8002aa2:	4b6f      	ldr	r3, [pc, #444]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a6e      	ldr	r2, [pc, #440]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002aa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aac:	6013      	str	r3, [r2, #0]
 8002aae:	e00b      	b.n	8002ac8 <HAL_RCC_OscConfig+0xd4>
 8002ab0:	4b6b      	ldr	r3, [pc, #428]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a6a      	ldr	r2, [pc, #424]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002ab6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aba:	6013      	str	r3, [r2, #0]
 8002abc:	4b68      	ldr	r3, [pc, #416]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a67      	ldr	r2, [pc, #412]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002ac2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ac6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d013      	beq.n	8002af8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad0:	f7fe fd14 	bl	80014fc <HAL_GetTick>
 8002ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ad6:	e008      	b.n	8002aea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ad8:	f7fe fd10 	bl	80014fc <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b64      	cmp	r3, #100	; 0x64
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e1fa      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aea:	4b5d      	ldr	r3, [pc, #372]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d0f0      	beq.n	8002ad8 <HAL_RCC_OscConfig+0xe4>
 8002af6:	e014      	b.n	8002b22 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af8:	f7fe fd00 	bl	80014fc <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b00:	f7fe fcfc 	bl	80014fc <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b64      	cmp	r3, #100	; 0x64
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e1e6      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b12:	4b53      	ldr	r3, [pc, #332]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1f0      	bne.n	8002b00 <HAL_RCC_OscConfig+0x10c>
 8002b1e:	e000      	b.n	8002b22 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d063      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b2e:	4b4c      	ldr	r3, [pc, #304]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f003 030c 	and.w	r3, r3, #12
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d00b      	beq.n	8002b52 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b3a:	4b49      	ldr	r3, [pc, #292]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f003 030c 	and.w	r3, r3, #12
 8002b42:	2b08      	cmp	r3, #8
 8002b44:	d11c      	bne.n	8002b80 <HAL_RCC_OscConfig+0x18c>
 8002b46:	4b46      	ldr	r3, [pc, #280]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d116      	bne.n	8002b80 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b52:	4b43      	ldr	r3, [pc, #268]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d005      	beq.n	8002b6a <HAL_RCC_OscConfig+0x176>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d001      	beq.n	8002b6a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e1ba      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b6a:	4b3d      	ldr	r3, [pc, #244]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	695b      	ldr	r3, [r3, #20]
 8002b76:	00db      	lsls	r3, r3, #3
 8002b78:	4939      	ldr	r1, [pc, #228]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b7e:	e03a      	b.n	8002bf6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	691b      	ldr	r3, [r3, #16]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d020      	beq.n	8002bca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b88:	4b36      	ldr	r3, [pc, #216]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b8e:	f7fe fcb5 	bl	80014fc <HAL_GetTick>
 8002b92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b94:	e008      	b.n	8002ba8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b96:	f7fe fcb1 	bl	80014fc <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d901      	bls.n	8002ba8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e19b      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ba8:	4b2d      	ldr	r3, [pc, #180]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0302 	and.w	r3, r3, #2
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d0f0      	beq.n	8002b96 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bb4:	4b2a      	ldr	r3, [pc, #168]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	695b      	ldr	r3, [r3, #20]
 8002bc0:	00db      	lsls	r3, r3, #3
 8002bc2:	4927      	ldr	r1, [pc, #156]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	600b      	str	r3, [r1, #0]
 8002bc8:	e015      	b.n	8002bf6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bca:	4b26      	ldr	r3, [pc, #152]	; (8002c64 <HAL_RCC_OscConfig+0x270>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd0:	f7fe fc94 	bl	80014fc <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bd8:	f7fe fc90 	bl	80014fc <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e17a      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bea:	4b1d      	ldr	r3, [pc, #116]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1f0      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0308 	and.w	r3, r3, #8
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d03a      	beq.n	8002c78 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d019      	beq.n	8002c3e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c0a:	4b17      	ldr	r3, [pc, #92]	; (8002c68 <HAL_RCC_OscConfig+0x274>)
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c10:	f7fe fc74 	bl	80014fc <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c18:	f7fe fc70 	bl	80014fc <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e15a      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c2a:	4b0d      	ldr	r3, [pc, #52]	; (8002c60 <HAL_RCC_OscConfig+0x26c>)
 8002c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2e:	f003 0302 	and.w	r3, r3, #2
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d0f0      	beq.n	8002c18 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002c36:	2001      	movs	r0, #1
 8002c38:	f000 fada 	bl	80031f0 <RCC_Delay>
 8002c3c:	e01c      	b.n	8002c78 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c3e:	4b0a      	ldr	r3, [pc, #40]	; (8002c68 <HAL_RCC_OscConfig+0x274>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c44:	f7fe fc5a 	bl	80014fc <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c4a:	e00f      	b.n	8002c6c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c4c:	f7fe fc56 	bl	80014fc <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d908      	bls.n	8002c6c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e140      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
 8002c5e:	bf00      	nop
 8002c60:	40021000 	.word	0x40021000
 8002c64:	42420000 	.word	0x42420000
 8002c68:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c6c:	4b9e      	ldr	r3, [pc, #632]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c70:	f003 0302 	and.w	r3, r3, #2
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d1e9      	bne.n	8002c4c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0304 	and.w	r3, r3, #4
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 80a6 	beq.w	8002dd2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c86:	2300      	movs	r3, #0
 8002c88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c8a:	4b97      	ldr	r3, [pc, #604]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002c8c:	69db      	ldr	r3, [r3, #28]
 8002c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d10d      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c96:	4b94      	ldr	r3, [pc, #592]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	4a93      	ldr	r2, [pc, #588]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002c9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ca0:	61d3      	str	r3, [r2, #28]
 8002ca2:	4b91      	ldr	r3, [pc, #580]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002caa:	60bb      	str	r3, [r7, #8]
 8002cac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cb2:	4b8e      	ldr	r3, [pc, #568]	; (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d118      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cbe:	4b8b      	ldr	r3, [pc, #556]	; (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a8a      	ldr	r2, [pc, #552]	; (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002cc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cca:	f7fe fc17 	bl	80014fc <HAL_GetTick>
 8002cce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd0:	e008      	b.n	8002ce4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cd2:	f7fe fc13 	bl	80014fc <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	2b64      	cmp	r3, #100	; 0x64
 8002cde:	d901      	bls.n	8002ce4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e0fd      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce4:	4b81      	ldr	r3, [pc, #516]	; (8002eec <HAL_RCC_OscConfig+0x4f8>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d0f0      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d106      	bne.n	8002d06 <HAL_RCC_OscConfig+0x312>
 8002cf8:	4b7b      	ldr	r3, [pc, #492]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
 8002cfc:	4a7a      	ldr	r2, [pc, #488]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002cfe:	f043 0301 	orr.w	r3, r3, #1
 8002d02:	6213      	str	r3, [r2, #32]
 8002d04:	e02d      	b.n	8002d62 <HAL_RCC_OscConfig+0x36e>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10c      	bne.n	8002d28 <HAL_RCC_OscConfig+0x334>
 8002d0e:	4b76      	ldr	r3, [pc, #472]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002d10:	6a1b      	ldr	r3, [r3, #32]
 8002d12:	4a75      	ldr	r2, [pc, #468]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002d14:	f023 0301 	bic.w	r3, r3, #1
 8002d18:	6213      	str	r3, [r2, #32]
 8002d1a:	4b73      	ldr	r3, [pc, #460]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002d1c:	6a1b      	ldr	r3, [r3, #32]
 8002d1e:	4a72      	ldr	r2, [pc, #456]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002d20:	f023 0304 	bic.w	r3, r3, #4
 8002d24:	6213      	str	r3, [r2, #32]
 8002d26:	e01c      	b.n	8002d62 <HAL_RCC_OscConfig+0x36e>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	2b05      	cmp	r3, #5
 8002d2e:	d10c      	bne.n	8002d4a <HAL_RCC_OscConfig+0x356>
 8002d30:	4b6d      	ldr	r3, [pc, #436]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002d32:	6a1b      	ldr	r3, [r3, #32]
 8002d34:	4a6c      	ldr	r2, [pc, #432]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002d36:	f043 0304 	orr.w	r3, r3, #4
 8002d3a:	6213      	str	r3, [r2, #32]
 8002d3c:	4b6a      	ldr	r3, [pc, #424]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002d3e:	6a1b      	ldr	r3, [r3, #32]
 8002d40:	4a69      	ldr	r2, [pc, #420]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002d42:	f043 0301 	orr.w	r3, r3, #1
 8002d46:	6213      	str	r3, [r2, #32]
 8002d48:	e00b      	b.n	8002d62 <HAL_RCC_OscConfig+0x36e>
 8002d4a:	4b67      	ldr	r3, [pc, #412]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002d4c:	6a1b      	ldr	r3, [r3, #32]
 8002d4e:	4a66      	ldr	r2, [pc, #408]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002d50:	f023 0301 	bic.w	r3, r3, #1
 8002d54:	6213      	str	r3, [r2, #32]
 8002d56:	4b64      	ldr	r3, [pc, #400]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	4a63      	ldr	r2, [pc, #396]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002d5c:	f023 0304 	bic.w	r3, r3, #4
 8002d60:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d015      	beq.n	8002d96 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d6a:	f7fe fbc7 	bl	80014fc <HAL_GetTick>
 8002d6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d70:	e00a      	b.n	8002d88 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d72:	f7fe fbc3 	bl	80014fc <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d901      	bls.n	8002d88 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d84:	2303      	movs	r3, #3
 8002d86:	e0ab      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d88:	4b57      	ldr	r3, [pc, #348]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002d8a:	6a1b      	ldr	r3, [r3, #32]
 8002d8c:	f003 0302 	and.w	r3, r3, #2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d0ee      	beq.n	8002d72 <HAL_RCC_OscConfig+0x37e>
 8002d94:	e014      	b.n	8002dc0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d96:	f7fe fbb1 	bl	80014fc <HAL_GetTick>
 8002d9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d9c:	e00a      	b.n	8002db4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d9e:	f7fe fbad 	bl	80014fc <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d901      	bls.n	8002db4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e095      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002db4:	4b4c      	ldr	r3, [pc, #304]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002db6:	6a1b      	ldr	r3, [r3, #32]
 8002db8:	f003 0302 	and.w	r3, r3, #2
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1ee      	bne.n	8002d9e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002dc0:	7dfb      	ldrb	r3, [r7, #23]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d105      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dc6:	4b48      	ldr	r3, [pc, #288]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	4a47      	ldr	r2, [pc, #284]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002dcc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dd0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	69db      	ldr	r3, [r3, #28]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f000 8081 	beq.w	8002ede <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ddc:	4b42      	ldr	r3, [pc, #264]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f003 030c 	and.w	r3, r3, #12
 8002de4:	2b08      	cmp	r3, #8
 8002de6:	d061      	beq.n	8002eac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	69db      	ldr	r3, [r3, #28]
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d146      	bne.n	8002e7e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002df0:	4b3f      	ldr	r3, [pc, #252]	; (8002ef0 <HAL_RCC_OscConfig+0x4fc>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df6:	f7fe fb81 	bl	80014fc <HAL_GetTick>
 8002dfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dfc:	e008      	b.n	8002e10 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dfe:	f7fe fb7d 	bl	80014fc <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d901      	bls.n	8002e10 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e067      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e10:	4b35      	ldr	r3, [pc, #212]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d1f0      	bne.n	8002dfe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a1b      	ldr	r3, [r3, #32]
 8002e20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e24:	d108      	bne.n	8002e38 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e26:	4b30      	ldr	r3, [pc, #192]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	492d      	ldr	r1, [pc, #180]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e38:	4b2b      	ldr	r3, [pc, #172]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6a19      	ldr	r1, [r3, #32]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e48:	430b      	orrs	r3, r1
 8002e4a:	4927      	ldr	r1, [pc, #156]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e50:	4b27      	ldr	r3, [pc, #156]	; (8002ef0 <HAL_RCC_OscConfig+0x4fc>)
 8002e52:	2201      	movs	r2, #1
 8002e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e56:	f7fe fb51 	bl	80014fc <HAL_GetTick>
 8002e5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e5c:	e008      	b.n	8002e70 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e5e:	f7fe fb4d 	bl	80014fc <HAL_GetTick>
 8002e62:	4602      	mov	r2, r0
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	2b02      	cmp	r3, #2
 8002e6a:	d901      	bls.n	8002e70 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e037      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e70:	4b1d      	ldr	r3, [pc, #116]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d0f0      	beq.n	8002e5e <HAL_RCC_OscConfig+0x46a>
 8002e7c:	e02f      	b.n	8002ede <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e7e:	4b1c      	ldr	r3, [pc, #112]	; (8002ef0 <HAL_RCC_OscConfig+0x4fc>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e84:	f7fe fb3a 	bl	80014fc <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e8a:	e008      	b.n	8002e9e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e8c:	f7fe fb36 	bl	80014fc <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e020      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e9e:	4b12      	ldr	r3, [pc, #72]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d1f0      	bne.n	8002e8c <HAL_RCC_OscConfig+0x498>
 8002eaa:	e018      	b.n	8002ede <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	69db      	ldr	r3, [r3, #28]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d101      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e013      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002eb8:	4b0b      	ldr	r3, [pc, #44]	; (8002ee8 <HAL_RCC_OscConfig+0x4f4>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6a1b      	ldr	r3, [r3, #32]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d106      	bne.n	8002eda <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d001      	beq.n	8002ede <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e000      	b.n	8002ee0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3718      	adds	r7, #24
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	40007000 	.word	0x40007000
 8002ef0:	42420060 	.word	0x42420060

08002ef4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d101      	bne.n	8002f08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e0d0      	b.n	80030aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f08:	4b6a      	ldr	r3, [pc, #424]	; (80030b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	683a      	ldr	r2, [r7, #0]
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d910      	bls.n	8002f38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f16:	4b67      	ldr	r3, [pc, #412]	; (80030b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f023 0207 	bic.w	r2, r3, #7
 8002f1e:	4965      	ldr	r1, [pc, #404]	; (80030b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f26:	4b63      	ldr	r3, [pc, #396]	; (80030b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0307 	and.w	r3, r3, #7
 8002f2e:	683a      	ldr	r2, [r7, #0]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d001      	beq.n	8002f38 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e0b8      	b.n	80030aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d020      	beq.n	8002f86 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d005      	beq.n	8002f5c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f50:	4b59      	ldr	r3, [pc, #356]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	4a58      	ldr	r2, [pc, #352]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f56:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f5a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0308 	and.w	r3, r3, #8
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d005      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f68:	4b53      	ldr	r3, [pc, #332]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	4a52      	ldr	r2, [pc, #328]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002f72:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f74:	4b50      	ldr	r3, [pc, #320]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	494d      	ldr	r1, [pc, #308]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0301 	and.w	r3, r3, #1
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d040      	beq.n	8003014 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d107      	bne.n	8002faa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f9a:	4b47      	ldr	r3, [pc, #284]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d115      	bne.n	8002fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e07f      	b.n	80030aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d107      	bne.n	8002fc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fb2:	4b41      	ldr	r3, [pc, #260]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d109      	bne.n	8002fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e073      	b.n	80030aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fc2:	4b3d      	ldr	r3, [pc, #244]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d101      	bne.n	8002fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e06b      	b.n	80030aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fd2:	4b39      	ldr	r3, [pc, #228]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f023 0203 	bic.w	r2, r3, #3
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	4936      	ldr	r1, [pc, #216]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fe4:	f7fe fa8a 	bl	80014fc <HAL_GetTick>
 8002fe8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fea:	e00a      	b.n	8003002 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fec:	f7fe fa86 	bl	80014fc <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e053      	b.n	80030aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003002:	4b2d      	ldr	r3, [pc, #180]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f003 020c 	and.w	r2, r3, #12
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	429a      	cmp	r2, r3
 8003012:	d1eb      	bne.n	8002fec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003014:	4b27      	ldr	r3, [pc, #156]	; (80030b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0307 	and.w	r3, r3, #7
 800301c:	683a      	ldr	r2, [r7, #0]
 800301e:	429a      	cmp	r2, r3
 8003020:	d210      	bcs.n	8003044 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003022:	4b24      	ldr	r3, [pc, #144]	; (80030b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f023 0207 	bic.w	r2, r3, #7
 800302a:	4922      	ldr	r1, [pc, #136]	; (80030b4 <HAL_RCC_ClockConfig+0x1c0>)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	4313      	orrs	r3, r2
 8003030:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003032:	4b20      	ldr	r3, [pc, #128]	; (80030b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0307 	and.w	r3, r3, #7
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	429a      	cmp	r2, r3
 800303e:	d001      	beq.n	8003044 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e032      	b.n	80030aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0304 	and.w	r3, r3, #4
 800304c:	2b00      	cmp	r3, #0
 800304e:	d008      	beq.n	8003062 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003050:	4b19      	ldr	r3, [pc, #100]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	4916      	ldr	r1, [pc, #88]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 800305e:	4313      	orrs	r3, r2
 8003060:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0308 	and.w	r3, r3, #8
 800306a:	2b00      	cmp	r3, #0
 800306c:	d009      	beq.n	8003082 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800306e:	4b12      	ldr	r3, [pc, #72]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	00db      	lsls	r3, r3, #3
 800307c:	490e      	ldr	r1, [pc, #56]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 800307e:	4313      	orrs	r3, r2
 8003080:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003082:	f000 f821 	bl	80030c8 <HAL_RCC_GetSysClockFreq>
 8003086:	4601      	mov	r1, r0
 8003088:	4b0b      	ldr	r3, [pc, #44]	; (80030b8 <HAL_RCC_ClockConfig+0x1c4>)
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	091b      	lsrs	r3, r3, #4
 800308e:	f003 030f 	and.w	r3, r3, #15
 8003092:	4a0a      	ldr	r2, [pc, #40]	; (80030bc <HAL_RCC_ClockConfig+0x1c8>)
 8003094:	5cd3      	ldrb	r3, [r2, r3]
 8003096:	fa21 f303 	lsr.w	r3, r1, r3
 800309a:	4a09      	ldr	r2, [pc, #36]	; (80030c0 <HAL_RCC_ClockConfig+0x1cc>)
 800309c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800309e:	4b09      	ldr	r3, [pc, #36]	; (80030c4 <HAL_RCC_ClockConfig+0x1d0>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fe f9e8 	bl	8001478 <HAL_InitTick>

  return HAL_OK;
 80030a8:	2300      	movs	r3, #0
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3710      	adds	r7, #16
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	40022000 	.word	0x40022000
 80030b8:	40021000 	.word	0x40021000
 80030bc:	080058e0 	.word	0x080058e0
 80030c0:	20000000 	.word	0x20000000
 80030c4:	20000004 	.word	0x20000004

080030c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030c8:	b490      	push	{r4, r7}
 80030ca:	b08a      	sub	sp, #40	; 0x28
 80030cc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80030ce:	4b2a      	ldr	r3, [pc, #168]	; (8003178 <HAL_RCC_GetSysClockFreq+0xb0>)
 80030d0:	1d3c      	adds	r4, r7, #4
 80030d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80030d8:	4b28      	ldr	r3, [pc, #160]	; (800317c <HAL_RCC_GetSysClockFreq+0xb4>)
 80030da:	881b      	ldrh	r3, [r3, #0]
 80030dc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80030de:	2300      	movs	r3, #0
 80030e0:	61fb      	str	r3, [r7, #28]
 80030e2:	2300      	movs	r3, #0
 80030e4:	61bb      	str	r3, [r7, #24]
 80030e6:	2300      	movs	r3, #0
 80030e8:	627b      	str	r3, [r7, #36]	; 0x24
 80030ea:	2300      	movs	r3, #0
 80030ec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80030ee:	2300      	movs	r3, #0
 80030f0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80030f2:	4b23      	ldr	r3, [pc, #140]	; (8003180 <HAL_RCC_GetSysClockFreq+0xb8>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	f003 030c 	and.w	r3, r3, #12
 80030fe:	2b04      	cmp	r3, #4
 8003100:	d002      	beq.n	8003108 <HAL_RCC_GetSysClockFreq+0x40>
 8003102:	2b08      	cmp	r3, #8
 8003104:	d003      	beq.n	800310e <HAL_RCC_GetSysClockFreq+0x46>
 8003106:	e02d      	b.n	8003164 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003108:	4b1e      	ldr	r3, [pc, #120]	; (8003184 <HAL_RCC_GetSysClockFreq+0xbc>)
 800310a:	623b      	str	r3, [r7, #32]
      break;
 800310c:	e02d      	b.n	800316a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	0c9b      	lsrs	r3, r3, #18
 8003112:	f003 030f 	and.w	r3, r3, #15
 8003116:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800311a:	4413      	add	r3, r2
 800311c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003120:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d013      	beq.n	8003154 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800312c:	4b14      	ldr	r3, [pc, #80]	; (8003180 <HAL_RCC_GetSysClockFreq+0xb8>)
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	0c5b      	lsrs	r3, r3, #17
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800313a:	4413      	add	r3, r2
 800313c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003140:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	4a0f      	ldr	r2, [pc, #60]	; (8003184 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003146:	fb02 f203 	mul.w	r2, r2, r3
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003150:	627b      	str	r3, [r7, #36]	; 0x24
 8003152:	e004      	b.n	800315e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	4a0c      	ldr	r2, [pc, #48]	; (8003188 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003158:	fb02 f303 	mul.w	r3, r2, r3
 800315c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800315e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003160:	623b      	str	r3, [r7, #32]
      break;
 8003162:	e002      	b.n	800316a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003164:	4b07      	ldr	r3, [pc, #28]	; (8003184 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003166:	623b      	str	r3, [r7, #32]
      break;
 8003168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800316a:	6a3b      	ldr	r3, [r7, #32]
}
 800316c:	4618      	mov	r0, r3
 800316e:	3728      	adds	r7, #40	; 0x28
 8003170:	46bd      	mov	sp, r7
 8003172:	bc90      	pop	{r4, r7}
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	080058b4 	.word	0x080058b4
 800317c:	080058c4 	.word	0x080058c4
 8003180:	40021000 	.word	0x40021000
 8003184:	007a1200 	.word	0x007a1200
 8003188:	003d0900 	.word	0x003d0900

0800318c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003190:	4b02      	ldr	r3, [pc, #8]	; (800319c <HAL_RCC_GetHCLKFreq+0x10>)
 8003192:	681b      	ldr	r3, [r3, #0]
}
 8003194:	4618      	mov	r0, r3
 8003196:	46bd      	mov	sp, r7
 8003198:	bc80      	pop	{r7}
 800319a:	4770      	bx	lr
 800319c:	20000000 	.word	0x20000000

080031a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031a4:	f7ff fff2 	bl	800318c <HAL_RCC_GetHCLKFreq>
 80031a8:	4601      	mov	r1, r0
 80031aa:	4b05      	ldr	r3, [pc, #20]	; (80031c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	0a1b      	lsrs	r3, r3, #8
 80031b0:	f003 0307 	and.w	r3, r3, #7
 80031b4:	4a03      	ldr	r2, [pc, #12]	; (80031c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031b6:	5cd3      	ldrb	r3, [r2, r3]
 80031b8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80031bc:	4618      	mov	r0, r3
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	40021000 	.word	0x40021000
 80031c4:	080058f0 	.word	0x080058f0

080031c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80031cc:	f7ff ffde 	bl	800318c <HAL_RCC_GetHCLKFreq>
 80031d0:	4601      	mov	r1, r0
 80031d2:	4b05      	ldr	r3, [pc, #20]	; (80031e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	0adb      	lsrs	r3, r3, #11
 80031d8:	f003 0307 	and.w	r3, r3, #7
 80031dc:	4a03      	ldr	r2, [pc, #12]	; (80031ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80031de:	5cd3      	ldrb	r3, [r2, r3]
 80031e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	40021000 	.word	0x40021000
 80031ec:	080058f0 	.word	0x080058f0

080031f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b085      	sub	sp, #20
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80031f8:	4b0a      	ldr	r3, [pc, #40]	; (8003224 <RCC_Delay+0x34>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a0a      	ldr	r2, [pc, #40]	; (8003228 <RCC_Delay+0x38>)
 80031fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003202:	0a5b      	lsrs	r3, r3, #9
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	fb02 f303 	mul.w	r3, r2, r3
 800320a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800320c:	bf00      	nop
  }
  while (Delay --);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	1e5a      	subs	r2, r3, #1
 8003212:	60fa      	str	r2, [r7, #12]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1f9      	bne.n	800320c <RCC_Delay+0x1c>
}
 8003218:	bf00      	nop
 800321a:	3714      	adds	r7, #20
 800321c:	46bd      	mov	sp, r7
 800321e:	bc80      	pop	{r7}
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	20000000 	.word	0x20000000
 8003228:	10624dd3 	.word	0x10624dd3

0800322c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e03f      	b.n	80032be <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d106      	bne.n	8003258 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f7fd fff8 	bl	8001248 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2224      	movs	r2, #36	; 0x24
 800325c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	68da      	ldr	r2, [r3, #12]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800326e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f000 f905 	bl	8003480 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	691a      	ldr	r2, [r3, #16]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003284:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	695a      	ldr	r2, [r3, #20]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003294:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	68da      	ldr	r2, [r3, #12]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2220      	movs	r2, #32
 80032b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2220      	movs	r2, #32
 80032b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3708      	adds	r7, #8
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032c6:	b580      	push	{r7, lr}
 80032c8:	b08a      	sub	sp, #40	; 0x28
 80032ca:	af02      	add	r7, sp, #8
 80032cc:	60f8      	str	r0, [r7, #12]
 80032ce:	60b9      	str	r1, [r7, #8]
 80032d0:	603b      	str	r3, [r7, #0]
 80032d2:	4613      	mov	r3, r2
 80032d4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80032d6:	2300      	movs	r3, #0
 80032d8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b20      	cmp	r3, #32
 80032e4:	d17c      	bne.n	80033e0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d002      	beq.n	80032f2 <HAL_UART_Transmit+0x2c>
 80032ec:	88fb      	ldrh	r3, [r7, #6]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e075      	b.n	80033e2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d101      	bne.n	8003304 <HAL_UART_Transmit+0x3e>
 8003300:	2302      	movs	r3, #2
 8003302:	e06e      	b.n	80033e2 <HAL_UART_Transmit+0x11c>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2200      	movs	r2, #0
 8003310:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2221      	movs	r2, #33	; 0x21
 8003316:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800331a:	f7fe f8ef 	bl	80014fc <HAL_GetTick>
 800331e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	88fa      	ldrh	r2, [r7, #6]
 8003324:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	88fa      	ldrh	r2, [r7, #6]
 800332a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003334:	d108      	bne.n	8003348 <HAL_UART_Transmit+0x82>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d104      	bne.n	8003348 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800333e:	2300      	movs	r3, #0
 8003340:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	61bb      	str	r3, [r7, #24]
 8003346:	e003      	b.n	8003350 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800334c:	2300      	movs	r3, #0
 800334e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003358:	e02a      	b.n	80033b0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	9300      	str	r3, [sp, #0]
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	2200      	movs	r2, #0
 8003362:	2180      	movs	r1, #128	; 0x80
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f000 f840 	bl	80033ea <UART_WaitOnFlagUntilTimeout>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e036      	b.n	80033e2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10b      	bne.n	8003392 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	881b      	ldrh	r3, [r3, #0]
 800337e:	461a      	mov	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003388:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	3302      	adds	r3, #2
 800338e:	61bb      	str	r3, [r7, #24]
 8003390:	e007      	b.n	80033a2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	781a      	ldrb	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	3301      	adds	r3, #1
 80033a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	3b01      	subs	r3, #1
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1cf      	bne.n	800335a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	9300      	str	r3, [sp, #0]
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	2200      	movs	r2, #0
 80033c2:	2140      	movs	r1, #64	; 0x40
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f000 f810 	bl	80033ea <UART_WaitOnFlagUntilTimeout>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d001      	beq.n	80033d4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e006      	b.n	80033e2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2220      	movs	r2, #32
 80033d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80033dc:	2300      	movs	r3, #0
 80033de:	e000      	b.n	80033e2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80033e0:	2302      	movs	r3, #2
  }
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3720      	adds	r7, #32
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b084      	sub	sp, #16
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	60f8      	str	r0, [r7, #12]
 80033f2:	60b9      	str	r1, [r7, #8]
 80033f4:	603b      	str	r3, [r7, #0]
 80033f6:	4613      	mov	r3, r2
 80033f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033fa:	e02c      	b.n	8003456 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003402:	d028      	beq.n	8003456 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d007      	beq.n	800341a <UART_WaitOnFlagUntilTimeout+0x30>
 800340a:	f7fe f877 	bl	80014fc <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	69ba      	ldr	r2, [r7, #24]
 8003416:	429a      	cmp	r2, r3
 8003418:	d21d      	bcs.n	8003456 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68da      	ldr	r2, [r3, #12]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003428:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	695a      	ldr	r2, [r3, #20]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f022 0201 	bic.w	r2, r2, #1
 8003438:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2220      	movs	r2, #32
 800343e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2220      	movs	r2, #32
 8003446:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e00f      	b.n	8003476 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	4013      	ands	r3, r2
 8003460:	68ba      	ldr	r2, [r7, #8]
 8003462:	429a      	cmp	r2, r3
 8003464:	bf0c      	ite	eq
 8003466:	2301      	moveq	r3, #1
 8003468:	2300      	movne	r3, #0
 800346a:	b2db      	uxtb	r3, r3
 800346c:	461a      	mov	r2, r3
 800346e:	79fb      	ldrb	r3, [r7, #7]
 8003470:	429a      	cmp	r2, r3
 8003472:	d0c3      	beq.n	80033fc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3710      	adds	r7, #16
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
	...

08003480 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68da      	ldr	r2, [r3, #12]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	430a      	orrs	r2, r1
 800349c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	689a      	ldr	r2, [r3, #8]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	691b      	ldr	r3, [r3, #16]
 80034a6:	431a      	orrs	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80034ba:	f023 030c 	bic.w	r3, r3, #12
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	6812      	ldr	r2, [r2, #0]
 80034c2:	68b9      	ldr	r1, [r7, #8]
 80034c4:	430b      	orrs	r3, r1
 80034c6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	699a      	ldr	r2, [r3, #24]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a2c      	ldr	r2, [pc, #176]	; (8003594 <UART_SetConfig+0x114>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d103      	bne.n	80034f0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80034e8:	f7ff fe6e 	bl	80031c8 <HAL_RCC_GetPCLK2Freq>
 80034ec:	60f8      	str	r0, [r7, #12]
 80034ee:	e002      	b.n	80034f6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80034f0:	f7ff fe56 	bl	80031a0 <HAL_RCC_GetPCLK1Freq>
 80034f4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	4613      	mov	r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	4413      	add	r3, r2
 80034fe:	009a      	lsls	r2, r3, #2
 8003500:	441a      	add	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	fbb2 f3f3 	udiv	r3, r2, r3
 800350c:	4a22      	ldr	r2, [pc, #136]	; (8003598 <UART_SetConfig+0x118>)
 800350e:	fba2 2303 	umull	r2, r3, r2, r3
 8003512:	095b      	lsrs	r3, r3, #5
 8003514:	0119      	lsls	r1, r3, #4
 8003516:	68fa      	ldr	r2, [r7, #12]
 8003518:	4613      	mov	r3, r2
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	4413      	add	r3, r2
 800351e:	009a      	lsls	r2, r3, #2
 8003520:	441a      	add	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	fbb2 f2f3 	udiv	r2, r2, r3
 800352c:	4b1a      	ldr	r3, [pc, #104]	; (8003598 <UART_SetConfig+0x118>)
 800352e:	fba3 0302 	umull	r0, r3, r3, r2
 8003532:	095b      	lsrs	r3, r3, #5
 8003534:	2064      	movs	r0, #100	; 0x64
 8003536:	fb00 f303 	mul.w	r3, r0, r3
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	011b      	lsls	r3, r3, #4
 800353e:	3332      	adds	r3, #50	; 0x32
 8003540:	4a15      	ldr	r2, [pc, #84]	; (8003598 <UART_SetConfig+0x118>)
 8003542:	fba2 2303 	umull	r2, r3, r2, r3
 8003546:	095b      	lsrs	r3, r3, #5
 8003548:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800354c:	4419      	add	r1, r3
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	4613      	mov	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	4413      	add	r3, r2
 8003556:	009a      	lsls	r2, r3, #2
 8003558:	441a      	add	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	fbb2 f2f3 	udiv	r2, r2, r3
 8003564:	4b0c      	ldr	r3, [pc, #48]	; (8003598 <UART_SetConfig+0x118>)
 8003566:	fba3 0302 	umull	r0, r3, r3, r2
 800356a:	095b      	lsrs	r3, r3, #5
 800356c:	2064      	movs	r0, #100	; 0x64
 800356e:	fb00 f303 	mul.w	r3, r0, r3
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	011b      	lsls	r3, r3, #4
 8003576:	3332      	adds	r3, #50	; 0x32
 8003578:	4a07      	ldr	r2, [pc, #28]	; (8003598 <UART_SetConfig+0x118>)
 800357a:	fba2 2303 	umull	r2, r3, r2, r3
 800357e:	095b      	lsrs	r3, r3, #5
 8003580:	f003 020f 	and.w	r2, r3, #15
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	440a      	add	r2, r1
 800358a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800358c:	bf00      	nop
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	40013800 	.word	0x40013800
 8003598:	51eb851f 	.word	0x51eb851f

0800359c <__cxa_pure_virtual>:
 800359c:	b508      	push	{r3, lr}
 800359e:	f000 f80d 	bl	80035bc <_ZSt9terminatev>

080035a2 <_ZN10__cxxabiv111__terminateEPFvvE>:
 80035a2:	b508      	push	{r3, lr}
 80035a4:	4780      	blx	r0
 80035a6:	f000 f80e 	bl	80035c6 <abort>
	...

080035ac <_ZSt13get_terminatev>:
 80035ac:	4b02      	ldr	r3, [pc, #8]	; (80035b8 <_ZSt13get_terminatev+0xc>)
 80035ae:	6818      	ldr	r0, [r3, #0]
 80035b0:	f3bf 8f5b 	dmb	ish
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	2000000c 	.word	0x2000000c

080035bc <_ZSt9terminatev>:
 80035bc:	b508      	push	{r3, lr}
 80035be:	f7ff fff5 	bl	80035ac <_ZSt13get_terminatev>
 80035c2:	f7ff ffee 	bl	80035a2 <_ZN10__cxxabiv111__terminateEPFvvE>

080035c6 <abort>:
 80035c6:	b508      	push	{r3, lr}
 80035c8:	2006      	movs	r0, #6
 80035ca:	f000 fda1 	bl	8004110 <raise>
 80035ce:	2001      	movs	r0, #1
 80035d0:	f7fd fecf 	bl	8001372 <_exit>

080035d4 <atoi>:
 80035d4:	220a      	movs	r2, #10
 80035d6:	2100      	movs	r1, #0
 80035d8:	f000 be32 	b.w	8004240 <strtol>

080035dc <__errno>:
 80035dc:	4b01      	ldr	r3, [pc, #4]	; (80035e4 <__errno+0x8>)
 80035de:	6818      	ldr	r0, [r3, #0]
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	20000010 	.word	0x20000010

080035e8 <__libc_init_array>:
 80035e8:	b570      	push	{r4, r5, r6, lr}
 80035ea:	2500      	movs	r5, #0
 80035ec:	4e0c      	ldr	r6, [pc, #48]	; (8003620 <__libc_init_array+0x38>)
 80035ee:	4c0d      	ldr	r4, [pc, #52]	; (8003624 <__libc_init_array+0x3c>)
 80035f0:	1ba4      	subs	r4, r4, r6
 80035f2:	10a4      	asrs	r4, r4, #2
 80035f4:	42a5      	cmp	r5, r4
 80035f6:	d109      	bne.n	800360c <__libc_init_array+0x24>
 80035f8:	f002 f938 	bl	800586c <_init>
 80035fc:	2500      	movs	r5, #0
 80035fe:	4e0a      	ldr	r6, [pc, #40]	; (8003628 <__libc_init_array+0x40>)
 8003600:	4c0a      	ldr	r4, [pc, #40]	; (800362c <__libc_init_array+0x44>)
 8003602:	1ba4      	subs	r4, r4, r6
 8003604:	10a4      	asrs	r4, r4, #2
 8003606:	42a5      	cmp	r5, r4
 8003608:	d105      	bne.n	8003616 <__libc_init_array+0x2e>
 800360a:	bd70      	pop	{r4, r5, r6, pc}
 800360c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003610:	4798      	blx	r3
 8003612:	3501      	adds	r5, #1
 8003614:	e7ee      	b.n	80035f4 <__libc_init_array+0xc>
 8003616:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800361a:	4798      	blx	r3
 800361c:	3501      	adds	r5, #1
 800361e:	e7f2      	b.n	8003606 <__libc_init_array+0x1e>
 8003620:	08005b58 	.word	0x08005b58
 8003624:	08005b58 	.word	0x08005b58
 8003628:	08005b58 	.word	0x08005b58
 800362c:	08005b60 	.word	0x08005b60

08003630 <malloc>:
 8003630:	4b02      	ldr	r3, [pc, #8]	; (800363c <malloc+0xc>)
 8003632:	4601      	mov	r1, r0
 8003634:	6818      	ldr	r0, [r3, #0]
 8003636:	f000 b889 	b.w	800374c <_malloc_r>
 800363a:	bf00      	nop
 800363c:	20000010 	.word	0x20000010

08003640 <memchr>:
 8003640:	b510      	push	{r4, lr}
 8003642:	b2c9      	uxtb	r1, r1
 8003644:	4402      	add	r2, r0
 8003646:	4290      	cmp	r0, r2
 8003648:	4603      	mov	r3, r0
 800364a:	d101      	bne.n	8003650 <memchr+0x10>
 800364c:	2300      	movs	r3, #0
 800364e:	e003      	b.n	8003658 <memchr+0x18>
 8003650:	781c      	ldrb	r4, [r3, #0]
 8003652:	3001      	adds	r0, #1
 8003654:	428c      	cmp	r4, r1
 8003656:	d1f6      	bne.n	8003646 <memchr+0x6>
 8003658:	4618      	mov	r0, r3
 800365a:	bd10      	pop	{r4, pc}

0800365c <memcpy>:
 800365c:	b510      	push	{r4, lr}
 800365e:	1e43      	subs	r3, r0, #1
 8003660:	440a      	add	r2, r1
 8003662:	4291      	cmp	r1, r2
 8003664:	d100      	bne.n	8003668 <memcpy+0xc>
 8003666:	bd10      	pop	{r4, pc}
 8003668:	f811 4b01 	ldrb.w	r4, [r1], #1
 800366c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003670:	e7f7      	b.n	8003662 <memcpy+0x6>

08003672 <memmove>:
 8003672:	4288      	cmp	r0, r1
 8003674:	b510      	push	{r4, lr}
 8003676:	eb01 0302 	add.w	r3, r1, r2
 800367a:	d807      	bhi.n	800368c <memmove+0x1a>
 800367c:	1e42      	subs	r2, r0, #1
 800367e:	4299      	cmp	r1, r3
 8003680:	d00a      	beq.n	8003698 <memmove+0x26>
 8003682:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003686:	f802 4f01 	strb.w	r4, [r2, #1]!
 800368a:	e7f8      	b.n	800367e <memmove+0xc>
 800368c:	4283      	cmp	r3, r0
 800368e:	d9f5      	bls.n	800367c <memmove+0xa>
 8003690:	1881      	adds	r1, r0, r2
 8003692:	1ad2      	subs	r2, r2, r3
 8003694:	42d3      	cmn	r3, r2
 8003696:	d100      	bne.n	800369a <memmove+0x28>
 8003698:	bd10      	pop	{r4, pc}
 800369a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800369e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80036a2:	e7f7      	b.n	8003694 <memmove+0x22>

080036a4 <memset>:
 80036a4:	4603      	mov	r3, r0
 80036a6:	4402      	add	r2, r0
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d100      	bne.n	80036ae <memset+0xa>
 80036ac:	4770      	bx	lr
 80036ae:	f803 1b01 	strb.w	r1, [r3], #1
 80036b2:	e7f9      	b.n	80036a8 <memset+0x4>

080036b4 <_free_r>:
 80036b4:	b538      	push	{r3, r4, r5, lr}
 80036b6:	4605      	mov	r5, r0
 80036b8:	2900      	cmp	r1, #0
 80036ba:	d043      	beq.n	8003744 <_free_r+0x90>
 80036bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036c0:	1f0c      	subs	r4, r1, #4
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	bfb8      	it	lt
 80036c6:	18e4      	addlt	r4, r4, r3
 80036c8:	f001 fc56 	bl	8004f78 <__malloc_lock>
 80036cc:	4a1e      	ldr	r2, [pc, #120]	; (8003748 <_free_r+0x94>)
 80036ce:	6813      	ldr	r3, [r2, #0]
 80036d0:	4610      	mov	r0, r2
 80036d2:	b933      	cbnz	r3, 80036e2 <_free_r+0x2e>
 80036d4:	6063      	str	r3, [r4, #4]
 80036d6:	6014      	str	r4, [r2, #0]
 80036d8:	4628      	mov	r0, r5
 80036da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80036de:	f001 bc4c 	b.w	8004f7a <__malloc_unlock>
 80036e2:	42a3      	cmp	r3, r4
 80036e4:	d90b      	bls.n	80036fe <_free_r+0x4a>
 80036e6:	6821      	ldr	r1, [r4, #0]
 80036e8:	1862      	adds	r2, r4, r1
 80036ea:	4293      	cmp	r3, r2
 80036ec:	bf01      	itttt	eq
 80036ee:	681a      	ldreq	r2, [r3, #0]
 80036f0:	685b      	ldreq	r3, [r3, #4]
 80036f2:	1852      	addeq	r2, r2, r1
 80036f4:	6022      	streq	r2, [r4, #0]
 80036f6:	6063      	str	r3, [r4, #4]
 80036f8:	6004      	str	r4, [r0, #0]
 80036fa:	e7ed      	b.n	80036d8 <_free_r+0x24>
 80036fc:	4613      	mov	r3, r2
 80036fe:	685a      	ldr	r2, [r3, #4]
 8003700:	b10a      	cbz	r2, 8003706 <_free_r+0x52>
 8003702:	42a2      	cmp	r2, r4
 8003704:	d9fa      	bls.n	80036fc <_free_r+0x48>
 8003706:	6819      	ldr	r1, [r3, #0]
 8003708:	1858      	adds	r0, r3, r1
 800370a:	42a0      	cmp	r0, r4
 800370c:	d10b      	bne.n	8003726 <_free_r+0x72>
 800370e:	6820      	ldr	r0, [r4, #0]
 8003710:	4401      	add	r1, r0
 8003712:	1858      	adds	r0, r3, r1
 8003714:	4282      	cmp	r2, r0
 8003716:	6019      	str	r1, [r3, #0]
 8003718:	d1de      	bne.n	80036d8 <_free_r+0x24>
 800371a:	6810      	ldr	r0, [r2, #0]
 800371c:	6852      	ldr	r2, [r2, #4]
 800371e:	4401      	add	r1, r0
 8003720:	6019      	str	r1, [r3, #0]
 8003722:	605a      	str	r2, [r3, #4]
 8003724:	e7d8      	b.n	80036d8 <_free_r+0x24>
 8003726:	d902      	bls.n	800372e <_free_r+0x7a>
 8003728:	230c      	movs	r3, #12
 800372a:	602b      	str	r3, [r5, #0]
 800372c:	e7d4      	b.n	80036d8 <_free_r+0x24>
 800372e:	6820      	ldr	r0, [r4, #0]
 8003730:	1821      	adds	r1, r4, r0
 8003732:	428a      	cmp	r2, r1
 8003734:	bf01      	itttt	eq
 8003736:	6811      	ldreq	r1, [r2, #0]
 8003738:	6852      	ldreq	r2, [r2, #4]
 800373a:	1809      	addeq	r1, r1, r0
 800373c:	6021      	streq	r1, [r4, #0]
 800373e:	6062      	str	r2, [r4, #4]
 8003740:	605c      	str	r4, [r3, #4]
 8003742:	e7c9      	b.n	80036d8 <_free_r+0x24>
 8003744:	bd38      	pop	{r3, r4, r5, pc}
 8003746:	bf00      	nop
 8003748:	200002a8 	.word	0x200002a8

0800374c <_malloc_r>:
 800374c:	b570      	push	{r4, r5, r6, lr}
 800374e:	1ccd      	adds	r5, r1, #3
 8003750:	f025 0503 	bic.w	r5, r5, #3
 8003754:	3508      	adds	r5, #8
 8003756:	2d0c      	cmp	r5, #12
 8003758:	bf38      	it	cc
 800375a:	250c      	movcc	r5, #12
 800375c:	2d00      	cmp	r5, #0
 800375e:	4606      	mov	r6, r0
 8003760:	db01      	blt.n	8003766 <_malloc_r+0x1a>
 8003762:	42a9      	cmp	r1, r5
 8003764:	d903      	bls.n	800376e <_malloc_r+0x22>
 8003766:	230c      	movs	r3, #12
 8003768:	6033      	str	r3, [r6, #0]
 800376a:	2000      	movs	r0, #0
 800376c:	bd70      	pop	{r4, r5, r6, pc}
 800376e:	f001 fc03 	bl	8004f78 <__malloc_lock>
 8003772:	4a21      	ldr	r2, [pc, #132]	; (80037f8 <_malloc_r+0xac>)
 8003774:	6814      	ldr	r4, [r2, #0]
 8003776:	4621      	mov	r1, r4
 8003778:	b991      	cbnz	r1, 80037a0 <_malloc_r+0x54>
 800377a:	4c20      	ldr	r4, [pc, #128]	; (80037fc <_malloc_r+0xb0>)
 800377c:	6823      	ldr	r3, [r4, #0]
 800377e:	b91b      	cbnz	r3, 8003788 <_malloc_r+0x3c>
 8003780:	4630      	mov	r0, r6
 8003782:	f000 fc8d 	bl	80040a0 <_sbrk_r>
 8003786:	6020      	str	r0, [r4, #0]
 8003788:	4629      	mov	r1, r5
 800378a:	4630      	mov	r0, r6
 800378c:	f000 fc88 	bl	80040a0 <_sbrk_r>
 8003790:	1c43      	adds	r3, r0, #1
 8003792:	d124      	bne.n	80037de <_malloc_r+0x92>
 8003794:	230c      	movs	r3, #12
 8003796:	4630      	mov	r0, r6
 8003798:	6033      	str	r3, [r6, #0]
 800379a:	f001 fbee 	bl	8004f7a <__malloc_unlock>
 800379e:	e7e4      	b.n	800376a <_malloc_r+0x1e>
 80037a0:	680b      	ldr	r3, [r1, #0]
 80037a2:	1b5b      	subs	r3, r3, r5
 80037a4:	d418      	bmi.n	80037d8 <_malloc_r+0x8c>
 80037a6:	2b0b      	cmp	r3, #11
 80037a8:	d90f      	bls.n	80037ca <_malloc_r+0x7e>
 80037aa:	600b      	str	r3, [r1, #0]
 80037ac:	18cc      	adds	r4, r1, r3
 80037ae:	50cd      	str	r5, [r1, r3]
 80037b0:	4630      	mov	r0, r6
 80037b2:	f001 fbe2 	bl	8004f7a <__malloc_unlock>
 80037b6:	f104 000b 	add.w	r0, r4, #11
 80037ba:	1d23      	adds	r3, r4, #4
 80037bc:	f020 0007 	bic.w	r0, r0, #7
 80037c0:	1ac3      	subs	r3, r0, r3
 80037c2:	d0d3      	beq.n	800376c <_malloc_r+0x20>
 80037c4:	425a      	negs	r2, r3
 80037c6:	50e2      	str	r2, [r4, r3]
 80037c8:	e7d0      	b.n	800376c <_malloc_r+0x20>
 80037ca:	684b      	ldr	r3, [r1, #4]
 80037cc:	428c      	cmp	r4, r1
 80037ce:	bf16      	itet	ne
 80037d0:	6063      	strne	r3, [r4, #4]
 80037d2:	6013      	streq	r3, [r2, #0]
 80037d4:	460c      	movne	r4, r1
 80037d6:	e7eb      	b.n	80037b0 <_malloc_r+0x64>
 80037d8:	460c      	mov	r4, r1
 80037da:	6849      	ldr	r1, [r1, #4]
 80037dc:	e7cc      	b.n	8003778 <_malloc_r+0x2c>
 80037de:	1cc4      	adds	r4, r0, #3
 80037e0:	f024 0403 	bic.w	r4, r4, #3
 80037e4:	42a0      	cmp	r0, r4
 80037e6:	d005      	beq.n	80037f4 <_malloc_r+0xa8>
 80037e8:	1a21      	subs	r1, r4, r0
 80037ea:	4630      	mov	r0, r6
 80037ec:	f000 fc58 	bl	80040a0 <_sbrk_r>
 80037f0:	3001      	adds	r0, #1
 80037f2:	d0cf      	beq.n	8003794 <_malloc_r+0x48>
 80037f4:	6025      	str	r5, [r4, #0]
 80037f6:	e7db      	b.n	80037b0 <_malloc_r+0x64>
 80037f8:	200002a8 	.word	0x200002a8
 80037fc:	200002ac 	.word	0x200002ac

08003800 <__cvt>:
 8003800:	2b00      	cmp	r3, #0
 8003802:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003806:	461e      	mov	r6, r3
 8003808:	bfbb      	ittet	lt
 800380a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800380e:	461e      	movlt	r6, r3
 8003810:	2300      	movge	r3, #0
 8003812:	232d      	movlt	r3, #45	; 0x2d
 8003814:	b088      	sub	sp, #32
 8003816:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003818:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800381c:	f027 0720 	bic.w	r7, r7, #32
 8003820:	2f46      	cmp	r7, #70	; 0x46
 8003822:	4614      	mov	r4, r2
 8003824:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003826:	700b      	strb	r3, [r1, #0]
 8003828:	d004      	beq.n	8003834 <__cvt+0x34>
 800382a:	2f45      	cmp	r7, #69	; 0x45
 800382c:	d100      	bne.n	8003830 <__cvt+0x30>
 800382e:	3501      	adds	r5, #1
 8003830:	2302      	movs	r3, #2
 8003832:	e000      	b.n	8003836 <__cvt+0x36>
 8003834:	2303      	movs	r3, #3
 8003836:	aa07      	add	r2, sp, #28
 8003838:	9204      	str	r2, [sp, #16]
 800383a:	aa06      	add	r2, sp, #24
 800383c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003840:	e9cd 3500 	strd	r3, r5, [sp]
 8003844:	4622      	mov	r2, r4
 8003846:	4633      	mov	r3, r6
 8003848:	f000 fdbe 	bl	80043c8 <_dtoa_r>
 800384c:	2f47      	cmp	r7, #71	; 0x47
 800384e:	4680      	mov	r8, r0
 8003850:	d102      	bne.n	8003858 <__cvt+0x58>
 8003852:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003854:	07db      	lsls	r3, r3, #31
 8003856:	d526      	bpl.n	80038a6 <__cvt+0xa6>
 8003858:	2f46      	cmp	r7, #70	; 0x46
 800385a:	eb08 0905 	add.w	r9, r8, r5
 800385e:	d111      	bne.n	8003884 <__cvt+0x84>
 8003860:	f898 3000 	ldrb.w	r3, [r8]
 8003864:	2b30      	cmp	r3, #48	; 0x30
 8003866:	d10a      	bne.n	800387e <__cvt+0x7e>
 8003868:	2200      	movs	r2, #0
 800386a:	2300      	movs	r3, #0
 800386c:	4620      	mov	r0, r4
 800386e:	4631      	mov	r1, r6
 8003870:	f7fd f89a 	bl	80009a8 <__aeabi_dcmpeq>
 8003874:	b918      	cbnz	r0, 800387e <__cvt+0x7e>
 8003876:	f1c5 0501 	rsb	r5, r5, #1
 800387a:	f8ca 5000 	str.w	r5, [sl]
 800387e:	f8da 3000 	ldr.w	r3, [sl]
 8003882:	4499      	add	r9, r3
 8003884:	2200      	movs	r2, #0
 8003886:	2300      	movs	r3, #0
 8003888:	4620      	mov	r0, r4
 800388a:	4631      	mov	r1, r6
 800388c:	f7fd f88c 	bl	80009a8 <__aeabi_dcmpeq>
 8003890:	b938      	cbnz	r0, 80038a2 <__cvt+0xa2>
 8003892:	2230      	movs	r2, #48	; 0x30
 8003894:	9b07      	ldr	r3, [sp, #28]
 8003896:	454b      	cmp	r3, r9
 8003898:	d205      	bcs.n	80038a6 <__cvt+0xa6>
 800389a:	1c59      	adds	r1, r3, #1
 800389c:	9107      	str	r1, [sp, #28]
 800389e:	701a      	strb	r2, [r3, #0]
 80038a0:	e7f8      	b.n	8003894 <__cvt+0x94>
 80038a2:	f8cd 901c 	str.w	r9, [sp, #28]
 80038a6:	4640      	mov	r0, r8
 80038a8:	9b07      	ldr	r3, [sp, #28]
 80038aa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80038ac:	eba3 0308 	sub.w	r3, r3, r8
 80038b0:	6013      	str	r3, [r2, #0]
 80038b2:	b008      	add	sp, #32
 80038b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080038b8 <__exponent>:
 80038b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80038ba:	2900      	cmp	r1, #0
 80038bc:	bfb4      	ite	lt
 80038be:	232d      	movlt	r3, #45	; 0x2d
 80038c0:	232b      	movge	r3, #43	; 0x2b
 80038c2:	4604      	mov	r4, r0
 80038c4:	bfb8      	it	lt
 80038c6:	4249      	neglt	r1, r1
 80038c8:	2909      	cmp	r1, #9
 80038ca:	f804 2b02 	strb.w	r2, [r4], #2
 80038ce:	7043      	strb	r3, [r0, #1]
 80038d0:	dd21      	ble.n	8003916 <__exponent+0x5e>
 80038d2:	f10d 0307 	add.w	r3, sp, #7
 80038d6:	461f      	mov	r7, r3
 80038d8:	260a      	movs	r6, #10
 80038da:	fb91 f5f6 	sdiv	r5, r1, r6
 80038de:	fb06 1115 	mls	r1, r6, r5, r1
 80038e2:	2d09      	cmp	r5, #9
 80038e4:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80038e8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80038ec:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 80038f0:	4629      	mov	r1, r5
 80038f2:	dc09      	bgt.n	8003908 <__exponent+0x50>
 80038f4:	3130      	adds	r1, #48	; 0x30
 80038f6:	3b02      	subs	r3, #2
 80038f8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80038fc:	42bb      	cmp	r3, r7
 80038fe:	4622      	mov	r2, r4
 8003900:	d304      	bcc.n	800390c <__exponent+0x54>
 8003902:	1a10      	subs	r0, r2, r0
 8003904:	b003      	add	sp, #12
 8003906:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003908:	4613      	mov	r3, r2
 800390a:	e7e6      	b.n	80038da <__exponent+0x22>
 800390c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003910:	f804 2b01 	strb.w	r2, [r4], #1
 8003914:	e7f2      	b.n	80038fc <__exponent+0x44>
 8003916:	2330      	movs	r3, #48	; 0x30
 8003918:	4419      	add	r1, r3
 800391a:	7083      	strb	r3, [r0, #2]
 800391c:	1d02      	adds	r2, r0, #4
 800391e:	70c1      	strb	r1, [r0, #3]
 8003920:	e7ef      	b.n	8003902 <__exponent+0x4a>
	...

08003924 <_printf_float>:
 8003924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003928:	b091      	sub	sp, #68	; 0x44
 800392a:	460c      	mov	r4, r1
 800392c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800392e:	4693      	mov	fp, r2
 8003930:	461e      	mov	r6, r3
 8003932:	4605      	mov	r5, r0
 8003934:	f001 fb00 	bl	8004f38 <_localeconv_r>
 8003938:	6803      	ldr	r3, [r0, #0]
 800393a:	4618      	mov	r0, r3
 800393c:	9309      	str	r3, [sp, #36]	; 0x24
 800393e:	f7fc fc07 	bl	8000150 <strlen>
 8003942:	2300      	movs	r3, #0
 8003944:	930e      	str	r3, [sp, #56]	; 0x38
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	900a      	str	r0, [sp, #40]	; 0x28
 800394a:	3307      	adds	r3, #7
 800394c:	f023 0307 	bic.w	r3, r3, #7
 8003950:	f103 0208 	add.w	r2, r3, #8
 8003954:	f894 8018 	ldrb.w	r8, [r4, #24]
 8003958:	f8d4 a000 	ldr.w	sl, [r4]
 800395c:	603a      	str	r2, [r7, #0]
 800395e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003962:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003966:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800396a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800396e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003970:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003974:	4ba6      	ldr	r3, [pc, #664]	; (8003c10 <_printf_float+0x2ec>)
 8003976:	4638      	mov	r0, r7
 8003978:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800397a:	f7fd f847 	bl	8000a0c <__aeabi_dcmpun>
 800397e:	bb68      	cbnz	r0, 80039dc <_printf_float+0xb8>
 8003980:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003984:	4ba2      	ldr	r3, [pc, #648]	; (8003c10 <_printf_float+0x2ec>)
 8003986:	4638      	mov	r0, r7
 8003988:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800398a:	f7fd f821 	bl	80009d0 <__aeabi_dcmple>
 800398e:	bb28      	cbnz	r0, 80039dc <_printf_float+0xb8>
 8003990:	2200      	movs	r2, #0
 8003992:	2300      	movs	r3, #0
 8003994:	4638      	mov	r0, r7
 8003996:	4649      	mov	r1, r9
 8003998:	f7fd f810 	bl	80009bc <__aeabi_dcmplt>
 800399c:	b110      	cbz	r0, 80039a4 <_printf_float+0x80>
 800399e:	232d      	movs	r3, #45	; 0x2d
 80039a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039a4:	4f9b      	ldr	r7, [pc, #620]	; (8003c14 <_printf_float+0x2f0>)
 80039a6:	4b9c      	ldr	r3, [pc, #624]	; (8003c18 <_printf_float+0x2f4>)
 80039a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80039ac:	bf98      	it	ls
 80039ae:	461f      	movls	r7, r3
 80039b0:	2303      	movs	r3, #3
 80039b2:	f04f 0900 	mov.w	r9, #0
 80039b6:	6123      	str	r3, [r4, #16]
 80039b8:	f02a 0304 	bic.w	r3, sl, #4
 80039bc:	6023      	str	r3, [r4, #0]
 80039be:	9600      	str	r6, [sp, #0]
 80039c0:	465b      	mov	r3, fp
 80039c2:	aa0f      	add	r2, sp, #60	; 0x3c
 80039c4:	4621      	mov	r1, r4
 80039c6:	4628      	mov	r0, r5
 80039c8:	f000 f9e2 	bl	8003d90 <_printf_common>
 80039cc:	3001      	adds	r0, #1
 80039ce:	f040 8090 	bne.w	8003af2 <_printf_float+0x1ce>
 80039d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80039d6:	b011      	add	sp, #68	; 0x44
 80039d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039dc:	463a      	mov	r2, r7
 80039de:	464b      	mov	r3, r9
 80039e0:	4638      	mov	r0, r7
 80039e2:	4649      	mov	r1, r9
 80039e4:	f7fd f812 	bl	8000a0c <__aeabi_dcmpun>
 80039e8:	b110      	cbz	r0, 80039f0 <_printf_float+0xcc>
 80039ea:	4f8c      	ldr	r7, [pc, #560]	; (8003c1c <_printf_float+0x2f8>)
 80039ec:	4b8c      	ldr	r3, [pc, #560]	; (8003c20 <_printf_float+0x2fc>)
 80039ee:	e7db      	b.n	80039a8 <_printf_float+0x84>
 80039f0:	6863      	ldr	r3, [r4, #4]
 80039f2:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 80039f6:	1c59      	adds	r1, r3, #1
 80039f8:	a80d      	add	r0, sp, #52	; 0x34
 80039fa:	a90e      	add	r1, sp, #56	; 0x38
 80039fc:	d140      	bne.n	8003a80 <_printf_float+0x15c>
 80039fe:	2306      	movs	r3, #6
 8003a00:	6063      	str	r3, [r4, #4]
 8003a02:	f04f 0c00 	mov.w	ip, #0
 8003a06:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8003a0a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8003a0e:	6863      	ldr	r3, [r4, #4]
 8003a10:	6022      	str	r2, [r4, #0]
 8003a12:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8003a16:	9300      	str	r3, [sp, #0]
 8003a18:	463a      	mov	r2, r7
 8003a1a:	464b      	mov	r3, r9
 8003a1c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8003a20:	4628      	mov	r0, r5
 8003a22:	f7ff feed 	bl	8003800 <__cvt>
 8003a26:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8003a2a:	2b47      	cmp	r3, #71	; 0x47
 8003a2c:	4607      	mov	r7, r0
 8003a2e:	d109      	bne.n	8003a44 <_printf_float+0x120>
 8003a30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a32:	1cd8      	adds	r0, r3, #3
 8003a34:	db02      	blt.n	8003a3c <_printf_float+0x118>
 8003a36:	6862      	ldr	r2, [r4, #4]
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	dd47      	ble.n	8003acc <_printf_float+0x1a8>
 8003a3c:	f1a8 0802 	sub.w	r8, r8, #2
 8003a40:	fa5f f888 	uxtb.w	r8, r8
 8003a44:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003a48:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003a4a:	d824      	bhi.n	8003a96 <_printf_float+0x172>
 8003a4c:	3901      	subs	r1, #1
 8003a4e:	4642      	mov	r2, r8
 8003a50:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003a54:	910d      	str	r1, [sp, #52]	; 0x34
 8003a56:	f7ff ff2f 	bl	80038b8 <__exponent>
 8003a5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a5c:	4681      	mov	r9, r0
 8003a5e:	1813      	adds	r3, r2, r0
 8003a60:	2a01      	cmp	r2, #1
 8003a62:	6123      	str	r3, [r4, #16]
 8003a64:	dc02      	bgt.n	8003a6c <_printf_float+0x148>
 8003a66:	6822      	ldr	r2, [r4, #0]
 8003a68:	07d1      	lsls	r1, r2, #31
 8003a6a:	d501      	bpl.n	8003a70 <_printf_float+0x14c>
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	6123      	str	r3, [r4, #16]
 8003a70:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d0a2      	beq.n	80039be <_printf_float+0x9a>
 8003a78:	232d      	movs	r3, #45	; 0x2d
 8003a7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a7e:	e79e      	b.n	80039be <_printf_float+0x9a>
 8003a80:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8003a84:	f000 816e 	beq.w	8003d64 <_printf_float+0x440>
 8003a88:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003a8c:	d1b9      	bne.n	8003a02 <_printf_float+0xde>
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1b7      	bne.n	8003a02 <_printf_float+0xde>
 8003a92:	2301      	movs	r3, #1
 8003a94:	e7b4      	b.n	8003a00 <_printf_float+0xdc>
 8003a96:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8003a9a:	d119      	bne.n	8003ad0 <_printf_float+0x1ac>
 8003a9c:	2900      	cmp	r1, #0
 8003a9e:	6863      	ldr	r3, [r4, #4]
 8003aa0:	dd0c      	ble.n	8003abc <_printf_float+0x198>
 8003aa2:	6121      	str	r1, [r4, #16]
 8003aa4:	b913      	cbnz	r3, 8003aac <_printf_float+0x188>
 8003aa6:	6822      	ldr	r2, [r4, #0]
 8003aa8:	07d2      	lsls	r2, r2, #31
 8003aaa:	d502      	bpl.n	8003ab2 <_printf_float+0x18e>
 8003aac:	3301      	adds	r3, #1
 8003aae:	440b      	add	r3, r1
 8003ab0:	6123      	str	r3, [r4, #16]
 8003ab2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ab4:	f04f 0900 	mov.w	r9, #0
 8003ab8:	65a3      	str	r3, [r4, #88]	; 0x58
 8003aba:	e7d9      	b.n	8003a70 <_printf_float+0x14c>
 8003abc:	b913      	cbnz	r3, 8003ac4 <_printf_float+0x1a0>
 8003abe:	6822      	ldr	r2, [r4, #0]
 8003ac0:	07d0      	lsls	r0, r2, #31
 8003ac2:	d501      	bpl.n	8003ac8 <_printf_float+0x1a4>
 8003ac4:	3302      	adds	r3, #2
 8003ac6:	e7f3      	b.n	8003ab0 <_printf_float+0x18c>
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e7f1      	b.n	8003ab0 <_printf_float+0x18c>
 8003acc:	f04f 0867 	mov.w	r8, #103	; 0x67
 8003ad0:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	db05      	blt.n	8003ae4 <_printf_float+0x1c0>
 8003ad8:	6822      	ldr	r2, [r4, #0]
 8003ada:	6123      	str	r3, [r4, #16]
 8003adc:	07d1      	lsls	r1, r2, #31
 8003ade:	d5e8      	bpl.n	8003ab2 <_printf_float+0x18e>
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	e7e5      	b.n	8003ab0 <_printf_float+0x18c>
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	bfcc      	ite	gt
 8003ae8:	2301      	movgt	r3, #1
 8003aea:	f1c3 0302 	rsble	r3, r3, #2
 8003aee:	4413      	add	r3, r2
 8003af0:	e7de      	b.n	8003ab0 <_printf_float+0x18c>
 8003af2:	6823      	ldr	r3, [r4, #0]
 8003af4:	055a      	lsls	r2, r3, #21
 8003af6:	d407      	bmi.n	8003b08 <_printf_float+0x1e4>
 8003af8:	6923      	ldr	r3, [r4, #16]
 8003afa:	463a      	mov	r2, r7
 8003afc:	4659      	mov	r1, fp
 8003afe:	4628      	mov	r0, r5
 8003b00:	47b0      	blx	r6
 8003b02:	3001      	adds	r0, #1
 8003b04:	d129      	bne.n	8003b5a <_printf_float+0x236>
 8003b06:	e764      	b.n	80039d2 <_printf_float+0xae>
 8003b08:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003b0c:	f240 80d7 	bls.w	8003cbe <_printf_float+0x39a>
 8003b10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003b14:	2200      	movs	r2, #0
 8003b16:	2300      	movs	r3, #0
 8003b18:	f7fc ff46 	bl	80009a8 <__aeabi_dcmpeq>
 8003b1c:	b388      	cbz	r0, 8003b82 <_printf_float+0x25e>
 8003b1e:	2301      	movs	r3, #1
 8003b20:	4a40      	ldr	r2, [pc, #256]	; (8003c24 <_printf_float+0x300>)
 8003b22:	4659      	mov	r1, fp
 8003b24:	4628      	mov	r0, r5
 8003b26:	47b0      	blx	r6
 8003b28:	3001      	adds	r0, #1
 8003b2a:	f43f af52 	beq.w	80039d2 <_printf_float+0xae>
 8003b2e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003b32:	429a      	cmp	r2, r3
 8003b34:	db02      	blt.n	8003b3c <_printf_float+0x218>
 8003b36:	6823      	ldr	r3, [r4, #0]
 8003b38:	07d8      	lsls	r0, r3, #31
 8003b3a:	d50e      	bpl.n	8003b5a <_printf_float+0x236>
 8003b3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b40:	4659      	mov	r1, fp
 8003b42:	4628      	mov	r0, r5
 8003b44:	47b0      	blx	r6
 8003b46:	3001      	adds	r0, #1
 8003b48:	f43f af43 	beq.w	80039d2 <_printf_float+0xae>
 8003b4c:	2700      	movs	r7, #0
 8003b4e:	f104 081a 	add.w	r8, r4, #26
 8003b52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b54:	3b01      	subs	r3, #1
 8003b56:	42bb      	cmp	r3, r7
 8003b58:	dc09      	bgt.n	8003b6e <_printf_float+0x24a>
 8003b5a:	6823      	ldr	r3, [r4, #0]
 8003b5c:	079f      	lsls	r7, r3, #30
 8003b5e:	f100 80fd 	bmi.w	8003d5c <_printf_float+0x438>
 8003b62:	68e0      	ldr	r0, [r4, #12]
 8003b64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003b66:	4298      	cmp	r0, r3
 8003b68:	bfb8      	it	lt
 8003b6a:	4618      	movlt	r0, r3
 8003b6c:	e733      	b.n	80039d6 <_printf_float+0xb2>
 8003b6e:	2301      	movs	r3, #1
 8003b70:	4642      	mov	r2, r8
 8003b72:	4659      	mov	r1, fp
 8003b74:	4628      	mov	r0, r5
 8003b76:	47b0      	blx	r6
 8003b78:	3001      	adds	r0, #1
 8003b7a:	f43f af2a 	beq.w	80039d2 <_printf_float+0xae>
 8003b7e:	3701      	adds	r7, #1
 8003b80:	e7e7      	b.n	8003b52 <_printf_float+0x22e>
 8003b82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	dc2b      	bgt.n	8003be0 <_printf_float+0x2bc>
 8003b88:	2301      	movs	r3, #1
 8003b8a:	4a26      	ldr	r2, [pc, #152]	; (8003c24 <_printf_float+0x300>)
 8003b8c:	4659      	mov	r1, fp
 8003b8e:	4628      	mov	r0, r5
 8003b90:	47b0      	blx	r6
 8003b92:	3001      	adds	r0, #1
 8003b94:	f43f af1d 	beq.w	80039d2 <_printf_float+0xae>
 8003b98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b9a:	b923      	cbnz	r3, 8003ba6 <_printf_float+0x282>
 8003b9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b9e:	b913      	cbnz	r3, 8003ba6 <_printf_float+0x282>
 8003ba0:	6823      	ldr	r3, [r4, #0]
 8003ba2:	07d9      	lsls	r1, r3, #31
 8003ba4:	d5d9      	bpl.n	8003b5a <_printf_float+0x236>
 8003ba6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003baa:	4659      	mov	r1, fp
 8003bac:	4628      	mov	r0, r5
 8003bae:	47b0      	blx	r6
 8003bb0:	3001      	adds	r0, #1
 8003bb2:	f43f af0e 	beq.w	80039d2 <_printf_float+0xae>
 8003bb6:	f04f 0800 	mov.w	r8, #0
 8003bba:	f104 091a 	add.w	r9, r4, #26
 8003bbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003bc0:	425b      	negs	r3, r3
 8003bc2:	4543      	cmp	r3, r8
 8003bc4:	dc01      	bgt.n	8003bca <_printf_float+0x2a6>
 8003bc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003bc8:	e797      	b.n	8003afa <_printf_float+0x1d6>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	464a      	mov	r2, r9
 8003bce:	4659      	mov	r1, fp
 8003bd0:	4628      	mov	r0, r5
 8003bd2:	47b0      	blx	r6
 8003bd4:	3001      	adds	r0, #1
 8003bd6:	f43f aefc 	beq.w	80039d2 <_printf_float+0xae>
 8003bda:	f108 0801 	add.w	r8, r8, #1
 8003bde:	e7ee      	b.n	8003bbe <_printf_float+0x29a>
 8003be0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003be2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003be4:	429a      	cmp	r2, r3
 8003be6:	bfa8      	it	ge
 8003be8:	461a      	movge	r2, r3
 8003bea:	2a00      	cmp	r2, #0
 8003bec:	4690      	mov	r8, r2
 8003bee:	dd07      	ble.n	8003c00 <_printf_float+0x2dc>
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	4659      	mov	r1, fp
 8003bf4:	463a      	mov	r2, r7
 8003bf6:	4628      	mov	r0, r5
 8003bf8:	47b0      	blx	r6
 8003bfa:	3001      	adds	r0, #1
 8003bfc:	f43f aee9 	beq.w	80039d2 <_printf_float+0xae>
 8003c00:	f104 031a 	add.w	r3, r4, #26
 8003c04:	f04f 0a00 	mov.w	sl, #0
 8003c08:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8003c0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8003c0e:	e015      	b.n	8003c3c <_printf_float+0x318>
 8003c10:	7fefffff 	.word	0x7fefffff
 8003c14:	080058fc 	.word	0x080058fc
 8003c18:	080058f8 	.word	0x080058f8
 8003c1c:	08005904 	.word	0x08005904
 8003c20:	08005900 	.word	0x08005900
 8003c24:	08005908 	.word	0x08005908
 8003c28:	2301      	movs	r3, #1
 8003c2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003c2c:	4659      	mov	r1, fp
 8003c2e:	4628      	mov	r0, r5
 8003c30:	47b0      	blx	r6
 8003c32:	3001      	adds	r0, #1
 8003c34:	f43f aecd 	beq.w	80039d2 <_printf_float+0xae>
 8003c38:	f10a 0a01 	add.w	sl, sl, #1
 8003c3c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8003c40:	eba9 0308 	sub.w	r3, r9, r8
 8003c44:	4553      	cmp	r3, sl
 8003c46:	dcef      	bgt.n	8003c28 <_printf_float+0x304>
 8003c48:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	444f      	add	r7, r9
 8003c50:	db14      	blt.n	8003c7c <_printf_float+0x358>
 8003c52:	6823      	ldr	r3, [r4, #0]
 8003c54:	07da      	lsls	r2, r3, #31
 8003c56:	d411      	bmi.n	8003c7c <_printf_float+0x358>
 8003c58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003c5a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003c5c:	eba3 0209 	sub.w	r2, r3, r9
 8003c60:	eba3 0901 	sub.w	r9, r3, r1
 8003c64:	4591      	cmp	r9, r2
 8003c66:	bfa8      	it	ge
 8003c68:	4691      	movge	r9, r2
 8003c6a:	f1b9 0f00 	cmp.w	r9, #0
 8003c6e:	dc0d      	bgt.n	8003c8c <_printf_float+0x368>
 8003c70:	2700      	movs	r7, #0
 8003c72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003c76:	f104 081a 	add.w	r8, r4, #26
 8003c7a:	e018      	b.n	8003cae <_printf_float+0x38a>
 8003c7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c80:	4659      	mov	r1, fp
 8003c82:	4628      	mov	r0, r5
 8003c84:	47b0      	blx	r6
 8003c86:	3001      	adds	r0, #1
 8003c88:	d1e6      	bne.n	8003c58 <_printf_float+0x334>
 8003c8a:	e6a2      	b.n	80039d2 <_printf_float+0xae>
 8003c8c:	464b      	mov	r3, r9
 8003c8e:	463a      	mov	r2, r7
 8003c90:	4659      	mov	r1, fp
 8003c92:	4628      	mov	r0, r5
 8003c94:	47b0      	blx	r6
 8003c96:	3001      	adds	r0, #1
 8003c98:	d1ea      	bne.n	8003c70 <_printf_float+0x34c>
 8003c9a:	e69a      	b.n	80039d2 <_printf_float+0xae>
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	4642      	mov	r2, r8
 8003ca0:	4659      	mov	r1, fp
 8003ca2:	4628      	mov	r0, r5
 8003ca4:	47b0      	blx	r6
 8003ca6:	3001      	adds	r0, #1
 8003ca8:	f43f ae93 	beq.w	80039d2 <_printf_float+0xae>
 8003cac:	3701      	adds	r7, #1
 8003cae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003cb2:	1a9b      	subs	r3, r3, r2
 8003cb4:	eba3 0309 	sub.w	r3, r3, r9
 8003cb8:	42bb      	cmp	r3, r7
 8003cba:	dcef      	bgt.n	8003c9c <_printf_float+0x378>
 8003cbc:	e74d      	b.n	8003b5a <_printf_float+0x236>
 8003cbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003cc0:	2a01      	cmp	r2, #1
 8003cc2:	dc01      	bgt.n	8003cc8 <_printf_float+0x3a4>
 8003cc4:	07db      	lsls	r3, r3, #31
 8003cc6:	d538      	bpl.n	8003d3a <_printf_float+0x416>
 8003cc8:	2301      	movs	r3, #1
 8003cca:	463a      	mov	r2, r7
 8003ccc:	4659      	mov	r1, fp
 8003cce:	4628      	mov	r0, r5
 8003cd0:	47b0      	blx	r6
 8003cd2:	3001      	adds	r0, #1
 8003cd4:	f43f ae7d 	beq.w	80039d2 <_printf_float+0xae>
 8003cd8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003cdc:	4659      	mov	r1, fp
 8003cde:	4628      	mov	r0, r5
 8003ce0:	47b0      	blx	r6
 8003ce2:	3001      	adds	r0, #1
 8003ce4:	f107 0701 	add.w	r7, r7, #1
 8003ce8:	f43f ae73 	beq.w	80039d2 <_printf_float+0xae>
 8003cec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003cf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	f7fc fe55 	bl	80009a8 <__aeabi_dcmpeq>
 8003cfe:	b9c0      	cbnz	r0, 8003d32 <_printf_float+0x40e>
 8003d00:	4643      	mov	r3, r8
 8003d02:	463a      	mov	r2, r7
 8003d04:	4659      	mov	r1, fp
 8003d06:	4628      	mov	r0, r5
 8003d08:	47b0      	blx	r6
 8003d0a:	3001      	adds	r0, #1
 8003d0c:	d10d      	bne.n	8003d2a <_printf_float+0x406>
 8003d0e:	e660      	b.n	80039d2 <_printf_float+0xae>
 8003d10:	2301      	movs	r3, #1
 8003d12:	4642      	mov	r2, r8
 8003d14:	4659      	mov	r1, fp
 8003d16:	4628      	mov	r0, r5
 8003d18:	47b0      	blx	r6
 8003d1a:	3001      	adds	r0, #1
 8003d1c:	f43f ae59 	beq.w	80039d2 <_printf_float+0xae>
 8003d20:	3701      	adds	r7, #1
 8003d22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d24:	3b01      	subs	r3, #1
 8003d26:	42bb      	cmp	r3, r7
 8003d28:	dcf2      	bgt.n	8003d10 <_printf_float+0x3ec>
 8003d2a:	464b      	mov	r3, r9
 8003d2c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003d30:	e6e4      	b.n	8003afc <_printf_float+0x1d8>
 8003d32:	2700      	movs	r7, #0
 8003d34:	f104 081a 	add.w	r8, r4, #26
 8003d38:	e7f3      	b.n	8003d22 <_printf_float+0x3fe>
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e7e1      	b.n	8003d02 <_printf_float+0x3de>
 8003d3e:	2301      	movs	r3, #1
 8003d40:	4642      	mov	r2, r8
 8003d42:	4659      	mov	r1, fp
 8003d44:	4628      	mov	r0, r5
 8003d46:	47b0      	blx	r6
 8003d48:	3001      	adds	r0, #1
 8003d4a:	f43f ae42 	beq.w	80039d2 <_printf_float+0xae>
 8003d4e:	3701      	adds	r7, #1
 8003d50:	68e3      	ldr	r3, [r4, #12]
 8003d52:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003d54:	1a9b      	subs	r3, r3, r2
 8003d56:	42bb      	cmp	r3, r7
 8003d58:	dcf1      	bgt.n	8003d3e <_printf_float+0x41a>
 8003d5a:	e702      	b.n	8003b62 <_printf_float+0x23e>
 8003d5c:	2700      	movs	r7, #0
 8003d5e:	f104 0819 	add.w	r8, r4, #25
 8003d62:	e7f5      	b.n	8003d50 <_printf_float+0x42c>
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f43f ae94 	beq.w	8003a92 <_printf_float+0x16e>
 8003d6a:	f04f 0c00 	mov.w	ip, #0
 8003d6e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8003d72:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8003d76:	6022      	str	r2, [r4, #0]
 8003d78:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8003d7c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8003d80:	9300      	str	r3, [sp, #0]
 8003d82:	463a      	mov	r2, r7
 8003d84:	464b      	mov	r3, r9
 8003d86:	4628      	mov	r0, r5
 8003d88:	f7ff fd3a 	bl	8003800 <__cvt>
 8003d8c:	4607      	mov	r7, r0
 8003d8e:	e64f      	b.n	8003a30 <_printf_float+0x10c>

08003d90 <_printf_common>:
 8003d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d94:	4691      	mov	r9, r2
 8003d96:	461f      	mov	r7, r3
 8003d98:	688a      	ldr	r2, [r1, #8]
 8003d9a:	690b      	ldr	r3, [r1, #16]
 8003d9c:	4606      	mov	r6, r0
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	bfb8      	it	lt
 8003da2:	4613      	movlt	r3, r2
 8003da4:	f8c9 3000 	str.w	r3, [r9]
 8003da8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003dac:	460c      	mov	r4, r1
 8003dae:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003db2:	b112      	cbz	r2, 8003dba <_printf_common+0x2a>
 8003db4:	3301      	adds	r3, #1
 8003db6:	f8c9 3000 	str.w	r3, [r9]
 8003dba:	6823      	ldr	r3, [r4, #0]
 8003dbc:	0699      	lsls	r1, r3, #26
 8003dbe:	bf42      	ittt	mi
 8003dc0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003dc4:	3302      	addmi	r3, #2
 8003dc6:	f8c9 3000 	strmi.w	r3, [r9]
 8003dca:	6825      	ldr	r5, [r4, #0]
 8003dcc:	f015 0506 	ands.w	r5, r5, #6
 8003dd0:	d107      	bne.n	8003de2 <_printf_common+0x52>
 8003dd2:	f104 0a19 	add.w	sl, r4, #25
 8003dd6:	68e3      	ldr	r3, [r4, #12]
 8003dd8:	f8d9 2000 	ldr.w	r2, [r9]
 8003ddc:	1a9b      	subs	r3, r3, r2
 8003dde:	42ab      	cmp	r3, r5
 8003de0:	dc29      	bgt.n	8003e36 <_printf_common+0xa6>
 8003de2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003de6:	6822      	ldr	r2, [r4, #0]
 8003de8:	3300      	adds	r3, #0
 8003dea:	bf18      	it	ne
 8003dec:	2301      	movne	r3, #1
 8003dee:	0692      	lsls	r2, r2, #26
 8003df0:	d42e      	bmi.n	8003e50 <_printf_common+0xc0>
 8003df2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003df6:	4639      	mov	r1, r7
 8003df8:	4630      	mov	r0, r6
 8003dfa:	47c0      	blx	r8
 8003dfc:	3001      	adds	r0, #1
 8003dfe:	d021      	beq.n	8003e44 <_printf_common+0xb4>
 8003e00:	6823      	ldr	r3, [r4, #0]
 8003e02:	68e5      	ldr	r5, [r4, #12]
 8003e04:	f003 0306 	and.w	r3, r3, #6
 8003e08:	2b04      	cmp	r3, #4
 8003e0a:	bf18      	it	ne
 8003e0c:	2500      	movne	r5, #0
 8003e0e:	f8d9 2000 	ldr.w	r2, [r9]
 8003e12:	f04f 0900 	mov.w	r9, #0
 8003e16:	bf08      	it	eq
 8003e18:	1aad      	subeq	r5, r5, r2
 8003e1a:	68a3      	ldr	r3, [r4, #8]
 8003e1c:	6922      	ldr	r2, [r4, #16]
 8003e1e:	bf08      	it	eq
 8003e20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e24:	4293      	cmp	r3, r2
 8003e26:	bfc4      	itt	gt
 8003e28:	1a9b      	subgt	r3, r3, r2
 8003e2a:	18ed      	addgt	r5, r5, r3
 8003e2c:	341a      	adds	r4, #26
 8003e2e:	454d      	cmp	r5, r9
 8003e30:	d11a      	bne.n	8003e68 <_printf_common+0xd8>
 8003e32:	2000      	movs	r0, #0
 8003e34:	e008      	b.n	8003e48 <_printf_common+0xb8>
 8003e36:	2301      	movs	r3, #1
 8003e38:	4652      	mov	r2, sl
 8003e3a:	4639      	mov	r1, r7
 8003e3c:	4630      	mov	r0, r6
 8003e3e:	47c0      	blx	r8
 8003e40:	3001      	adds	r0, #1
 8003e42:	d103      	bne.n	8003e4c <_printf_common+0xbc>
 8003e44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e4c:	3501      	adds	r5, #1
 8003e4e:	e7c2      	b.n	8003dd6 <_printf_common+0x46>
 8003e50:	2030      	movs	r0, #48	; 0x30
 8003e52:	18e1      	adds	r1, r4, r3
 8003e54:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003e58:	1c5a      	adds	r2, r3, #1
 8003e5a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003e5e:	4422      	add	r2, r4
 8003e60:	3302      	adds	r3, #2
 8003e62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003e66:	e7c4      	b.n	8003df2 <_printf_common+0x62>
 8003e68:	2301      	movs	r3, #1
 8003e6a:	4622      	mov	r2, r4
 8003e6c:	4639      	mov	r1, r7
 8003e6e:	4630      	mov	r0, r6
 8003e70:	47c0      	blx	r8
 8003e72:	3001      	adds	r0, #1
 8003e74:	d0e6      	beq.n	8003e44 <_printf_common+0xb4>
 8003e76:	f109 0901 	add.w	r9, r9, #1
 8003e7a:	e7d8      	b.n	8003e2e <_printf_common+0x9e>

08003e7c <_printf_i>:
 8003e7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003e80:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003e84:	460c      	mov	r4, r1
 8003e86:	7e09      	ldrb	r1, [r1, #24]
 8003e88:	b085      	sub	sp, #20
 8003e8a:	296e      	cmp	r1, #110	; 0x6e
 8003e8c:	4617      	mov	r7, r2
 8003e8e:	4606      	mov	r6, r0
 8003e90:	4698      	mov	r8, r3
 8003e92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003e94:	f000 80b3 	beq.w	8003ffe <_printf_i+0x182>
 8003e98:	d822      	bhi.n	8003ee0 <_printf_i+0x64>
 8003e9a:	2963      	cmp	r1, #99	; 0x63
 8003e9c:	d036      	beq.n	8003f0c <_printf_i+0x90>
 8003e9e:	d80a      	bhi.n	8003eb6 <_printf_i+0x3a>
 8003ea0:	2900      	cmp	r1, #0
 8003ea2:	f000 80b9 	beq.w	8004018 <_printf_i+0x19c>
 8003ea6:	2958      	cmp	r1, #88	; 0x58
 8003ea8:	f000 8083 	beq.w	8003fb2 <_printf_i+0x136>
 8003eac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003eb0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003eb4:	e032      	b.n	8003f1c <_printf_i+0xa0>
 8003eb6:	2964      	cmp	r1, #100	; 0x64
 8003eb8:	d001      	beq.n	8003ebe <_printf_i+0x42>
 8003eba:	2969      	cmp	r1, #105	; 0x69
 8003ebc:	d1f6      	bne.n	8003eac <_printf_i+0x30>
 8003ebe:	6820      	ldr	r0, [r4, #0]
 8003ec0:	6813      	ldr	r3, [r2, #0]
 8003ec2:	0605      	lsls	r5, r0, #24
 8003ec4:	f103 0104 	add.w	r1, r3, #4
 8003ec8:	d52a      	bpl.n	8003f20 <_printf_i+0xa4>
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	6011      	str	r1, [r2, #0]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	da03      	bge.n	8003eda <_printf_i+0x5e>
 8003ed2:	222d      	movs	r2, #45	; 0x2d
 8003ed4:	425b      	negs	r3, r3
 8003ed6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003eda:	486f      	ldr	r0, [pc, #444]	; (8004098 <_printf_i+0x21c>)
 8003edc:	220a      	movs	r2, #10
 8003ede:	e039      	b.n	8003f54 <_printf_i+0xd8>
 8003ee0:	2973      	cmp	r1, #115	; 0x73
 8003ee2:	f000 809d 	beq.w	8004020 <_printf_i+0x1a4>
 8003ee6:	d808      	bhi.n	8003efa <_printf_i+0x7e>
 8003ee8:	296f      	cmp	r1, #111	; 0x6f
 8003eea:	d020      	beq.n	8003f2e <_printf_i+0xb2>
 8003eec:	2970      	cmp	r1, #112	; 0x70
 8003eee:	d1dd      	bne.n	8003eac <_printf_i+0x30>
 8003ef0:	6823      	ldr	r3, [r4, #0]
 8003ef2:	f043 0320 	orr.w	r3, r3, #32
 8003ef6:	6023      	str	r3, [r4, #0]
 8003ef8:	e003      	b.n	8003f02 <_printf_i+0x86>
 8003efa:	2975      	cmp	r1, #117	; 0x75
 8003efc:	d017      	beq.n	8003f2e <_printf_i+0xb2>
 8003efe:	2978      	cmp	r1, #120	; 0x78
 8003f00:	d1d4      	bne.n	8003eac <_printf_i+0x30>
 8003f02:	2378      	movs	r3, #120	; 0x78
 8003f04:	4865      	ldr	r0, [pc, #404]	; (800409c <_printf_i+0x220>)
 8003f06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f0a:	e055      	b.n	8003fb8 <_printf_i+0x13c>
 8003f0c:	6813      	ldr	r3, [r2, #0]
 8003f0e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f12:	1d19      	adds	r1, r3, #4
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6011      	str	r1, [r2, #0]
 8003f18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e08c      	b.n	800403a <_printf_i+0x1be>
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003f26:	6011      	str	r1, [r2, #0]
 8003f28:	bf18      	it	ne
 8003f2a:	b21b      	sxthne	r3, r3
 8003f2c:	e7cf      	b.n	8003ece <_printf_i+0x52>
 8003f2e:	6813      	ldr	r3, [r2, #0]
 8003f30:	6825      	ldr	r5, [r4, #0]
 8003f32:	1d18      	adds	r0, r3, #4
 8003f34:	6010      	str	r0, [r2, #0]
 8003f36:	0628      	lsls	r0, r5, #24
 8003f38:	d501      	bpl.n	8003f3e <_printf_i+0xc2>
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	e002      	b.n	8003f44 <_printf_i+0xc8>
 8003f3e:	0668      	lsls	r0, r5, #25
 8003f40:	d5fb      	bpl.n	8003f3a <_printf_i+0xbe>
 8003f42:	881b      	ldrh	r3, [r3, #0]
 8003f44:	296f      	cmp	r1, #111	; 0x6f
 8003f46:	bf14      	ite	ne
 8003f48:	220a      	movne	r2, #10
 8003f4a:	2208      	moveq	r2, #8
 8003f4c:	4852      	ldr	r0, [pc, #328]	; (8004098 <_printf_i+0x21c>)
 8003f4e:	2100      	movs	r1, #0
 8003f50:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003f54:	6865      	ldr	r5, [r4, #4]
 8003f56:	2d00      	cmp	r5, #0
 8003f58:	60a5      	str	r5, [r4, #8]
 8003f5a:	f2c0 8095 	blt.w	8004088 <_printf_i+0x20c>
 8003f5e:	6821      	ldr	r1, [r4, #0]
 8003f60:	f021 0104 	bic.w	r1, r1, #4
 8003f64:	6021      	str	r1, [r4, #0]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d13d      	bne.n	8003fe6 <_printf_i+0x16a>
 8003f6a:	2d00      	cmp	r5, #0
 8003f6c:	f040 808e 	bne.w	800408c <_printf_i+0x210>
 8003f70:	4665      	mov	r5, ip
 8003f72:	2a08      	cmp	r2, #8
 8003f74:	d10b      	bne.n	8003f8e <_printf_i+0x112>
 8003f76:	6823      	ldr	r3, [r4, #0]
 8003f78:	07db      	lsls	r3, r3, #31
 8003f7a:	d508      	bpl.n	8003f8e <_printf_i+0x112>
 8003f7c:	6923      	ldr	r3, [r4, #16]
 8003f7e:	6862      	ldr	r2, [r4, #4]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	bfde      	ittt	le
 8003f84:	2330      	movle	r3, #48	; 0x30
 8003f86:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f8a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003f8e:	ebac 0305 	sub.w	r3, ip, r5
 8003f92:	6123      	str	r3, [r4, #16]
 8003f94:	f8cd 8000 	str.w	r8, [sp]
 8003f98:	463b      	mov	r3, r7
 8003f9a:	aa03      	add	r2, sp, #12
 8003f9c:	4621      	mov	r1, r4
 8003f9e:	4630      	mov	r0, r6
 8003fa0:	f7ff fef6 	bl	8003d90 <_printf_common>
 8003fa4:	3001      	adds	r0, #1
 8003fa6:	d14d      	bne.n	8004044 <_printf_i+0x1c8>
 8003fa8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003fac:	b005      	add	sp, #20
 8003fae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003fb2:	4839      	ldr	r0, [pc, #228]	; (8004098 <_printf_i+0x21c>)
 8003fb4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003fb8:	6813      	ldr	r3, [r2, #0]
 8003fba:	6821      	ldr	r1, [r4, #0]
 8003fbc:	1d1d      	adds	r5, r3, #4
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	6015      	str	r5, [r2, #0]
 8003fc2:	060a      	lsls	r2, r1, #24
 8003fc4:	d50b      	bpl.n	8003fde <_printf_i+0x162>
 8003fc6:	07ca      	lsls	r2, r1, #31
 8003fc8:	bf44      	itt	mi
 8003fca:	f041 0120 	orrmi.w	r1, r1, #32
 8003fce:	6021      	strmi	r1, [r4, #0]
 8003fd0:	b91b      	cbnz	r3, 8003fda <_printf_i+0x15e>
 8003fd2:	6822      	ldr	r2, [r4, #0]
 8003fd4:	f022 0220 	bic.w	r2, r2, #32
 8003fd8:	6022      	str	r2, [r4, #0]
 8003fda:	2210      	movs	r2, #16
 8003fdc:	e7b7      	b.n	8003f4e <_printf_i+0xd2>
 8003fde:	064d      	lsls	r5, r1, #25
 8003fe0:	bf48      	it	mi
 8003fe2:	b29b      	uxthmi	r3, r3
 8003fe4:	e7ef      	b.n	8003fc6 <_printf_i+0x14a>
 8003fe6:	4665      	mov	r5, ip
 8003fe8:	fbb3 f1f2 	udiv	r1, r3, r2
 8003fec:	fb02 3311 	mls	r3, r2, r1, r3
 8003ff0:	5cc3      	ldrb	r3, [r0, r3]
 8003ff2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	2900      	cmp	r1, #0
 8003ffa:	d1f5      	bne.n	8003fe8 <_printf_i+0x16c>
 8003ffc:	e7b9      	b.n	8003f72 <_printf_i+0xf6>
 8003ffe:	6813      	ldr	r3, [r2, #0]
 8004000:	6825      	ldr	r5, [r4, #0]
 8004002:	1d18      	adds	r0, r3, #4
 8004004:	6961      	ldr	r1, [r4, #20]
 8004006:	6010      	str	r0, [r2, #0]
 8004008:	0628      	lsls	r0, r5, #24
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	d501      	bpl.n	8004012 <_printf_i+0x196>
 800400e:	6019      	str	r1, [r3, #0]
 8004010:	e002      	b.n	8004018 <_printf_i+0x19c>
 8004012:	066a      	lsls	r2, r5, #25
 8004014:	d5fb      	bpl.n	800400e <_printf_i+0x192>
 8004016:	8019      	strh	r1, [r3, #0]
 8004018:	2300      	movs	r3, #0
 800401a:	4665      	mov	r5, ip
 800401c:	6123      	str	r3, [r4, #16]
 800401e:	e7b9      	b.n	8003f94 <_printf_i+0x118>
 8004020:	6813      	ldr	r3, [r2, #0]
 8004022:	1d19      	adds	r1, r3, #4
 8004024:	6011      	str	r1, [r2, #0]
 8004026:	681d      	ldr	r5, [r3, #0]
 8004028:	6862      	ldr	r2, [r4, #4]
 800402a:	2100      	movs	r1, #0
 800402c:	4628      	mov	r0, r5
 800402e:	f7ff fb07 	bl	8003640 <memchr>
 8004032:	b108      	cbz	r0, 8004038 <_printf_i+0x1bc>
 8004034:	1b40      	subs	r0, r0, r5
 8004036:	6060      	str	r0, [r4, #4]
 8004038:	6863      	ldr	r3, [r4, #4]
 800403a:	6123      	str	r3, [r4, #16]
 800403c:	2300      	movs	r3, #0
 800403e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004042:	e7a7      	b.n	8003f94 <_printf_i+0x118>
 8004044:	6923      	ldr	r3, [r4, #16]
 8004046:	462a      	mov	r2, r5
 8004048:	4639      	mov	r1, r7
 800404a:	4630      	mov	r0, r6
 800404c:	47c0      	blx	r8
 800404e:	3001      	adds	r0, #1
 8004050:	d0aa      	beq.n	8003fa8 <_printf_i+0x12c>
 8004052:	6823      	ldr	r3, [r4, #0]
 8004054:	079b      	lsls	r3, r3, #30
 8004056:	d413      	bmi.n	8004080 <_printf_i+0x204>
 8004058:	68e0      	ldr	r0, [r4, #12]
 800405a:	9b03      	ldr	r3, [sp, #12]
 800405c:	4298      	cmp	r0, r3
 800405e:	bfb8      	it	lt
 8004060:	4618      	movlt	r0, r3
 8004062:	e7a3      	b.n	8003fac <_printf_i+0x130>
 8004064:	2301      	movs	r3, #1
 8004066:	464a      	mov	r2, r9
 8004068:	4639      	mov	r1, r7
 800406a:	4630      	mov	r0, r6
 800406c:	47c0      	blx	r8
 800406e:	3001      	adds	r0, #1
 8004070:	d09a      	beq.n	8003fa8 <_printf_i+0x12c>
 8004072:	3501      	adds	r5, #1
 8004074:	68e3      	ldr	r3, [r4, #12]
 8004076:	9a03      	ldr	r2, [sp, #12]
 8004078:	1a9b      	subs	r3, r3, r2
 800407a:	42ab      	cmp	r3, r5
 800407c:	dcf2      	bgt.n	8004064 <_printf_i+0x1e8>
 800407e:	e7eb      	b.n	8004058 <_printf_i+0x1dc>
 8004080:	2500      	movs	r5, #0
 8004082:	f104 0919 	add.w	r9, r4, #25
 8004086:	e7f5      	b.n	8004074 <_printf_i+0x1f8>
 8004088:	2b00      	cmp	r3, #0
 800408a:	d1ac      	bne.n	8003fe6 <_printf_i+0x16a>
 800408c:	7803      	ldrb	r3, [r0, #0]
 800408e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004092:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004096:	e76c      	b.n	8003f72 <_printf_i+0xf6>
 8004098:	0800590a 	.word	0x0800590a
 800409c:	0800591b 	.word	0x0800591b

080040a0 <_sbrk_r>:
 80040a0:	b538      	push	{r3, r4, r5, lr}
 80040a2:	2300      	movs	r3, #0
 80040a4:	4c05      	ldr	r4, [pc, #20]	; (80040bc <_sbrk_r+0x1c>)
 80040a6:	4605      	mov	r5, r0
 80040a8:	4608      	mov	r0, r1
 80040aa:	6023      	str	r3, [r4, #0]
 80040ac:	f7fd f96c 	bl	8001388 <_sbrk>
 80040b0:	1c43      	adds	r3, r0, #1
 80040b2:	d102      	bne.n	80040ba <_sbrk_r+0x1a>
 80040b4:	6823      	ldr	r3, [r4, #0]
 80040b6:	b103      	cbz	r3, 80040ba <_sbrk_r+0x1a>
 80040b8:	602b      	str	r3, [r5, #0]
 80040ba:	bd38      	pop	{r3, r4, r5, pc}
 80040bc:	200002b4 	.word	0x200002b4

080040c0 <_raise_r>:
 80040c0:	291f      	cmp	r1, #31
 80040c2:	b538      	push	{r3, r4, r5, lr}
 80040c4:	4604      	mov	r4, r0
 80040c6:	460d      	mov	r5, r1
 80040c8:	d904      	bls.n	80040d4 <_raise_r+0x14>
 80040ca:	2316      	movs	r3, #22
 80040cc:	6003      	str	r3, [r0, #0]
 80040ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80040d2:	bd38      	pop	{r3, r4, r5, pc}
 80040d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80040d6:	b112      	cbz	r2, 80040de <_raise_r+0x1e>
 80040d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80040dc:	b94b      	cbnz	r3, 80040f2 <_raise_r+0x32>
 80040de:	4620      	mov	r0, r4
 80040e0:	f000 f830 	bl	8004144 <_getpid_r>
 80040e4:	462a      	mov	r2, r5
 80040e6:	4601      	mov	r1, r0
 80040e8:	4620      	mov	r0, r4
 80040ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040ee:	f000 b817 	b.w	8004120 <_kill_r>
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d00a      	beq.n	800410c <_raise_r+0x4c>
 80040f6:	1c59      	adds	r1, r3, #1
 80040f8:	d103      	bne.n	8004102 <_raise_r+0x42>
 80040fa:	2316      	movs	r3, #22
 80040fc:	6003      	str	r3, [r0, #0]
 80040fe:	2001      	movs	r0, #1
 8004100:	e7e7      	b.n	80040d2 <_raise_r+0x12>
 8004102:	2400      	movs	r4, #0
 8004104:	4628      	mov	r0, r5
 8004106:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800410a:	4798      	blx	r3
 800410c:	2000      	movs	r0, #0
 800410e:	e7e0      	b.n	80040d2 <_raise_r+0x12>

08004110 <raise>:
 8004110:	4b02      	ldr	r3, [pc, #8]	; (800411c <raise+0xc>)
 8004112:	4601      	mov	r1, r0
 8004114:	6818      	ldr	r0, [r3, #0]
 8004116:	f7ff bfd3 	b.w	80040c0 <_raise_r>
 800411a:	bf00      	nop
 800411c:	20000010 	.word	0x20000010

08004120 <_kill_r>:
 8004120:	b538      	push	{r3, r4, r5, lr}
 8004122:	2300      	movs	r3, #0
 8004124:	4c06      	ldr	r4, [pc, #24]	; (8004140 <_kill_r+0x20>)
 8004126:	4605      	mov	r5, r0
 8004128:	4608      	mov	r0, r1
 800412a:	4611      	mov	r1, r2
 800412c:	6023      	str	r3, [r4, #0]
 800412e:	f7fd f910 	bl	8001352 <_kill>
 8004132:	1c43      	adds	r3, r0, #1
 8004134:	d102      	bne.n	800413c <_kill_r+0x1c>
 8004136:	6823      	ldr	r3, [r4, #0]
 8004138:	b103      	cbz	r3, 800413c <_kill_r+0x1c>
 800413a:	602b      	str	r3, [r5, #0]
 800413c:	bd38      	pop	{r3, r4, r5, pc}
 800413e:	bf00      	nop
 8004140:	200002b4 	.word	0x200002b4

08004144 <_getpid_r>:
 8004144:	f7fd b8fe 	b.w	8001344 <_getpid>

08004148 <_strtol_l.isra.0>:
 8004148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800414c:	4680      	mov	r8, r0
 800414e:	4689      	mov	r9, r1
 8004150:	4692      	mov	sl, r2
 8004152:	461e      	mov	r6, r3
 8004154:	460f      	mov	r7, r1
 8004156:	463d      	mov	r5, r7
 8004158:	9808      	ldr	r0, [sp, #32]
 800415a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800415e:	f000 fee7 	bl	8004f30 <__locale_ctype_ptr_l>
 8004162:	4420      	add	r0, r4
 8004164:	7843      	ldrb	r3, [r0, #1]
 8004166:	f013 0308 	ands.w	r3, r3, #8
 800416a:	d132      	bne.n	80041d2 <_strtol_l.isra.0+0x8a>
 800416c:	2c2d      	cmp	r4, #45	; 0x2d
 800416e:	d132      	bne.n	80041d6 <_strtol_l.isra.0+0x8e>
 8004170:	2201      	movs	r2, #1
 8004172:	787c      	ldrb	r4, [r7, #1]
 8004174:	1cbd      	adds	r5, r7, #2
 8004176:	2e00      	cmp	r6, #0
 8004178:	d05d      	beq.n	8004236 <_strtol_l.isra.0+0xee>
 800417a:	2e10      	cmp	r6, #16
 800417c:	d109      	bne.n	8004192 <_strtol_l.isra.0+0x4a>
 800417e:	2c30      	cmp	r4, #48	; 0x30
 8004180:	d107      	bne.n	8004192 <_strtol_l.isra.0+0x4a>
 8004182:	782b      	ldrb	r3, [r5, #0]
 8004184:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004188:	2b58      	cmp	r3, #88	; 0x58
 800418a:	d14f      	bne.n	800422c <_strtol_l.isra.0+0xe4>
 800418c:	2610      	movs	r6, #16
 800418e:	786c      	ldrb	r4, [r5, #1]
 8004190:	3502      	adds	r5, #2
 8004192:	2a00      	cmp	r2, #0
 8004194:	bf14      	ite	ne
 8004196:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800419a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800419e:	2700      	movs	r7, #0
 80041a0:	fbb1 fcf6 	udiv	ip, r1, r6
 80041a4:	4638      	mov	r0, r7
 80041a6:	fb06 1e1c 	mls	lr, r6, ip, r1
 80041aa:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80041ae:	2b09      	cmp	r3, #9
 80041b0:	d817      	bhi.n	80041e2 <_strtol_l.isra.0+0x9a>
 80041b2:	461c      	mov	r4, r3
 80041b4:	42a6      	cmp	r6, r4
 80041b6:	dd23      	ble.n	8004200 <_strtol_l.isra.0+0xb8>
 80041b8:	1c7b      	adds	r3, r7, #1
 80041ba:	d007      	beq.n	80041cc <_strtol_l.isra.0+0x84>
 80041bc:	4584      	cmp	ip, r0
 80041be:	d31c      	bcc.n	80041fa <_strtol_l.isra.0+0xb2>
 80041c0:	d101      	bne.n	80041c6 <_strtol_l.isra.0+0x7e>
 80041c2:	45a6      	cmp	lr, r4
 80041c4:	db19      	blt.n	80041fa <_strtol_l.isra.0+0xb2>
 80041c6:	2701      	movs	r7, #1
 80041c8:	fb00 4006 	mla	r0, r0, r6, r4
 80041cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80041d0:	e7eb      	b.n	80041aa <_strtol_l.isra.0+0x62>
 80041d2:	462f      	mov	r7, r5
 80041d4:	e7bf      	b.n	8004156 <_strtol_l.isra.0+0xe>
 80041d6:	2c2b      	cmp	r4, #43	; 0x2b
 80041d8:	bf04      	itt	eq
 80041da:	1cbd      	addeq	r5, r7, #2
 80041dc:	787c      	ldrbeq	r4, [r7, #1]
 80041de:	461a      	mov	r2, r3
 80041e0:	e7c9      	b.n	8004176 <_strtol_l.isra.0+0x2e>
 80041e2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80041e6:	2b19      	cmp	r3, #25
 80041e8:	d801      	bhi.n	80041ee <_strtol_l.isra.0+0xa6>
 80041ea:	3c37      	subs	r4, #55	; 0x37
 80041ec:	e7e2      	b.n	80041b4 <_strtol_l.isra.0+0x6c>
 80041ee:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80041f2:	2b19      	cmp	r3, #25
 80041f4:	d804      	bhi.n	8004200 <_strtol_l.isra.0+0xb8>
 80041f6:	3c57      	subs	r4, #87	; 0x57
 80041f8:	e7dc      	b.n	80041b4 <_strtol_l.isra.0+0x6c>
 80041fa:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80041fe:	e7e5      	b.n	80041cc <_strtol_l.isra.0+0x84>
 8004200:	1c7b      	adds	r3, r7, #1
 8004202:	d108      	bne.n	8004216 <_strtol_l.isra.0+0xce>
 8004204:	2322      	movs	r3, #34	; 0x22
 8004206:	4608      	mov	r0, r1
 8004208:	f8c8 3000 	str.w	r3, [r8]
 800420c:	f1ba 0f00 	cmp.w	sl, #0
 8004210:	d107      	bne.n	8004222 <_strtol_l.isra.0+0xda>
 8004212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004216:	b102      	cbz	r2, 800421a <_strtol_l.isra.0+0xd2>
 8004218:	4240      	negs	r0, r0
 800421a:	f1ba 0f00 	cmp.w	sl, #0
 800421e:	d0f8      	beq.n	8004212 <_strtol_l.isra.0+0xca>
 8004220:	b10f      	cbz	r7, 8004226 <_strtol_l.isra.0+0xde>
 8004222:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8004226:	f8ca 9000 	str.w	r9, [sl]
 800422a:	e7f2      	b.n	8004212 <_strtol_l.isra.0+0xca>
 800422c:	2430      	movs	r4, #48	; 0x30
 800422e:	2e00      	cmp	r6, #0
 8004230:	d1af      	bne.n	8004192 <_strtol_l.isra.0+0x4a>
 8004232:	2608      	movs	r6, #8
 8004234:	e7ad      	b.n	8004192 <_strtol_l.isra.0+0x4a>
 8004236:	2c30      	cmp	r4, #48	; 0x30
 8004238:	d0a3      	beq.n	8004182 <_strtol_l.isra.0+0x3a>
 800423a:	260a      	movs	r6, #10
 800423c:	e7a9      	b.n	8004192 <_strtol_l.isra.0+0x4a>
	...

08004240 <strtol>:
 8004240:	4b08      	ldr	r3, [pc, #32]	; (8004264 <strtol+0x24>)
 8004242:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004244:	681c      	ldr	r4, [r3, #0]
 8004246:	4d08      	ldr	r5, [pc, #32]	; (8004268 <strtol+0x28>)
 8004248:	6a23      	ldr	r3, [r4, #32]
 800424a:	2b00      	cmp	r3, #0
 800424c:	bf08      	it	eq
 800424e:	462b      	moveq	r3, r5
 8004250:	9300      	str	r3, [sp, #0]
 8004252:	4613      	mov	r3, r2
 8004254:	460a      	mov	r2, r1
 8004256:	4601      	mov	r1, r0
 8004258:	4620      	mov	r0, r4
 800425a:	f7ff ff75 	bl	8004148 <_strtol_l.isra.0>
 800425e:	b003      	add	sp, #12
 8004260:	bd30      	pop	{r4, r5, pc}
 8004262:	bf00      	nop
 8004264:	20000010 	.word	0x20000010
 8004268:	20000074 	.word	0x20000074

0800426c <_vsiprintf_r>:
 800426c:	b500      	push	{lr}
 800426e:	b09b      	sub	sp, #108	; 0x6c
 8004270:	9100      	str	r1, [sp, #0]
 8004272:	9104      	str	r1, [sp, #16]
 8004274:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004278:	9105      	str	r1, [sp, #20]
 800427a:	9102      	str	r1, [sp, #8]
 800427c:	4905      	ldr	r1, [pc, #20]	; (8004294 <_vsiprintf_r+0x28>)
 800427e:	9103      	str	r1, [sp, #12]
 8004280:	4669      	mov	r1, sp
 8004282:	f001 f9bf 	bl	8005604 <_svfiprintf_r>
 8004286:	2200      	movs	r2, #0
 8004288:	9b00      	ldr	r3, [sp, #0]
 800428a:	701a      	strb	r2, [r3, #0]
 800428c:	b01b      	add	sp, #108	; 0x6c
 800428e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004292:	bf00      	nop
 8004294:	ffff0208 	.word	0xffff0208

08004298 <vsiprintf>:
 8004298:	4613      	mov	r3, r2
 800429a:	460a      	mov	r2, r1
 800429c:	4601      	mov	r1, r0
 800429e:	4802      	ldr	r0, [pc, #8]	; (80042a8 <vsiprintf+0x10>)
 80042a0:	6800      	ldr	r0, [r0, #0]
 80042a2:	f7ff bfe3 	b.w	800426c <_vsiprintf_r>
 80042a6:	bf00      	nop
 80042a8:	20000010 	.word	0x20000010

080042ac <quorem>:
 80042ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042b0:	6903      	ldr	r3, [r0, #16]
 80042b2:	690c      	ldr	r4, [r1, #16]
 80042b4:	4680      	mov	r8, r0
 80042b6:	42a3      	cmp	r3, r4
 80042b8:	f2c0 8084 	blt.w	80043c4 <quorem+0x118>
 80042bc:	3c01      	subs	r4, #1
 80042be:	f101 0714 	add.w	r7, r1, #20
 80042c2:	f100 0614 	add.w	r6, r0, #20
 80042c6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80042ca:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80042ce:	3501      	adds	r5, #1
 80042d0:	fbb0 f5f5 	udiv	r5, r0, r5
 80042d4:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80042d8:	eb06 030c 	add.w	r3, r6, ip
 80042dc:	eb07 090c 	add.w	r9, r7, ip
 80042e0:	9301      	str	r3, [sp, #4]
 80042e2:	b39d      	cbz	r5, 800434c <quorem+0xa0>
 80042e4:	f04f 0a00 	mov.w	sl, #0
 80042e8:	4638      	mov	r0, r7
 80042ea:	46b6      	mov	lr, r6
 80042ec:	46d3      	mov	fp, sl
 80042ee:	f850 2b04 	ldr.w	r2, [r0], #4
 80042f2:	b293      	uxth	r3, r2
 80042f4:	fb05 a303 	mla	r3, r5, r3, sl
 80042f8:	0c12      	lsrs	r2, r2, #16
 80042fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80042fe:	fb05 a202 	mla	r2, r5, r2, sl
 8004302:	b29b      	uxth	r3, r3
 8004304:	ebab 0303 	sub.w	r3, fp, r3
 8004308:	f8de b000 	ldr.w	fp, [lr]
 800430c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004310:	fa1f fb8b 	uxth.w	fp, fp
 8004314:	445b      	add	r3, fp
 8004316:	fa1f fb82 	uxth.w	fp, r2
 800431a:	f8de 2000 	ldr.w	r2, [lr]
 800431e:	4581      	cmp	r9, r0
 8004320:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004324:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004328:	b29b      	uxth	r3, r3
 800432a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800432e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004332:	f84e 3b04 	str.w	r3, [lr], #4
 8004336:	d2da      	bcs.n	80042ee <quorem+0x42>
 8004338:	f856 300c 	ldr.w	r3, [r6, ip]
 800433c:	b933      	cbnz	r3, 800434c <quorem+0xa0>
 800433e:	9b01      	ldr	r3, [sp, #4]
 8004340:	3b04      	subs	r3, #4
 8004342:	429e      	cmp	r6, r3
 8004344:	461a      	mov	r2, r3
 8004346:	d331      	bcc.n	80043ac <quorem+0x100>
 8004348:	f8c8 4010 	str.w	r4, [r8, #16]
 800434c:	4640      	mov	r0, r8
 800434e:	f001 f829 	bl	80053a4 <__mcmp>
 8004352:	2800      	cmp	r0, #0
 8004354:	db26      	blt.n	80043a4 <quorem+0xf8>
 8004356:	4630      	mov	r0, r6
 8004358:	f04f 0c00 	mov.w	ip, #0
 800435c:	3501      	adds	r5, #1
 800435e:	f857 1b04 	ldr.w	r1, [r7], #4
 8004362:	f8d0 e000 	ldr.w	lr, [r0]
 8004366:	b28b      	uxth	r3, r1
 8004368:	ebac 0303 	sub.w	r3, ip, r3
 800436c:	fa1f f28e 	uxth.w	r2, lr
 8004370:	4413      	add	r3, r2
 8004372:	0c0a      	lsrs	r2, r1, #16
 8004374:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004378:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800437c:	b29b      	uxth	r3, r3
 800437e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004382:	45b9      	cmp	r9, r7
 8004384:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004388:	f840 3b04 	str.w	r3, [r0], #4
 800438c:	d2e7      	bcs.n	800435e <quorem+0xb2>
 800438e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004392:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004396:	b92a      	cbnz	r2, 80043a4 <quorem+0xf8>
 8004398:	3b04      	subs	r3, #4
 800439a:	429e      	cmp	r6, r3
 800439c:	461a      	mov	r2, r3
 800439e:	d30b      	bcc.n	80043b8 <quorem+0x10c>
 80043a0:	f8c8 4010 	str.w	r4, [r8, #16]
 80043a4:	4628      	mov	r0, r5
 80043a6:	b003      	add	sp, #12
 80043a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043ac:	6812      	ldr	r2, [r2, #0]
 80043ae:	3b04      	subs	r3, #4
 80043b0:	2a00      	cmp	r2, #0
 80043b2:	d1c9      	bne.n	8004348 <quorem+0x9c>
 80043b4:	3c01      	subs	r4, #1
 80043b6:	e7c4      	b.n	8004342 <quorem+0x96>
 80043b8:	6812      	ldr	r2, [r2, #0]
 80043ba:	3b04      	subs	r3, #4
 80043bc:	2a00      	cmp	r2, #0
 80043be:	d1ef      	bne.n	80043a0 <quorem+0xf4>
 80043c0:	3c01      	subs	r4, #1
 80043c2:	e7ea      	b.n	800439a <quorem+0xee>
 80043c4:	2000      	movs	r0, #0
 80043c6:	e7ee      	b.n	80043a6 <quorem+0xfa>

080043c8 <_dtoa_r>:
 80043c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043cc:	4616      	mov	r6, r2
 80043ce:	461f      	mov	r7, r3
 80043d0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80043d2:	b095      	sub	sp, #84	; 0x54
 80043d4:	4604      	mov	r4, r0
 80043d6:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 80043da:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80043de:	b93d      	cbnz	r5, 80043f0 <_dtoa_r+0x28>
 80043e0:	2010      	movs	r0, #16
 80043e2:	f7ff f925 	bl	8003630 <malloc>
 80043e6:	6260      	str	r0, [r4, #36]	; 0x24
 80043e8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80043ec:	6005      	str	r5, [r0, #0]
 80043ee:	60c5      	str	r5, [r0, #12]
 80043f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80043f2:	6819      	ldr	r1, [r3, #0]
 80043f4:	b151      	cbz	r1, 800440c <_dtoa_r+0x44>
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	2301      	movs	r3, #1
 80043fa:	4093      	lsls	r3, r2
 80043fc:	604a      	str	r2, [r1, #4]
 80043fe:	608b      	str	r3, [r1, #8]
 8004400:	4620      	mov	r0, r4
 8004402:	f000 fdef 	bl	8004fe4 <_Bfree>
 8004406:	2200      	movs	r2, #0
 8004408:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800440a:	601a      	str	r2, [r3, #0]
 800440c:	1e3b      	subs	r3, r7, #0
 800440e:	bfaf      	iteee	ge
 8004410:	2300      	movge	r3, #0
 8004412:	2201      	movlt	r2, #1
 8004414:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004418:	9303      	strlt	r3, [sp, #12]
 800441a:	bfac      	ite	ge
 800441c:	f8c8 3000 	strge.w	r3, [r8]
 8004420:	f8c8 2000 	strlt.w	r2, [r8]
 8004424:	4bae      	ldr	r3, [pc, #696]	; (80046e0 <_dtoa_r+0x318>)
 8004426:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800442a:	ea33 0308 	bics.w	r3, r3, r8
 800442e:	d11b      	bne.n	8004468 <_dtoa_r+0xa0>
 8004430:	f242 730f 	movw	r3, #9999	; 0x270f
 8004434:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004436:	6013      	str	r3, [r2, #0]
 8004438:	9b02      	ldr	r3, [sp, #8]
 800443a:	b923      	cbnz	r3, 8004446 <_dtoa_r+0x7e>
 800443c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004440:	2800      	cmp	r0, #0
 8004442:	f000 8545 	beq.w	8004ed0 <_dtoa_r+0xb08>
 8004446:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004448:	b953      	cbnz	r3, 8004460 <_dtoa_r+0x98>
 800444a:	4ba6      	ldr	r3, [pc, #664]	; (80046e4 <_dtoa_r+0x31c>)
 800444c:	e021      	b.n	8004492 <_dtoa_r+0xca>
 800444e:	4ba6      	ldr	r3, [pc, #664]	; (80046e8 <_dtoa_r+0x320>)
 8004450:	9306      	str	r3, [sp, #24]
 8004452:	3308      	adds	r3, #8
 8004454:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004456:	6013      	str	r3, [r2, #0]
 8004458:	9806      	ldr	r0, [sp, #24]
 800445a:	b015      	add	sp, #84	; 0x54
 800445c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004460:	4ba0      	ldr	r3, [pc, #640]	; (80046e4 <_dtoa_r+0x31c>)
 8004462:	9306      	str	r3, [sp, #24]
 8004464:	3303      	adds	r3, #3
 8004466:	e7f5      	b.n	8004454 <_dtoa_r+0x8c>
 8004468:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800446c:	2200      	movs	r2, #0
 800446e:	2300      	movs	r3, #0
 8004470:	4630      	mov	r0, r6
 8004472:	4639      	mov	r1, r7
 8004474:	f7fc fa98 	bl	80009a8 <__aeabi_dcmpeq>
 8004478:	4682      	mov	sl, r0
 800447a:	b160      	cbz	r0, 8004496 <_dtoa_r+0xce>
 800447c:	2301      	movs	r3, #1
 800447e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004480:	6013      	str	r3, [r2, #0]
 8004482:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004484:	2b00      	cmp	r3, #0
 8004486:	f000 8520 	beq.w	8004eca <_dtoa_r+0xb02>
 800448a:	4b98      	ldr	r3, [pc, #608]	; (80046ec <_dtoa_r+0x324>)
 800448c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800448e:	6013      	str	r3, [r2, #0]
 8004490:	3b01      	subs	r3, #1
 8004492:	9306      	str	r3, [sp, #24]
 8004494:	e7e0      	b.n	8004458 <_dtoa_r+0x90>
 8004496:	ab12      	add	r3, sp, #72	; 0x48
 8004498:	9301      	str	r3, [sp, #4]
 800449a:	ab13      	add	r3, sp, #76	; 0x4c
 800449c:	9300      	str	r3, [sp, #0]
 800449e:	4632      	mov	r2, r6
 80044a0:	463b      	mov	r3, r7
 80044a2:	4620      	mov	r0, r4
 80044a4:	f000 fff6 	bl	8005494 <__d2b>
 80044a8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80044ac:	4683      	mov	fp, r0
 80044ae:	2d00      	cmp	r5, #0
 80044b0:	d07d      	beq.n	80045ae <_dtoa_r+0x1e6>
 80044b2:	46b0      	mov	r8, r6
 80044b4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80044b8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 80044bc:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 80044c0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80044c4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 80044c8:	2200      	movs	r2, #0
 80044ca:	4b89      	ldr	r3, [pc, #548]	; (80046f0 <_dtoa_r+0x328>)
 80044cc:	4640      	mov	r0, r8
 80044ce:	4649      	mov	r1, r9
 80044d0:	f7fb fe4a 	bl	8000168 <__aeabi_dsub>
 80044d4:	a37c      	add	r3, pc, #496	; (adr r3, 80046c8 <_dtoa_r+0x300>)
 80044d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044da:	f7fb fffd 	bl	80004d8 <__aeabi_dmul>
 80044de:	a37c      	add	r3, pc, #496	; (adr r3, 80046d0 <_dtoa_r+0x308>)
 80044e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e4:	f7fb fe42 	bl	800016c <__adddf3>
 80044e8:	4606      	mov	r6, r0
 80044ea:	4628      	mov	r0, r5
 80044ec:	460f      	mov	r7, r1
 80044ee:	f7fb ff89 	bl	8000404 <__aeabi_i2d>
 80044f2:	a379      	add	r3, pc, #484	; (adr r3, 80046d8 <_dtoa_r+0x310>)
 80044f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f8:	f7fb ffee 	bl	80004d8 <__aeabi_dmul>
 80044fc:	4602      	mov	r2, r0
 80044fe:	460b      	mov	r3, r1
 8004500:	4630      	mov	r0, r6
 8004502:	4639      	mov	r1, r7
 8004504:	f7fb fe32 	bl	800016c <__adddf3>
 8004508:	4606      	mov	r6, r0
 800450a:	460f      	mov	r7, r1
 800450c:	f7fc fa94 	bl	8000a38 <__aeabi_d2iz>
 8004510:	2200      	movs	r2, #0
 8004512:	4682      	mov	sl, r0
 8004514:	2300      	movs	r3, #0
 8004516:	4630      	mov	r0, r6
 8004518:	4639      	mov	r1, r7
 800451a:	f7fc fa4f 	bl	80009bc <__aeabi_dcmplt>
 800451e:	b148      	cbz	r0, 8004534 <_dtoa_r+0x16c>
 8004520:	4650      	mov	r0, sl
 8004522:	f7fb ff6f 	bl	8000404 <__aeabi_i2d>
 8004526:	4632      	mov	r2, r6
 8004528:	463b      	mov	r3, r7
 800452a:	f7fc fa3d 	bl	80009a8 <__aeabi_dcmpeq>
 800452e:	b908      	cbnz	r0, 8004534 <_dtoa_r+0x16c>
 8004530:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004534:	f1ba 0f16 	cmp.w	sl, #22
 8004538:	d85a      	bhi.n	80045f0 <_dtoa_r+0x228>
 800453a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800453e:	496d      	ldr	r1, [pc, #436]	; (80046f4 <_dtoa_r+0x32c>)
 8004540:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8004544:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004548:	f7fc fa56 	bl	80009f8 <__aeabi_dcmpgt>
 800454c:	2800      	cmp	r0, #0
 800454e:	d051      	beq.n	80045f4 <_dtoa_r+0x22c>
 8004550:	2300      	movs	r3, #0
 8004552:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004556:	930d      	str	r3, [sp, #52]	; 0x34
 8004558:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800455a:	1b5d      	subs	r5, r3, r5
 800455c:	1e6b      	subs	r3, r5, #1
 800455e:	9307      	str	r3, [sp, #28]
 8004560:	bf43      	ittte	mi
 8004562:	2300      	movmi	r3, #0
 8004564:	f1c5 0901 	rsbmi	r9, r5, #1
 8004568:	9307      	strmi	r3, [sp, #28]
 800456a:	f04f 0900 	movpl.w	r9, #0
 800456e:	f1ba 0f00 	cmp.w	sl, #0
 8004572:	db41      	blt.n	80045f8 <_dtoa_r+0x230>
 8004574:	9b07      	ldr	r3, [sp, #28]
 8004576:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800457a:	4453      	add	r3, sl
 800457c:	9307      	str	r3, [sp, #28]
 800457e:	2300      	movs	r3, #0
 8004580:	9308      	str	r3, [sp, #32]
 8004582:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004584:	2b09      	cmp	r3, #9
 8004586:	f200 808f 	bhi.w	80046a8 <_dtoa_r+0x2e0>
 800458a:	2b05      	cmp	r3, #5
 800458c:	bfc4      	itt	gt
 800458e:	3b04      	subgt	r3, #4
 8004590:	931e      	strgt	r3, [sp, #120]	; 0x78
 8004592:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004594:	bfc8      	it	gt
 8004596:	2500      	movgt	r5, #0
 8004598:	f1a3 0302 	sub.w	r3, r3, #2
 800459c:	bfd8      	it	le
 800459e:	2501      	movle	r5, #1
 80045a0:	2b03      	cmp	r3, #3
 80045a2:	f200 808d 	bhi.w	80046c0 <_dtoa_r+0x2f8>
 80045a6:	e8df f003 	tbb	[pc, r3]
 80045aa:	7d7b      	.short	0x7d7b
 80045ac:	6f2f      	.short	0x6f2f
 80045ae:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80045b2:	441d      	add	r5, r3
 80045b4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80045b8:	2820      	cmp	r0, #32
 80045ba:	dd13      	ble.n	80045e4 <_dtoa_r+0x21c>
 80045bc:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80045c0:	9b02      	ldr	r3, [sp, #8]
 80045c2:	fa08 f800 	lsl.w	r8, r8, r0
 80045c6:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80045ca:	fa23 f000 	lsr.w	r0, r3, r0
 80045ce:	ea48 0000 	orr.w	r0, r8, r0
 80045d2:	f7fb ff07 	bl	80003e4 <__aeabi_ui2d>
 80045d6:	2301      	movs	r3, #1
 80045d8:	4680      	mov	r8, r0
 80045da:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 80045de:	3d01      	subs	r5, #1
 80045e0:	9310      	str	r3, [sp, #64]	; 0x40
 80045e2:	e771      	b.n	80044c8 <_dtoa_r+0x100>
 80045e4:	9b02      	ldr	r3, [sp, #8]
 80045e6:	f1c0 0020 	rsb	r0, r0, #32
 80045ea:	fa03 f000 	lsl.w	r0, r3, r0
 80045ee:	e7f0      	b.n	80045d2 <_dtoa_r+0x20a>
 80045f0:	2301      	movs	r3, #1
 80045f2:	e7b0      	b.n	8004556 <_dtoa_r+0x18e>
 80045f4:	900d      	str	r0, [sp, #52]	; 0x34
 80045f6:	e7af      	b.n	8004558 <_dtoa_r+0x190>
 80045f8:	f1ca 0300 	rsb	r3, sl, #0
 80045fc:	9308      	str	r3, [sp, #32]
 80045fe:	2300      	movs	r3, #0
 8004600:	eba9 090a 	sub.w	r9, r9, sl
 8004604:	930c      	str	r3, [sp, #48]	; 0x30
 8004606:	e7bc      	b.n	8004582 <_dtoa_r+0x1ba>
 8004608:	2301      	movs	r3, #1
 800460a:	9309      	str	r3, [sp, #36]	; 0x24
 800460c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800460e:	2b00      	cmp	r3, #0
 8004610:	dd74      	ble.n	80046fc <_dtoa_r+0x334>
 8004612:	4698      	mov	r8, r3
 8004614:	9304      	str	r3, [sp, #16]
 8004616:	2200      	movs	r2, #0
 8004618:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800461a:	6072      	str	r2, [r6, #4]
 800461c:	2204      	movs	r2, #4
 800461e:	f102 0014 	add.w	r0, r2, #20
 8004622:	4298      	cmp	r0, r3
 8004624:	6871      	ldr	r1, [r6, #4]
 8004626:	d96e      	bls.n	8004706 <_dtoa_r+0x33e>
 8004628:	4620      	mov	r0, r4
 800462a:	f000 fca7 	bl	8004f7c <_Balloc>
 800462e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004630:	6030      	str	r0, [r6, #0]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f1b8 0f0e 	cmp.w	r8, #14
 8004638:	9306      	str	r3, [sp, #24]
 800463a:	f200 80ed 	bhi.w	8004818 <_dtoa_r+0x450>
 800463e:	2d00      	cmp	r5, #0
 8004640:	f000 80ea 	beq.w	8004818 <_dtoa_r+0x450>
 8004644:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004648:	f1ba 0f00 	cmp.w	sl, #0
 800464c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8004650:	dd77      	ble.n	8004742 <_dtoa_r+0x37a>
 8004652:	4a28      	ldr	r2, [pc, #160]	; (80046f4 <_dtoa_r+0x32c>)
 8004654:	f00a 030f 	and.w	r3, sl, #15
 8004658:	ea4f 162a 	mov.w	r6, sl, asr #4
 800465c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004660:	06f0      	lsls	r0, r6, #27
 8004662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004666:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800466a:	d568      	bpl.n	800473e <_dtoa_r+0x376>
 800466c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004670:	4b21      	ldr	r3, [pc, #132]	; (80046f8 <_dtoa_r+0x330>)
 8004672:	2503      	movs	r5, #3
 8004674:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004678:	f7fc f858 	bl	800072c <__aeabi_ddiv>
 800467c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004680:	f006 060f 	and.w	r6, r6, #15
 8004684:	4f1c      	ldr	r7, [pc, #112]	; (80046f8 <_dtoa_r+0x330>)
 8004686:	e04f      	b.n	8004728 <_dtoa_r+0x360>
 8004688:	2301      	movs	r3, #1
 800468a:	9309      	str	r3, [sp, #36]	; 0x24
 800468c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800468e:	4453      	add	r3, sl
 8004690:	f103 0801 	add.w	r8, r3, #1
 8004694:	9304      	str	r3, [sp, #16]
 8004696:	4643      	mov	r3, r8
 8004698:	2b01      	cmp	r3, #1
 800469a:	bfb8      	it	lt
 800469c:	2301      	movlt	r3, #1
 800469e:	e7ba      	b.n	8004616 <_dtoa_r+0x24e>
 80046a0:	2300      	movs	r3, #0
 80046a2:	e7b2      	b.n	800460a <_dtoa_r+0x242>
 80046a4:	2300      	movs	r3, #0
 80046a6:	e7f0      	b.n	800468a <_dtoa_r+0x2c2>
 80046a8:	2501      	movs	r5, #1
 80046aa:	2300      	movs	r3, #0
 80046ac:	9509      	str	r5, [sp, #36]	; 0x24
 80046ae:	931e      	str	r3, [sp, #120]	; 0x78
 80046b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80046b4:	2200      	movs	r2, #0
 80046b6:	9304      	str	r3, [sp, #16]
 80046b8:	4698      	mov	r8, r3
 80046ba:	2312      	movs	r3, #18
 80046bc:	921f      	str	r2, [sp, #124]	; 0x7c
 80046be:	e7aa      	b.n	8004616 <_dtoa_r+0x24e>
 80046c0:	2301      	movs	r3, #1
 80046c2:	9309      	str	r3, [sp, #36]	; 0x24
 80046c4:	e7f4      	b.n	80046b0 <_dtoa_r+0x2e8>
 80046c6:	bf00      	nop
 80046c8:	636f4361 	.word	0x636f4361
 80046cc:	3fd287a7 	.word	0x3fd287a7
 80046d0:	8b60c8b3 	.word	0x8b60c8b3
 80046d4:	3fc68a28 	.word	0x3fc68a28
 80046d8:	509f79fb 	.word	0x509f79fb
 80046dc:	3fd34413 	.word	0x3fd34413
 80046e0:	7ff00000 	.word	0x7ff00000
 80046e4:	08005935 	.word	0x08005935
 80046e8:	0800592c 	.word	0x0800592c
 80046ec:	08005909 	.word	0x08005909
 80046f0:	3ff80000 	.word	0x3ff80000
 80046f4:	08005970 	.word	0x08005970
 80046f8:	08005948 	.word	0x08005948
 80046fc:	2301      	movs	r3, #1
 80046fe:	9304      	str	r3, [sp, #16]
 8004700:	4698      	mov	r8, r3
 8004702:	461a      	mov	r2, r3
 8004704:	e7da      	b.n	80046bc <_dtoa_r+0x2f4>
 8004706:	3101      	adds	r1, #1
 8004708:	6071      	str	r1, [r6, #4]
 800470a:	0052      	lsls	r2, r2, #1
 800470c:	e787      	b.n	800461e <_dtoa_r+0x256>
 800470e:	07f1      	lsls	r1, r6, #31
 8004710:	d508      	bpl.n	8004724 <_dtoa_r+0x35c>
 8004712:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004716:	e9d7 2300 	ldrd	r2, r3, [r7]
 800471a:	f7fb fedd 	bl	80004d8 <__aeabi_dmul>
 800471e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004722:	3501      	adds	r5, #1
 8004724:	1076      	asrs	r6, r6, #1
 8004726:	3708      	adds	r7, #8
 8004728:	2e00      	cmp	r6, #0
 800472a:	d1f0      	bne.n	800470e <_dtoa_r+0x346>
 800472c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004730:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004734:	f7fb fffa 	bl	800072c <__aeabi_ddiv>
 8004738:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800473c:	e01b      	b.n	8004776 <_dtoa_r+0x3ae>
 800473e:	2502      	movs	r5, #2
 8004740:	e7a0      	b.n	8004684 <_dtoa_r+0x2bc>
 8004742:	f000 80a4 	beq.w	800488e <_dtoa_r+0x4c6>
 8004746:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800474a:	f1ca 0600 	rsb	r6, sl, #0
 800474e:	4ba0      	ldr	r3, [pc, #640]	; (80049d0 <_dtoa_r+0x608>)
 8004750:	f006 020f 	and.w	r2, r6, #15
 8004754:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800475c:	f7fb febc 	bl	80004d8 <__aeabi_dmul>
 8004760:	2502      	movs	r5, #2
 8004762:	2300      	movs	r3, #0
 8004764:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004768:	4f9a      	ldr	r7, [pc, #616]	; (80049d4 <_dtoa_r+0x60c>)
 800476a:	1136      	asrs	r6, r6, #4
 800476c:	2e00      	cmp	r6, #0
 800476e:	f040 8083 	bne.w	8004878 <_dtoa_r+0x4b0>
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1e0      	bne.n	8004738 <_dtoa_r+0x370>
 8004776:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004778:	2b00      	cmp	r3, #0
 800477a:	f000 808a 	beq.w	8004892 <_dtoa_r+0x4ca>
 800477e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004782:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004786:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800478a:	2200      	movs	r2, #0
 800478c:	4b92      	ldr	r3, [pc, #584]	; (80049d8 <_dtoa_r+0x610>)
 800478e:	f7fc f915 	bl	80009bc <__aeabi_dcmplt>
 8004792:	2800      	cmp	r0, #0
 8004794:	d07d      	beq.n	8004892 <_dtoa_r+0x4ca>
 8004796:	f1b8 0f00 	cmp.w	r8, #0
 800479a:	d07a      	beq.n	8004892 <_dtoa_r+0x4ca>
 800479c:	9b04      	ldr	r3, [sp, #16]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	dd36      	ble.n	8004810 <_dtoa_r+0x448>
 80047a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80047a6:	2200      	movs	r2, #0
 80047a8:	4b8c      	ldr	r3, [pc, #560]	; (80049dc <_dtoa_r+0x614>)
 80047aa:	f7fb fe95 	bl	80004d8 <__aeabi_dmul>
 80047ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80047b2:	9e04      	ldr	r6, [sp, #16]
 80047b4:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 80047b8:	3501      	adds	r5, #1
 80047ba:	4628      	mov	r0, r5
 80047bc:	f7fb fe22 	bl	8000404 <__aeabi_i2d>
 80047c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80047c4:	f7fb fe88 	bl	80004d8 <__aeabi_dmul>
 80047c8:	2200      	movs	r2, #0
 80047ca:	4b85      	ldr	r3, [pc, #532]	; (80049e0 <_dtoa_r+0x618>)
 80047cc:	f7fb fcce 	bl	800016c <__adddf3>
 80047d0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80047d4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80047d8:	950b      	str	r5, [sp, #44]	; 0x2c
 80047da:	2e00      	cmp	r6, #0
 80047dc:	d15c      	bne.n	8004898 <_dtoa_r+0x4d0>
 80047de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80047e2:	2200      	movs	r2, #0
 80047e4:	4b7f      	ldr	r3, [pc, #508]	; (80049e4 <_dtoa_r+0x61c>)
 80047e6:	f7fb fcbf 	bl	8000168 <__aeabi_dsub>
 80047ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80047ec:	462b      	mov	r3, r5
 80047ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80047f2:	f7fc f901 	bl	80009f8 <__aeabi_dcmpgt>
 80047f6:	2800      	cmp	r0, #0
 80047f8:	f040 8281 	bne.w	8004cfe <_dtoa_r+0x936>
 80047fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004800:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004802:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004806:	f7fc f8d9 	bl	80009bc <__aeabi_dcmplt>
 800480a:	2800      	cmp	r0, #0
 800480c:	f040 8275 	bne.w	8004cfa <_dtoa_r+0x932>
 8004810:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8004814:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004818:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800481a:	2b00      	cmp	r3, #0
 800481c:	f2c0 814b 	blt.w	8004ab6 <_dtoa_r+0x6ee>
 8004820:	f1ba 0f0e 	cmp.w	sl, #14
 8004824:	f300 8147 	bgt.w	8004ab6 <_dtoa_r+0x6ee>
 8004828:	4b69      	ldr	r3, [pc, #420]	; (80049d0 <_dtoa_r+0x608>)
 800482a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800482e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004832:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004836:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004838:	2b00      	cmp	r3, #0
 800483a:	f280 80d7 	bge.w	80049ec <_dtoa_r+0x624>
 800483e:	f1b8 0f00 	cmp.w	r8, #0
 8004842:	f300 80d3 	bgt.w	80049ec <_dtoa_r+0x624>
 8004846:	f040 8257 	bne.w	8004cf8 <_dtoa_r+0x930>
 800484a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800484e:	2200      	movs	r2, #0
 8004850:	4b64      	ldr	r3, [pc, #400]	; (80049e4 <_dtoa_r+0x61c>)
 8004852:	f7fb fe41 	bl	80004d8 <__aeabi_dmul>
 8004856:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800485a:	f7fc f8c3 	bl	80009e4 <__aeabi_dcmpge>
 800485e:	4646      	mov	r6, r8
 8004860:	4647      	mov	r7, r8
 8004862:	2800      	cmp	r0, #0
 8004864:	f040 822d 	bne.w	8004cc2 <_dtoa_r+0x8fa>
 8004868:	9b06      	ldr	r3, [sp, #24]
 800486a:	9a06      	ldr	r2, [sp, #24]
 800486c:	1c5d      	adds	r5, r3, #1
 800486e:	2331      	movs	r3, #49	; 0x31
 8004870:	f10a 0a01 	add.w	sl, sl, #1
 8004874:	7013      	strb	r3, [r2, #0]
 8004876:	e228      	b.n	8004cca <_dtoa_r+0x902>
 8004878:	07f2      	lsls	r2, r6, #31
 800487a:	d505      	bpl.n	8004888 <_dtoa_r+0x4c0>
 800487c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004880:	f7fb fe2a 	bl	80004d8 <__aeabi_dmul>
 8004884:	2301      	movs	r3, #1
 8004886:	3501      	adds	r5, #1
 8004888:	1076      	asrs	r6, r6, #1
 800488a:	3708      	adds	r7, #8
 800488c:	e76e      	b.n	800476c <_dtoa_r+0x3a4>
 800488e:	2502      	movs	r5, #2
 8004890:	e771      	b.n	8004776 <_dtoa_r+0x3ae>
 8004892:	4657      	mov	r7, sl
 8004894:	4646      	mov	r6, r8
 8004896:	e790      	b.n	80047ba <_dtoa_r+0x3f2>
 8004898:	4b4d      	ldr	r3, [pc, #308]	; (80049d0 <_dtoa_r+0x608>)
 800489a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800489e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80048a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d048      	beq.n	800493a <_dtoa_r+0x572>
 80048a8:	4602      	mov	r2, r0
 80048aa:	460b      	mov	r3, r1
 80048ac:	2000      	movs	r0, #0
 80048ae:	494e      	ldr	r1, [pc, #312]	; (80049e8 <_dtoa_r+0x620>)
 80048b0:	f7fb ff3c 	bl	800072c <__aeabi_ddiv>
 80048b4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80048b8:	f7fb fc56 	bl	8000168 <__aeabi_dsub>
 80048bc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80048c0:	9d06      	ldr	r5, [sp, #24]
 80048c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048c6:	f7fc f8b7 	bl	8000a38 <__aeabi_d2iz>
 80048ca:	9011      	str	r0, [sp, #68]	; 0x44
 80048cc:	f7fb fd9a 	bl	8000404 <__aeabi_i2d>
 80048d0:	4602      	mov	r2, r0
 80048d2:	460b      	mov	r3, r1
 80048d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048d8:	f7fb fc46 	bl	8000168 <__aeabi_dsub>
 80048dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80048de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048e2:	3330      	adds	r3, #48	; 0x30
 80048e4:	f805 3b01 	strb.w	r3, [r5], #1
 80048e8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80048ec:	f7fc f866 	bl	80009bc <__aeabi_dcmplt>
 80048f0:	2800      	cmp	r0, #0
 80048f2:	d163      	bne.n	80049bc <_dtoa_r+0x5f4>
 80048f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80048f8:	2000      	movs	r0, #0
 80048fa:	4937      	ldr	r1, [pc, #220]	; (80049d8 <_dtoa_r+0x610>)
 80048fc:	f7fb fc34 	bl	8000168 <__aeabi_dsub>
 8004900:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004904:	f7fc f85a 	bl	80009bc <__aeabi_dcmplt>
 8004908:	2800      	cmp	r0, #0
 800490a:	f040 80b5 	bne.w	8004a78 <_dtoa_r+0x6b0>
 800490e:	9b06      	ldr	r3, [sp, #24]
 8004910:	1aeb      	subs	r3, r5, r3
 8004912:	429e      	cmp	r6, r3
 8004914:	f77f af7c 	ble.w	8004810 <_dtoa_r+0x448>
 8004918:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800491c:	2200      	movs	r2, #0
 800491e:	4b2f      	ldr	r3, [pc, #188]	; (80049dc <_dtoa_r+0x614>)
 8004920:	f7fb fdda 	bl	80004d8 <__aeabi_dmul>
 8004924:	2200      	movs	r2, #0
 8004926:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800492a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800492e:	4b2b      	ldr	r3, [pc, #172]	; (80049dc <_dtoa_r+0x614>)
 8004930:	f7fb fdd2 	bl	80004d8 <__aeabi_dmul>
 8004934:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004938:	e7c3      	b.n	80048c2 <_dtoa_r+0x4fa>
 800493a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800493e:	f7fb fdcb 	bl	80004d8 <__aeabi_dmul>
 8004942:	9b06      	ldr	r3, [sp, #24]
 8004944:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004948:	199d      	adds	r5, r3, r6
 800494a:	461e      	mov	r6, r3
 800494c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004950:	f7fc f872 	bl	8000a38 <__aeabi_d2iz>
 8004954:	9011      	str	r0, [sp, #68]	; 0x44
 8004956:	f7fb fd55 	bl	8000404 <__aeabi_i2d>
 800495a:	4602      	mov	r2, r0
 800495c:	460b      	mov	r3, r1
 800495e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004962:	f7fb fc01 	bl	8000168 <__aeabi_dsub>
 8004966:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004968:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800496c:	3330      	adds	r3, #48	; 0x30
 800496e:	f806 3b01 	strb.w	r3, [r6], #1
 8004972:	42ae      	cmp	r6, r5
 8004974:	f04f 0200 	mov.w	r2, #0
 8004978:	d124      	bne.n	80049c4 <_dtoa_r+0x5fc>
 800497a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800497e:	4b1a      	ldr	r3, [pc, #104]	; (80049e8 <_dtoa_r+0x620>)
 8004980:	f7fb fbf4 	bl	800016c <__adddf3>
 8004984:	4602      	mov	r2, r0
 8004986:	460b      	mov	r3, r1
 8004988:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800498c:	f7fc f834 	bl	80009f8 <__aeabi_dcmpgt>
 8004990:	2800      	cmp	r0, #0
 8004992:	d171      	bne.n	8004a78 <_dtoa_r+0x6b0>
 8004994:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004998:	2000      	movs	r0, #0
 800499a:	4913      	ldr	r1, [pc, #76]	; (80049e8 <_dtoa_r+0x620>)
 800499c:	f7fb fbe4 	bl	8000168 <__aeabi_dsub>
 80049a0:	4602      	mov	r2, r0
 80049a2:	460b      	mov	r3, r1
 80049a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80049a8:	f7fc f808 	bl	80009bc <__aeabi_dcmplt>
 80049ac:	2800      	cmp	r0, #0
 80049ae:	f43f af2f 	beq.w	8004810 <_dtoa_r+0x448>
 80049b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80049b6:	1e6a      	subs	r2, r5, #1
 80049b8:	2b30      	cmp	r3, #48	; 0x30
 80049ba:	d001      	beq.n	80049c0 <_dtoa_r+0x5f8>
 80049bc:	46ba      	mov	sl, r7
 80049be:	e04a      	b.n	8004a56 <_dtoa_r+0x68e>
 80049c0:	4615      	mov	r5, r2
 80049c2:	e7f6      	b.n	80049b2 <_dtoa_r+0x5ea>
 80049c4:	4b05      	ldr	r3, [pc, #20]	; (80049dc <_dtoa_r+0x614>)
 80049c6:	f7fb fd87 	bl	80004d8 <__aeabi_dmul>
 80049ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80049ce:	e7bd      	b.n	800494c <_dtoa_r+0x584>
 80049d0:	08005970 	.word	0x08005970
 80049d4:	08005948 	.word	0x08005948
 80049d8:	3ff00000 	.word	0x3ff00000
 80049dc:	40240000 	.word	0x40240000
 80049e0:	401c0000 	.word	0x401c0000
 80049e4:	40140000 	.word	0x40140000
 80049e8:	3fe00000 	.word	0x3fe00000
 80049ec:	9d06      	ldr	r5, [sp, #24]
 80049ee:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80049f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049f6:	4630      	mov	r0, r6
 80049f8:	4639      	mov	r1, r7
 80049fa:	f7fb fe97 	bl	800072c <__aeabi_ddiv>
 80049fe:	f7fc f81b 	bl	8000a38 <__aeabi_d2iz>
 8004a02:	4681      	mov	r9, r0
 8004a04:	f7fb fcfe 	bl	8000404 <__aeabi_i2d>
 8004a08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a0c:	f7fb fd64 	bl	80004d8 <__aeabi_dmul>
 8004a10:	4602      	mov	r2, r0
 8004a12:	460b      	mov	r3, r1
 8004a14:	4630      	mov	r0, r6
 8004a16:	4639      	mov	r1, r7
 8004a18:	f7fb fba6 	bl	8000168 <__aeabi_dsub>
 8004a1c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8004a20:	f805 6b01 	strb.w	r6, [r5], #1
 8004a24:	9e06      	ldr	r6, [sp, #24]
 8004a26:	4602      	mov	r2, r0
 8004a28:	1bae      	subs	r6, r5, r6
 8004a2a:	45b0      	cmp	r8, r6
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	d135      	bne.n	8004a9c <_dtoa_r+0x6d4>
 8004a30:	f7fb fb9c 	bl	800016c <__adddf3>
 8004a34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a38:	4606      	mov	r6, r0
 8004a3a:	460f      	mov	r7, r1
 8004a3c:	f7fb ffdc 	bl	80009f8 <__aeabi_dcmpgt>
 8004a40:	b9c8      	cbnz	r0, 8004a76 <_dtoa_r+0x6ae>
 8004a42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a46:	4630      	mov	r0, r6
 8004a48:	4639      	mov	r1, r7
 8004a4a:	f7fb ffad 	bl	80009a8 <__aeabi_dcmpeq>
 8004a4e:	b110      	cbz	r0, 8004a56 <_dtoa_r+0x68e>
 8004a50:	f019 0f01 	tst.w	r9, #1
 8004a54:	d10f      	bne.n	8004a76 <_dtoa_r+0x6ae>
 8004a56:	4659      	mov	r1, fp
 8004a58:	4620      	mov	r0, r4
 8004a5a:	f000 fac3 	bl	8004fe4 <_Bfree>
 8004a5e:	2300      	movs	r3, #0
 8004a60:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004a62:	702b      	strb	r3, [r5, #0]
 8004a64:	f10a 0301 	add.w	r3, sl, #1
 8004a68:	6013      	str	r3, [r2, #0]
 8004a6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f43f acf3 	beq.w	8004458 <_dtoa_r+0x90>
 8004a72:	601d      	str	r5, [r3, #0]
 8004a74:	e4f0      	b.n	8004458 <_dtoa_r+0x90>
 8004a76:	4657      	mov	r7, sl
 8004a78:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004a7c:	1e6b      	subs	r3, r5, #1
 8004a7e:	2a39      	cmp	r2, #57	; 0x39
 8004a80:	d106      	bne.n	8004a90 <_dtoa_r+0x6c8>
 8004a82:	9a06      	ldr	r2, [sp, #24]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d107      	bne.n	8004a98 <_dtoa_r+0x6d0>
 8004a88:	2330      	movs	r3, #48	; 0x30
 8004a8a:	7013      	strb	r3, [r2, #0]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	3701      	adds	r7, #1
 8004a90:	781a      	ldrb	r2, [r3, #0]
 8004a92:	3201      	adds	r2, #1
 8004a94:	701a      	strb	r2, [r3, #0]
 8004a96:	e791      	b.n	80049bc <_dtoa_r+0x5f4>
 8004a98:	461d      	mov	r5, r3
 8004a9a:	e7ed      	b.n	8004a78 <_dtoa_r+0x6b0>
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	4b99      	ldr	r3, [pc, #612]	; (8004d04 <_dtoa_r+0x93c>)
 8004aa0:	f7fb fd1a 	bl	80004d8 <__aeabi_dmul>
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	4606      	mov	r6, r0
 8004aaa:	460f      	mov	r7, r1
 8004aac:	f7fb ff7c 	bl	80009a8 <__aeabi_dcmpeq>
 8004ab0:	2800      	cmp	r0, #0
 8004ab2:	d09e      	beq.n	80049f2 <_dtoa_r+0x62a>
 8004ab4:	e7cf      	b.n	8004a56 <_dtoa_r+0x68e>
 8004ab6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ab8:	2a00      	cmp	r2, #0
 8004aba:	f000 8088 	beq.w	8004bce <_dtoa_r+0x806>
 8004abe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004ac0:	2a01      	cmp	r2, #1
 8004ac2:	dc6d      	bgt.n	8004ba0 <_dtoa_r+0x7d8>
 8004ac4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004ac6:	2a00      	cmp	r2, #0
 8004ac8:	d066      	beq.n	8004b98 <_dtoa_r+0x7d0>
 8004aca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004ace:	464d      	mov	r5, r9
 8004ad0:	9e08      	ldr	r6, [sp, #32]
 8004ad2:	9a07      	ldr	r2, [sp, #28]
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	441a      	add	r2, r3
 8004ad8:	4620      	mov	r0, r4
 8004ada:	4499      	add	r9, r3
 8004adc:	9207      	str	r2, [sp, #28]
 8004ade:	f000 fb21 	bl	8005124 <__i2b>
 8004ae2:	4607      	mov	r7, r0
 8004ae4:	2d00      	cmp	r5, #0
 8004ae6:	dd0b      	ble.n	8004b00 <_dtoa_r+0x738>
 8004ae8:	9b07      	ldr	r3, [sp, #28]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	dd08      	ble.n	8004b00 <_dtoa_r+0x738>
 8004aee:	42ab      	cmp	r3, r5
 8004af0:	bfa8      	it	ge
 8004af2:	462b      	movge	r3, r5
 8004af4:	9a07      	ldr	r2, [sp, #28]
 8004af6:	eba9 0903 	sub.w	r9, r9, r3
 8004afa:	1aed      	subs	r5, r5, r3
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	9307      	str	r3, [sp, #28]
 8004b00:	9b08      	ldr	r3, [sp, #32]
 8004b02:	b1eb      	cbz	r3, 8004b40 <_dtoa_r+0x778>
 8004b04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d065      	beq.n	8004bd6 <_dtoa_r+0x80e>
 8004b0a:	b18e      	cbz	r6, 8004b30 <_dtoa_r+0x768>
 8004b0c:	4639      	mov	r1, r7
 8004b0e:	4632      	mov	r2, r6
 8004b10:	4620      	mov	r0, r4
 8004b12:	f000 fba5 	bl	8005260 <__pow5mult>
 8004b16:	465a      	mov	r2, fp
 8004b18:	4601      	mov	r1, r0
 8004b1a:	4607      	mov	r7, r0
 8004b1c:	4620      	mov	r0, r4
 8004b1e:	f000 fb0a 	bl	8005136 <__multiply>
 8004b22:	4659      	mov	r1, fp
 8004b24:	900a      	str	r0, [sp, #40]	; 0x28
 8004b26:	4620      	mov	r0, r4
 8004b28:	f000 fa5c 	bl	8004fe4 <_Bfree>
 8004b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b2e:	469b      	mov	fp, r3
 8004b30:	9b08      	ldr	r3, [sp, #32]
 8004b32:	1b9a      	subs	r2, r3, r6
 8004b34:	d004      	beq.n	8004b40 <_dtoa_r+0x778>
 8004b36:	4659      	mov	r1, fp
 8004b38:	4620      	mov	r0, r4
 8004b3a:	f000 fb91 	bl	8005260 <__pow5mult>
 8004b3e:	4683      	mov	fp, r0
 8004b40:	2101      	movs	r1, #1
 8004b42:	4620      	mov	r0, r4
 8004b44:	f000 faee 	bl	8005124 <__i2b>
 8004b48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b4a:	4606      	mov	r6, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 81c6 	beq.w	8004ede <_dtoa_r+0xb16>
 8004b52:	461a      	mov	r2, r3
 8004b54:	4601      	mov	r1, r0
 8004b56:	4620      	mov	r0, r4
 8004b58:	f000 fb82 	bl	8005260 <__pow5mult>
 8004b5c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004b5e:	4606      	mov	r6, r0
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	dc3e      	bgt.n	8004be2 <_dtoa_r+0x81a>
 8004b64:	9b02      	ldr	r3, [sp, #8]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d137      	bne.n	8004bda <_dtoa_r+0x812>
 8004b6a:	9b03      	ldr	r3, [sp, #12]
 8004b6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d134      	bne.n	8004bde <_dtoa_r+0x816>
 8004b74:	9b03      	ldr	r3, [sp, #12]
 8004b76:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004b7a:	0d1b      	lsrs	r3, r3, #20
 8004b7c:	051b      	lsls	r3, r3, #20
 8004b7e:	b12b      	cbz	r3, 8004b8c <_dtoa_r+0x7c4>
 8004b80:	9b07      	ldr	r3, [sp, #28]
 8004b82:	f109 0901 	add.w	r9, r9, #1
 8004b86:	3301      	adds	r3, #1
 8004b88:	9307      	str	r3, [sp, #28]
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	9308      	str	r3, [sp, #32]
 8004b8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d128      	bne.n	8004be6 <_dtoa_r+0x81e>
 8004b94:	2001      	movs	r0, #1
 8004b96:	e02e      	b.n	8004bf6 <_dtoa_r+0x82e>
 8004b98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004b9a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004b9e:	e796      	b.n	8004ace <_dtoa_r+0x706>
 8004ba0:	9b08      	ldr	r3, [sp, #32]
 8004ba2:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8004ba6:	42b3      	cmp	r3, r6
 8004ba8:	bfb7      	itett	lt
 8004baa:	9b08      	ldrlt	r3, [sp, #32]
 8004bac:	1b9e      	subge	r6, r3, r6
 8004bae:	1af2      	sublt	r2, r6, r3
 8004bb0:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8004bb2:	bfbf      	itttt	lt
 8004bb4:	9608      	strlt	r6, [sp, #32]
 8004bb6:	189b      	addlt	r3, r3, r2
 8004bb8:	930c      	strlt	r3, [sp, #48]	; 0x30
 8004bba:	2600      	movlt	r6, #0
 8004bbc:	f1b8 0f00 	cmp.w	r8, #0
 8004bc0:	bfb9      	ittee	lt
 8004bc2:	eba9 0508 	sublt.w	r5, r9, r8
 8004bc6:	2300      	movlt	r3, #0
 8004bc8:	464d      	movge	r5, r9
 8004bca:	4643      	movge	r3, r8
 8004bcc:	e781      	b.n	8004ad2 <_dtoa_r+0x70a>
 8004bce:	9e08      	ldr	r6, [sp, #32]
 8004bd0:	464d      	mov	r5, r9
 8004bd2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004bd4:	e786      	b.n	8004ae4 <_dtoa_r+0x71c>
 8004bd6:	9a08      	ldr	r2, [sp, #32]
 8004bd8:	e7ad      	b.n	8004b36 <_dtoa_r+0x76e>
 8004bda:	2300      	movs	r3, #0
 8004bdc:	e7d6      	b.n	8004b8c <_dtoa_r+0x7c4>
 8004bde:	9b02      	ldr	r3, [sp, #8]
 8004be0:	e7d4      	b.n	8004b8c <_dtoa_r+0x7c4>
 8004be2:	2300      	movs	r3, #0
 8004be4:	9308      	str	r3, [sp, #32]
 8004be6:	6933      	ldr	r3, [r6, #16]
 8004be8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004bec:	6918      	ldr	r0, [r3, #16]
 8004bee:	f000 fa4b 	bl	8005088 <__hi0bits>
 8004bf2:	f1c0 0020 	rsb	r0, r0, #32
 8004bf6:	9b07      	ldr	r3, [sp, #28]
 8004bf8:	4418      	add	r0, r3
 8004bfa:	f010 001f 	ands.w	r0, r0, #31
 8004bfe:	d047      	beq.n	8004c90 <_dtoa_r+0x8c8>
 8004c00:	f1c0 0320 	rsb	r3, r0, #32
 8004c04:	2b04      	cmp	r3, #4
 8004c06:	dd3b      	ble.n	8004c80 <_dtoa_r+0x8b8>
 8004c08:	9b07      	ldr	r3, [sp, #28]
 8004c0a:	f1c0 001c 	rsb	r0, r0, #28
 8004c0e:	4481      	add	r9, r0
 8004c10:	4405      	add	r5, r0
 8004c12:	4403      	add	r3, r0
 8004c14:	9307      	str	r3, [sp, #28]
 8004c16:	f1b9 0f00 	cmp.w	r9, #0
 8004c1a:	dd05      	ble.n	8004c28 <_dtoa_r+0x860>
 8004c1c:	4659      	mov	r1, fp
 8004c1e:	464a      	mov	r2, r9
 8004c20:	4620      	mov	r0, r4
 8004c22:	f000 fb6b 	bl	80052fc <__lshift>
 8004c26:	4683      	mov	fp, r0
 8004c28:	9b07      	ldr	r3, [sp, #28]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	dd05      	ble.n	8004c3a <_dtoa_r+0x872>
 8004c2e:	4631      	mov	r1, r6
 8004c30:	461a      	mov	r2, r3
 8004c32:	4620      	mov	r0, r4
 8004c34:	f000 fb62 	bl	80052fc <__lshift>
 8004c38:	4606      	mov	r6, r0
 8004c3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c3c:	b353      	cbz	r3, 8004c94 <_dtoa_r+0x8cc>
 8004c3e:	4631      	mov	r1, r6
 8004c40:	4658      	mov	r0, fp
 8004c42:	f000 fbaf 	bl	80053a4 <__mcmp>
 8004c46:	2800      	cmp	r0, #0
 8004c48:	da24      	bge.n	8004c94 <_dtoa_r+0x8cc>
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	4659      	mov	r1, fp
 8004c4e:	220a      	movs	r2, #10
 8004c50:	4620      	mov	r0, r4
 8004c52:	f000 f9de 	bl	8005012 <__multadd>
 8004c56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c58:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004c5c:	4683      	mov	fp, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	f000 8144 	beq.w	8004eec <_dtoa_r+0xb24>
 8004c64:	2300      	movs	r3, #0
 8004c66:	4639      	mov	r1, r7
 8004c68:	220a      	movs	r2, #10
 8004c6a:	4620      	mov	r0, r4
 8004c6c:	f000 f9d1 	bl	8005012 <__multadd>
 8004c70:	9b04      	ldr	r3, [sp, #16]
 8004c72:	4607      	mov	r7, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	dc4d      	bgt.n	8004d14 <_dtoa_r+0x94c>
 8004c78:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	dd4a      	ble.n	8004d14 <_dtoa_r+0x94c>
 8004c7e:	e011      	b.n	8004ca4 <_dtoa_r+0x8dc>
 8004c80:	d0c9      	beq.n	8004c16 <_dtoa_r+0x84e>
 8004c82:	9a07      	ldr	r2, [sp, #28]
 8004c84:	331c      	adds	r3, #28
 8004c86:	441a      	add	r2, r3
 8004c88:	4499      	add	r9, r3
 8004c8a:	441d      	add	r5, r3
 8004c8c:	4613      	mov	r3, r2
 8004c8e:	e7c1      	b.n	8004c14 <_dtoa_r+0x84c>
 8004c90:	4603      	mov	r3, r0
 8004c92:	e7f6      	b.n	8004c82 <_dtoa_r+0x8ba>
 8004c94:	f1b8 0f00 	cmp.w	r8, #0
 8004c98:	dc36      	bgt.n	8004d08 <_dtoa_r+0x940>
 8004c9a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	dd33      	ble.n	8004d08 <_dtoa_r+0x940>
 8004ca0:	f8cd 8010 	str.w	r8, [sp, #16]
 8004ca4:	9b04      	ldr	r3, [sp, #16]
 8004ca6:	b963      	cbnz	r3, 8004cc2 <_dtoa_r+0x8fa>
 8004ca8:	4631      	mov	r1, r6
 8004caa:	2205      	movs	r2, #5
 8004cac:	4620      	mov	r0, r4
 8004cae:	f000 f9b0 	bl	8005012 <__multadd>
 8004cb2:	4601      	mov	r1, r0
 8004cb4:	4606      	mov	r6, r0
 8004cb6:	4658      	mov	r0, fp
 8004cb8:	f000 fb74 	bl	80053a4 <__mcmp>
 8004cbc:	2800      	cmp	r0, #0
 8004cbe:	f73f add3 	bgt.w	8004868 <_dtoa_r+0x4a0>
 8004cc2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004cc4:	9d06      	ldr	r5, [sp, #24]
 8004cc6:	ea6f 0a03 	mvn.w	sl, r3
 8004cca:	f04f 0900 	mov.w	r9, #0
 8004cce:	4631      	mov	r1, r6
 8004cd0:	4620      	mov	r0, r4
 8004cd2:	f000 f987 	bl	8004fe4 <_Bfree>
 8004cd6:	2f00      	cmp	r7, #0
 8004cd8:	f43f aebd 	beq.w	8004a56 <_dtoa_r+0x68e>
 8004cdc:	f1b9 0f00 	cmp.w	r9, #0
 8004ce0:	d005      	beq.n	8004cee <_dtoa_r+0x926>
 8004ce2:	45b9      	cmp	r9, r7
 8004ce4:	d003      	beq.n	8004cee <_dtoa_r+0x926>
 8004ce6:	4649      	mov	r1, r9
 8004ce8:	4620      	mov	r0, r4
 8004cea:	f000 f97b 	bl	8004fe4 <_Bfree>
 8004cee:	4639      	mov	r1, r7
 8004cf0:	4620      	mov	r0, r4
 8004cf2:	f000 f977 	bl	8004fe4 <_Bfree>
 8004cf6:	e6ae      	b.n	8004a56 <_dtoa_r+0x68e>
 8004cf8:	2600      	movs	r6, #0
 8004cfa:	4637      	mov	r7, r6
 8004cfc:	e7e1      	b.n	8004cc2 <_dtoa_r+0x8fa>
 8004cfe:	46ba      	mov	sl, r7
 8004d00:	4637      	mov	r7, r6
 8004d02:	e5b1      	b.n	8004868 <_dtoa_r+0x4a0>
 8004d04:	40240000 	.word	0x40240000
 8004d08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d0a:	f8cd 8010 	str.w	r8, [sp, #16]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	f000 80f3 	beq.w	8004efa <_dtoa_r+0xb32>
 8004d14:	2d00      	cmp	r5, #0
 8004d16:	dd05      	ble.n	8004d24 <_dtoa_r+0x95c>
 8004d18:	4639      	mov	r1, r7
 8004d1a:	462a      	mov	r2, r5
 8004d1c:	4620      	mov	r0, r4
 8004d1e:	f000 faed 	bl	80052fc <__lshift>
 8004d22:	4607      	mov	r7, r0
 8004d24:	9b08      	ldr	r3, [sp, #32]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d04c      	beq.n	8004dc4 <_dtoa_r+0x9fc>
 8004d2a:	6879      	ldr	r1, [r7, #4]
 8004d2c:	4620      	mov	r0, r4
 8004d2e:	f000 f925 	bl	8004f7c <_Balloc>
 8004d32:	4605      	mov	r5, r0
 8004d34:	693a      	ldr	r2, [r7, #16]
 8004d36:	f107 010c 	add.w	r1, r7, #12
 8004d3a:	3202      	adds	r2, #2
 8004d3c:	0092      	lsls	r2, r2, #2
 8004d3e:	300c      	adds	r0, #12
 8004d40:	f7fe fc8c 	bl	800365c <memcpy>
 8004d44:	2201      	movs	r2, #1
 8004d46:	4629      	mov	r1, r5
 8004d48:	4620      	mov	r0, r4
 8004d4a:	f000 fad7 	bl	80052fc <__lshift>
 8004d4e:	46b9      	mov	r9, r7
 8004d50:	4607      	mov	r7, r0
 8004d52:	9b06      	ldr	r3, [sp, #24]
 8004d54:	9307      	str	r3, [sp, #28]
 8004d56:	9b02      	ldr	r3, [sp, #8]
 8004d58:	f003 0301 	and.w	r3, r3, #1
 8004d5c:	9308      	str	r3, [sp, #32]
 8004d5e:	4631      	mov	r1, r6
 8004d60:	4658      	mov	r0, fp
 8004d62:	f7ff faa3 	bl	80042ac <quorem>
 8004d66:	4649      	mov	r1, r9
 8004d68:	4605      	mov	r5, r0
 8004d6a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004d6e:	4658      	mov	r0, fp
 8004d70:	f000 fb18 	bl	80053a4 <__mcmp>
 8004d74:	463a      	mov	r2, r7
 8004d76:	9002      	str	r0, [sp, #8]
 8004d78:	4631      	mov	r1, r6
 8004d7a:	4620      	mov	r0, r4
 8004d7c:	f000 fb2c 	bl	80053d8 <__mdiff>
 8004d80:	68c3      	ldr	r3, [r0, #12]
 8004d82:	4602      	mov	r2, r0
 8004d84:	bb03      	cbnz	r3, 8004dc8 <_dtoa_r+0xa00>
 8004d86:	4601      	mov	r1, r0
 8004d88:	9009      	str	r0, [sp, #36]	; 0x24
 8004d8a:	4658      	mov	r0, fp
 8004d8c:	f000 fb0a 	bl	80053a4 <__mcmp>
 8004d90:	4603      	mov	r3, r0
 8004d92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d94:	4611      	mov	r1, r2
 8004d96:	4620      	mov	r0, r4
 8004d98:	9309      	str	r3, [sp, #36]	; 0x24
 8004d9a:	f000 f923 	bl	8004fe4 <_Bfree>
 8004d9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004da0:	b9a3      	cbnz	r3, 8004dcc <_dtoa_r+0xa04>
 8004da2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004da4:	b992      	cbnz	r2, 8004dcc <_dtoa_r+0xa04>
 8004da6:	9a08      	ldr	r2, [sp, #32]
 8004da8:	b982      	cbnz	r2, 8004dcc <_dtoa_r+0xa04>
 8004daa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004dae:	d029      	beq.n	8004e04 <_dtoa_r+0xa3c>
 8004db0:	9b02      	ldr	r3, [sp, #8]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	dd01      	ble.n	8004dba <_dtoa_r+0x9f2>
 8004db6:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8004dba:	9b07      	ldr	r3, [sp, #28]
 8004dbc:	1c5d      	adds	r5, r3, #1
 8004dbe:	f883 8000 	strb.w	r8, [r3]
 8004dc2:	e784      	b.n	8004cce <_dtoa_r+0x906>
 8004dc4:	4638      	mov	r0, r7
 8004dc6:	e7c2      	b.n	8004d4e <_dtoa_r+0x986>
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e7e3      	b.n	8004d94 <_dtoa_r+0x9cc>
 8004dcc:	9a02      	ldr	r2, [sp, #8]
 8004dce:	2a00      	cmp	r2, #0
 8004dd0:	db04      	blt.n	8004ddc <_dtoa_r+0xa14>
 8004dd2:	d123      	bne.n	8004e1c <_dtoa_r+0xa54>
 8004dd4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004dd6:	bb0a      	cbnz	r2, 8004e1c <_dtoa_r+0xa54>
 8004dd8:	9a08      	ldr	r2, [sp, #32]
 8004dda:	b9fa      	cbnz	r2, 8004e1c <_dtoa_r+0xa54>
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	ddec      	ble.n	8004dba <_dtoa_r+0x9f2>
 8004de0:	4659      	mov	r1, fp
 8004de2:	2201      	movs	r2, #1
 8004de4:	4620      	mov	r0, r4
 8004de6:	f000 fa89 	bl	80052fc <__lshift>
 8004dea:	4631      	mov	r1, r6
 8004dec:	4683      	mov	fp, r0
 8004dee:	f000 fad9 	bl	80053a4 <__mcmp>
 8004df2:	2800      	cmp	r0, #0
 8004df4:	dc03      	bgt.n	8004dfe <_dtoa_r+0xa36>
 8004df6:	d1e0      	bne.n	8004dba <_dtoa_r+0x9f2>
 8004df8:	f018 0f01 	tst.w	r8, #1
 8004dfc:	d0dd      	beq.n	8004dba <_dtoa_r+0x9f2>
 8004dfe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004e02:	d1d8      	bne.n	8004db6 <_dtoa_r+0x9ee>
 8004e04:	9b07      	ldr	r3, [sp, #28]
 8004e06:	9a07      	ldr	r2, [sp, #28]
 8004e08:	1c5d      	adds	r5, r3, #1
 8004e0a:	2339      	movs	r3, #57	; 0x39
 8004e0c:	7013      	strb	r3, [r2, #0]
 8004e0e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004e12:	1e6a      	subs	r2, r5, #1
 8004e14:	2b39      	cmp	r3, #57	; 0x39
 8004e16:	d04d      	beq.n	8004eb4 <_dtoa_r+0xaec>
 8004e18:	3301      	adds	r3, #1
 8004e1a:	e052      	b.n	8004ec2 <_dtoa_r+0xafa>
 8004e1c:	9a07      	ldr	r2, [sp, #28]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f102 0501 	add.w	r5, r2, #1
 8004e24:	dd06      	ble.n	8004e34 <_dtoa_r+0xa6c>
 8004e26:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004e2a:	d0eb      	beq.n	8004e04 <_dtoa_r+0xa3c>
 8004e2c:	f108 0801 	add.w	r8, r8, #1
 8004e30:	9b07      	ldr	r3, [sp, #28]
 8004e32:	e7c4      	b.n	8004dbe <_dtoa_r+0x9f6>
 8004e34:	9b06      	ldr	r3, [sp, #24]
 8004e36:	9a04      	ldr	r2, [sp, #16]
 8004e38:	1aeb      	subs	r3, r5, r3
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	f805 8c01 	strb.w	r8, [r5, #-1]
 8004e40:	d021      	beq.n	8004e86 <_dtoa_r+0xabe>
 8004e42:	4659      	mov	r1, fp
 8004e44:	2300      	movs	r3, #0
 8004e46:	220a      	movs	r2, #10
 8004e48:	4620      	mov	r0, r4
 8004e4a:	f000 f8e2 	bl	8005012 <__multadd>
 8004e4e:	45b9      	cmp	r9, r7
 8004e50:	4683      	mov	fp, r0
 8004e52:	f04f 0300 	mov.w	r3, #0
 8004e56:	f04f 020a 	mov.w	r2, #10
 8004e5a:	4649      	mov	r1, r9
 8004e5c:	4620      	mov	r0, r4
 8004e5e:	d105      	bne.n	8004e6c <_dtoa_r+0xaa4>
 8004e60:	f000 f8d7 	bl	8005012 <__multadd>
 8004e64:	4681      	mov	r9, r0
 8004e66:	4607      	mov	r7, r0
 8004e68:	9507      	str	r5, [sp, #28]
 8004e6a:	e778      	b.n	8004d5e <_dtoa_r+0x996>
 8004e6c:	f000 f8d1 	bl	8005012 <__multadd>
 8004e70:	4639      	mov	r1, r7
 8004e72:	4681      	mov	r9, r0
 8004e74:	2300      	movs	r3, #0
 8004e76:	220a      	movs	r2, #10
 8004e78:	4620      	mov	r0, r4
 8004e7a:	f000 f8ca 	bl	8005012 <__multadd>
 8004e7e:	4607      	mov	r7, r0
 8004e80:	e7f2      	b.n	8004e68 <_dtoa_r+0xaa0>
 8004e82:	f04f 0900 	mov.w	r9, #0
 8004e86:	4659      	mov	r1, fp
 8004e88:	2201      	movs	r2, #1
 8004e8a:	4620      	mov	r0, r4
 8004e8c:	f000 fa36 	bl	80052fc <__lshift>
 8004e90:	4631      	mov	r1, r6
 8004e92:	4683      	mov	fp, r0
 8004e94:	f000 fa86 	bl	80053a4 <__mcmp>
 8004e98:	2800      	cmp	r0, #0
 8004e9a:	dcb8      	bgt.n	8004e0e <_dtoa_r+0xa46>
 8004e9c:	d102      	bne.n	8004ea4 <_dtoa_r+0xadc>
 8004e9e:	f018 0f01 	tst.w	r8, #1
 8004ea2:	d1b4      	bne.n	8004e0e <_dtoa_r+0xa46>
 8004ea4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004ea8:	1e6a      	subs	r2, r5, #1
 8004eaa:	2b30      	cmp	r3, #48	; 0x30
 8004eac:	f47f af0f 	bne.w	8004cce <_dtoa_r+0x906>
 8004eb0:	4615      	mov	r5, r2
 8004eb2:	e7f7      	b.n	8004ea4 <_dtoa_r+0xadc>
 8004eb4:	9b06      	ldr	r3, [sp, #24]
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d105      	bne.n	8004ec6 <_dtoa_r+0xafe>
 8004eba:	2331      	movs	r3, #49	; 0x31
 8004ebc:	9a06      	ldr	r2, [sp, #24]
 8004ebe:	f10a 0a01 	add.w	sl, sl, #1
 8004ec2:	7013      	strb	r3, [r2, #0]
 8004ec4:	e703      	b.n	8004cce <_dtoa_r+0x906>
 8004ec6:	4615      	mov	r5, r2
 8004ec8:	e7a1      	b.n	8004e0e <_dtoa_r+0xa46>
 8004eca:	4b17      	ldr	r3, [pc, #92]	; (8004f28 <_dtoa_r+0xb60>)
 8004ecc:	f7ff bae1 	b.w	8004492 <_dtoa_r+0xca>
 8004ed0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f47f aabb 	bne.w	800444e <_dtoa_r+0x86>
 8004ed8:	4b14      	ldr	r3, [pc, #80]	; (8004f2c <_dtoa_r+0xb64>)
 8004eda:	f7ff bada 	b.w	8004492 <_dtoa_r+0xca>
 8004ede:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	f77f ae3f 	ble.w	8004b64 <_dtoa_r+0x79c>
 8004ee6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004ee8:	9308      	str	r3, [sp, #32]
 8004eea:	e653      	b.n	8004b94 <_dtoa_r+0x7cc>
 8004eec:	9b04      	ldr	r3, [sp, #16]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	dc03      	bgt.n	8004efa <_dtoa_r+0xb32>
 8004ef2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	f73f aed5 	bgt.w	8004ca4 <_dtoa_r+0x8dc>
 8004efa:	9d06      	ldr	r5, [sp, #24]
 8004efc:	4631      	mov	r1, r6
 8004efe:	4658      	mov	r0, fp
 8004f00:	f7ff f9d4 	bl	80042ac <quorem>
 8004f04:	9b06      	ldr	r3, [sp, #24]
 8004f06:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004f0a:	f805 8b01 	strb.w	r8, [r5], #1
 8004f0e:	9a04      	ldr	r2, [sp, #16]
 8004f10:	1aeb      	subs	r3, r5, r3
 8004f12:	429a      	cmp	r2, r3
 8004f14:	ddb5      	ble.n	8004e82 <_dtoa_r+0xaba>
 8004f16:	4659      	mov	r1, fp
 8004f18:	2300      	movs	r3, #0
 8004f1a:	220a      	movs	r2, #10
 8004f1c:	4620      	mov	r0, r4
 8004f1e:	f000 f878 	bl	8005012 <__multadd>
 8004f22:	4683      	mov	fp, r0
 8004f24:	e7ea      	b.n	8004efc <_dtoa_r+0xb34>
 8004f26:	bf00      	nop
 8004f28:	08005908 	.word	0x08005908
 8004f2c:	0800592c 	.word	0x0800592c

08004f30 <__locale_ctype_ptr_l>:
 8004f30:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8004f34:	4770      	bx	lr
	...

08004f38 <_localeconv_r>:
 8004f38:	4b04      	ldr	r3, [pc, #16]	; (8004f4c <_localeconv_r+0x14>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	6a18      	ldr	r0, [r3, #32]
 8004f3e:	4b04      	ldr	r3, [pc, #16]	; (8004f50 <_localeconv_r+0x18>)
 8004f40:	2800      	cmp	r0, #0
 8004f42:	bf08      	it	eq
 8004f44:	4618      	moveq	r0, r3
 8004f46:	30f0      	adds	r0, #240	; 0xf0
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	20000010 	.word	0x20000010
 8004f50:	20000074 	.word	0x20000074

08004f54 <__ascii_mbtowc>:
 8004f54:	b082      	sub	sp, #8
 8004f56:	b901      	cbnz	r1, 8004f5a <__ascii_mbtowc+0x6>
 8004f58:	a901      	add	r1, sp, #4
 8004f5a:	b142      	cbz	r2, 8004f6e <__ascii_mbtowc+0x1a>
 8004f5c:	b14b      	cbz	r3, 8004f72 <__ascii_mbtowc+0x1e>
 8004f5e:	7813      	ldrb	r3, [r2, #0]
 8004f60:	600b      	str	r3, [r1, #0]
 8004f62:	7812      	ldrb	r2, [r2, #0]
 8004f64:	1c10      	adds	r0, r2, #0
 8004f66:	bf18      	it	ne
 8004f68:	2001      	movne	r0, #1
 8004f6a:	b002      	add	sp, #8
 8004f6c:	4770      	bx	lr
 8004f6e:	4610      	mov	r0, r2
 8004f70:	e7fb      	b.n	8004f6a <__ascii_mbtowc+0x16>
 8004f72:	f06f 0001 	mvn.w	r0, #1
 8004f76:	e7f8      	b.n	8004f6a <__ascii_mbtowc+0x16>

08004f78 <__malloc_lock>:
 8004f78:	4770      	bx	lr

08004f7a <__malloc_unlock>:
 8004f7a:	4770      	bx	lr

08004f7c <_Balloc>:
 8004f7c:	b570      	push	{r4, r5, r6, lr}
 8004f7e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004f80:	4604      	mov	r4, r0
 8004f82:	460e      	mov	r6, r1
 8004f84:	b93d      	cbnz	r5, 8004f96 <_Balloc+0x1a>
 8004f86:	2010      	movs	r0, #16
 8004f88:	f7fe fb52 	bl	8003630 <malloc>
 8004f8c:	6260      	str	r0, [r4, #36]	; 0x24
 8004f8e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004f92:	6005      	str	r5, [r0, #0]
 8004f94:	60c5      	str	r5, [r0, #12]
 8004f96:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004f98:	68eb      	ldr	r3, [r5, #12]
 8004f9a:	b183      	cbz	r3, 8004fbe <_Balloc+0x42>
 8004f9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004fa4:	b9b8      	cbnz	r0, 8004fd6 <_Balloc+0x5a>
 8004fa6:	2101      	movs	r1, #1
 8004fa8:	fa01 f506 	lsl.w	r5, r1, r6
 8004fac:	1d6a      	adds	r2, r5, #5
 8004fae:	0092      	lsls	r2, r2, #2
 8004fb0:	4620      	mov	r0, r4
 8004fb2:	f000 fabe 	bl	8005532 <_calloc_r>
 8004fb6:	b160      	cbz	r0, 8004fd2 <_Balloc+0x56>
 8004fb8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8004fbc:	e00e      	b.n	8004fdc <_Balloc+0x60>
 8004fbe:	2221      	movs	r2, #33	; 0x21
 8004fc0:	2104      	movs	r1, #4
 8004fc2:	4620      	mov	r0, r4
 8004fc4:	f000 fab5 	bl	8005532 <_calloc_r>
 8004fc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004fca:	60e8      	str	r0, [r5, #12]
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1e4      	bne.n	8004f9c <_Balloc+0x20>
 8004fd2:	2000      	movs	r0, #0
 8004fd4:	bd70      	pop	{r4, r5, r6, pc}
 8004fd6:	6802      	ldr	r2, [r0, #0]
 8004fd8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8004fdc:	2300      	movs	r3, #0
 8004fde:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004fe2:	e7f7      	b.n	8004fd4 <_Balloc+0x58>

08004fe4 <_Bfree>:
 8004fe4:	b570      	push	{r4, r5, r6, lr}
 8004fe6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004fe8:	4606      	mov	r6, r0
 8004fea:	460d      	mov	r5, r1
 8004fec:	b93c      	cbnz	r4, 8004ffe <_Bfree+0x1a>
 8004fee:	2010      	movs	r0, #16
 8004ff0:	f7fe fb1e 	bl	8003630 <malloc>
 8004ff4:	6270      	str	r0, [r6, #36]	; 0x24
 8004ff6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004ffa:	6004      	str	r4, [r0, #0]
 8004ffc:	60c4      	str	r4, [r0, #12]
 8004ffe:	b13d      	cbz	r5, 8005010 <_Bfree+0x2c>
 8005000:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005002:	686a      	ldr	r2, [r5, #4]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800500a:	6029      	str	r1, [r5, #0]
 800500c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005010:	bd70      	pop	{r4, r5, r6, pc}

08005012 <__multadd>:
 8005012:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005016:	461f      	mov	r7, r3
 8005018:	4606      	mov	r6, r0
 800501a:	460c      	mov	r4, r1
 800501c:	2300      	movs	r3, #0
 800501e:	690d      	ldr	r5, [r1, #16]
 8005020:	f101 0c14 	add.w	ip, r1, #20
 8005024:	f8dc 0000 	ldr.w	r0, [ip]
 8005028:	3301      	adds	r3, #1
 800502a:	b281      	uxth	r1, r0
 800502c:	fb02 7101 	mla	r1, r2, r1, r7
 8005030:	0c00      	lsrs	r0, r0, #16
 8005032:	0c0f      	lsrs	r7, r1, #16
 8005034:	fb02 7000 	mla	r0, r2, r0, r7
 8005038:	b289      	uxth	r1, r1
 800503a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800503e:	429d      	cmp	r5, r3
 8005040:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005044:	f84c 1b04 	str.w	r1, [ip], #4
 8005048:	dcec      	bgt.n	8005024 <__multadd+0x12>
 800504a:	b1d7      	cbz	r7, 8005082 <__multadd+0x70>
 800504c:	68a3      	ldr	r3, [r4, #8]
 800504e:	42ab      	cmp	r3, r5
 8005050:	dc12      	bgt.n	8005078 <__multadd+0x66>
 8005052:	6861      	ldr	r1, [r4, #4]
 8005054:	4630      	mov	r0, r6
 8005056:	3101      	adds	r1, #1
 8005058:	f7ff ff90 	bl	8004f7c <_Balloc>
 800505c:	4680      	mov	r8, r0
 800505e:	6922      	ldr	r2, [r4, #16]
 8005060:	f104 010c 	add.w	r1, r4, #12
 8005064:	3202      	adds	r2, #2
 8005066:	0092      	lsls	r2, r2, #2
 8005068:	300c      	adds	r0, #12
 800506a:	f7fe faf7 	bl	800365c <memcpy>
 800506e:	4621      	mov	r1, r4
 8005070:	4630      	mov	r0, r6
 8005072:	f7ff ffb7 	bl	8004fe4 <_Bfree>
 8005076:	4644      	mov	r4, r8
 8005078:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800507c:	3501      	adds	r5, #1
 800507e:	615f      	str	r7, [r3, #20]
 8005080:	6125      	str	r5, [r4, #16]
 8005082:	4620      	mov	r0, r4
 8005084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005088 <__hi0bits>:
 8005088:	0c02      	lsrs	r2, r0, #16
 800508a:	0412      	lsls	r2, r2, #16
 800508c:	4603      	mov	r3, r0
 800508e:	b9b2      	cbnz	r2, 80050be <__hi0bits+0x36>
 8005090:	0403      	lsls	r3, r0, #16
 8005092:	2010      	movs	r0, #16
 8005094:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005098:	bf04      	itt	eq
 800509a:	021b      	lsleq	r3, r3, #8
 800509c:	3008      	addeq	r0, #8
 800509e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80050a2:	bf04      	itt	eq
 80050a4:	011b      	lsleq	r3, r3, #4
 80050a6:	3004      	addeq	r0, #4
 80050a8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80050ac:	bf04      	itt	eq
 80050ae:	009b      	lsleq	r3, r3, #2
 80050b0:	3002      	addeq	r0, #2
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	db06      	blt.n	80050c4 <__hi0bits+0x3c>
 80050b6:	005b      	lsls	r3, r3, #1
 80050b8:	d503      	bpl.n	80050c2 <__hi0bits+0x3a>
 80050ba:	3001      	adds	r0, #1
 80050bc:	4770      	bx	lr
 80050be:	2000      	movs	r0, #0
 80050c0:	e7e8      	b.n	8005094 <__hi0bits+0xc>
 80050c2:	2020      	movs	r0, #32
 80050c4:	4770      	bx	lr

080050c6 <__lo0bits>:
 80050c6:	6803      	ldr	r3, [r0, #0]
 80050c8:	4601      	mov	r1, r0
 80050ca:	f013 0207 	ands.w	r2, r3, #7
 80050ce:	d00b      	beq.n	80050e8 <__lo0bits+0x22>
 80050d0:	07da      	lsls	r2, r3, #31
 80050d2:	d423      	bmi.n	800511c <__lo0bits+0x56>
 80050d4:	0798      	lsls	r0, r3, #30
 80050d6:	bf49      	itett	mi
 80050d8:	085b      	lsrmi	r3, r3, #1
 80050da:	089b      	lsrpl	r3, r3, #2
 80050dc:	2001      	movmi	r0, #1
 80050de:	600b      	strmi	r3, [r1, #0]
 80050e0:	bf5c      	itt	pl
 80050e2:	600b      	strpl	r3, [r1, #0]
 80050e4:	2002      	movpl	r0, #2
 80050e6:	4770      	bx	lr
 80050e8:	b298      	uxth	r0, r3
 80050ea:	b9a8      	cbnz	r0, 8005118 <__lo0bits+0x52>
 80050ec:	2010      	movs	r0, #16
 80050ee:	0c1b      	lsrs	r3, r3, #16
 80050f0:	f013 0fff 	tst.w	r3, #255	; 0xff
 80050f4:	bf04      	itt	eq
 80050f6:	0a1b      	lsreq	r3, r3, #8
 80050f8:	3008      	addeq	r0, #8
 80050fa:	071a      	lsls	r2, r3, #28
 80050fc:	bf04      	itt	eq
 80050fe:	091b      	lsreq	r3, r3, #4
 8005100:	3004      	addeq	r0, #4
 8005102:	079a      	lsls	r2, r3, #30
 8005104:	bf04      	itt	eq
 8005106:	089b      	lsreq	r3, r3, #2
 8005108:	3002      	addeq	r0, #2
 800510a:	07da      	lsls	r2, r3, #31
 800510c:	d402      	bmi.n	8005114 <__lo0bits+0x4e>
 800510e:	085b      	lsrs	r3, r3, #1
 8005110:	d006      	beq.n	8005120 <__lo0bits+0x5a>
 8005112:	3001      	adds	r0, #1
 8005114:	600b      	str	r3, [r1, #0]
 8005116:	4770      	bx	lr
 8005118:	4610      	mov	r0, r2
 800511a:	e7e9      	b.n	80050f0 <__lo0bits+0x2a>
 800511c:	2000      	movs	r0, #0
 800511e:	4770      	bx	lr
 8005120:	2020      	movs	r0, #32
 8005122:	4770      	bx	lr

08005124 <__i2b>:
 8005124:	b510      	push	{r4, lr}
 8005126:	460c      	mov	r4, r1
 8005128:	2101      	movs	r1, #1
 800512a:	f7ff ff27 	bl	8004f7c <_Balloc>
 800512e:	2201      	movs	r2, #1
 8005130:	6144      	str	r4, [r0, #20]
 8005132:	6102      	str	r2, [r0, #16]
 8005134:	bd10      	pop	{r4, pc}

08005136 <__multiply>:
 8005136:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800513a:	4614      	mov	r4, r2
 800513c:	690a      	ldr	r2, [r1, #16]
 800513e:	6923      	ldr	r3, [r4, #16]
 8005140:	4688      	mov	r8, r1
 8005142:	429a      	cmp	r2, r3
 8005144:	bfbe      	ittt	lt
 8005146:	460b      	movlt	r3, r1
 8005148:	46a0      	movlt	r8, r4
 800514a:	461c      	movlt	r4, r3
 800514c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005150:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005154:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005158:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800515c:	eb07 0609 	add.w	r6, r7, r9
 8005160:	42b3      	cmp	r3, r6
 8005162:	bfb8      	it	lt
 8005164:	3101      	addlt	r1, #1
 8005166:	f7ff ff09 	bl	8004f7c <_Balloc>
 800516a:	f100 0514 	add.w	r5, r0, #20
 800516e:	462b      	mov	r3, r5
 8005170:	2200      	movs	r2, #0
 8005172:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005176:	4573      	cmp	r3, lr
 8005178:	d316      	bcc.n	80051a8 <__multiply+0x72>
 800517a:	f104 0214 	add.w	r2, r4, #20
 800517e:	f108 0114 	add.w	r1, r8, #20
 8005182:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005186:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800518a:	9300      	str	r3, [sp, #0]
 800518c:	9b00      	ldr	r3, [sp, #0]
 800518e:	9201      	str	r2, [sp, #4]
 8005190:	4293      	cmp	r3, r2
 8005192:	d80c      	bhi.n	80051ae <__multiply+0x78>
 8005194:	2e00      	cmp	r6, #0
 8005196:	dd03      	ble.n	80051a0 <__multiply+0x6a>
 8005198:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800519c:	2b00      	cmp	r3, #0
 800519e:	d05d      	beq.n	800525c <__multiply+0x126>
 80051a0:	6106      	str	r6, [r0, #16]
 80051a2:	b003      	add	sp, #12
 80051a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051a8:	f843 2b04 	str.w	r2, [r3], #4
 80051ac:	e7e3      	b.n	8005176 <__multiply+0x40>
 80051ae:	f8b2 b000 	ldrh.w	fp, [r2]
 80051b2:	f1bb 0f00 	cmp.w	fp, #0
 80051b6:	d023      	beq.n	8005200 <__multiply+0xca>
 80051b8:	4689      	mov	r9, r1
 80051ba:	46ac      	mov	ip, r5
 80051bc:	f04f 0800 	mov.w	r8, #0
 80051c0:	f859 4b04 	ldr.w	r4, [r9], #4
 80051c4:	f8dc a000 	ldr.w	sl, [ip]
 80051c8:	b2a3      	uxth	r3, r4
 80051ca:	fa1f fa8a 	uxth.w	sl, sl
 80051ce:	fb0b a303 	mla	r3, fp, r3, sl
 80051d2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80051d6:	f8dc 4000 	ldr.w	r4, [ip]
 80051da:	4443      	add	r3, r8
 80051dc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80051e0:	fb0b 840a 	mla	r4, fp, sl, r8
 80051e4:	46e2      	mov	sl, ip
 80051e6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80051f0:	454f      	cmp	r7, r9
 80051f2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80051f6:	f84a 3b04 	str.w	r3, [sl], #4
 80051fa:	d82b      	bhi.n	8005254 <__multiply+0x11e>
 80051fc:	f8cc 8004 	str.w	r8, [ip, #4]
 8005200:	9b01      	ldr	r3, [sp, #4]
 8005202:	3204      	adds	r2, #4
 8005204:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8005208:	f1ba 0f00 	cmp.w	sl, #0
 800520c:	d020      	beq.n	8005250 <__multiply+0x11a>
 800520e:	4689      	mov	r9, r1
 8005210:	46a8      	mov	r8, r5
 8005212:	f04f 0b00 	mov.w	fp, #0
 8005216:	682b      	ldr	r3, [r5, #0]
 8005218:	f8b9 c000 	ldrh.w	ip, [r9]
 800521c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8005220:	b29b      	uxth	r3, r3
 8005222:	fb0a 440c 	mla	r4, sl, ip, r4
 8005226:	46c4      	mov	ip, r8
 8005228:	445c      	add	r4, fp
 800522a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800522e:	f84c 3b04 	str.w	r3, [ip], #4
 8005232:	f859 3b04 	ldr.w	r3, [r9], #4
 8005236:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800523a:	0c1b      	lsrs	r3, r3, #16
 800523c:	fb0a b303 	mla	r3, sl, r3, fp
 8005240:	454f      	cmp	r7, r9
 8005242:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005246:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800524a:	d805      	bhi.n	8005258 <__multiply+0x122>
 800524c:	f8c8 3004 	str.w	r3, [r8, #4]
 8005250:	3504      	adds	r5, #4
 8005252:	e79b      	b.n	800518c <__multiply+0x56>
 8005254:	46d4      	mov	ip, sl
 8005256:	e7b3      	b.n	80051c0 <__multiply+0x8a>
 8005258:	46e0      	mov	r8, ip
 800525a:	e7dd      	b.n	8005218 <__multiply+0xe2>
 800525c:	3e01      	subs	r6, #1
 800525e:	e799      	b.n	8005194 <__multiply+0x5e>

08005260 <__pow5mult>:
 8005260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005264:	4615      	mov	r5, r2
 8005266:	f012 0203 	ands.w	r2, r2, #3
 800526a:	4606      	mov	r6, r0
 800526c:	460f      	mov	r7, r1
 800526e:	d007      	beq.n	8005280 <__pow5mult+0x20>
 8005270:	4c21      	ldr	r4, [pc, #132]	; (80052f8 <__pow5mult+0x98>)
 8005272:	3a01      	subs	r2, #1
 8005274:	2300      	movs	r3, #0
 8005276:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800527a:	f7ff feca 	bl	8005012 <__multadd>
 800527e:	4607      	mov	r7, r0
 8005280:	10ad      	asrs	r5, r5, #2
 8005282:	d035      	beq.n	80052f0 <__pow5mult+0x90>
 8005284:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005286:	b93c      	cbnz	r4, 8005298 <__pow5mult+0x38>
 8005288:	2010      	movs	r0, #16
 800528a:	f7fe f9d1 	bl	8003630 <malloc>
 800528e:	6270      	str	r0, [r6, #36]	; 0x24
 8005290:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005294:	6004      	str	r4, [r0, #0]
 8005296:	60c4      	str	r4, [r0, #12]
 8005298:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800529c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80052a0:	b94c      	cbnz	r4, 80052b6 <__pow5mult+0x56>
 80052a2:	f240 2171 	movw	r1, #625	; 0x271
 80052a6:	4630      	mov	r0, r6
 80052a8:	f7ff ff3c 	bl	8005124 <__i2b>
 80052ac:	2300      	movs	r3, #0
 80052ae:	4604      	mov	r4, r0
 80052b0:	f8c8 0008 	str.w	r0, [r8, #8]
 80052b4:	6003      	str	r3, [r0, #0]
 80052b6:	f04f 0800 	mov.w	r8, #0
 80052ba:	07eb      	lsls	r3, r5, #31
 80052bc:	d50a      	bpl.n	80052d4 <__pow5mult+0x74>
 80052be:	4639      	mov	r1, r7
 80052c0:	4622      	mov	r2, r4
 80052c2:	4630      	mov	r0, r6
 80052c4:	f7ff ff37 	bl	8005136 <__multiply>
 80052c8:	4681      	mov	r9, r0
 80052ca:	4639      	mov	r1, r7
 80052cc:	4630      	mov	r0, r6
 80052ce:	f7ff fe89 	bl	8004fe4 <_Bfree>
 80052d2:	464f      	mov	r7, r9
 80052d4:	106d      	asrs	r5, r5, #1
 80052d6:	d00b      	beq.n	80052f0 <__pow5mult+0x90>
 80052d8:	6820      	ldr	r0, [r4, #0]
 80052da:	b938      	cbnz	r0, 80052ec <__pow5mult+0x8c>
 80052dc:	4622      	mov	r2, r4
 80052de:	4621      	mov	r1, r4
 80052e0:	4630      	mov	r0, r6
 80052e2:	f7ff ff28 	bl	8005136 <__multiply>
 80052e6:	6020      	str	r0, [r4, #0]
 80052e8:	f8c0 8000 	str.w	r8, [r0]
 80052ec:	4604      	mov	r4, r0
 80052ee:	e7e4      	b.n	80052ba <__pow5mult+0x5a>
 80052f0:	4638      	mov	r0, r7
 80052f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052f6:	bf00      	nop
 80052f8:	08005a38 	.word	0x08005a38

080052fc <__lshift>:
 80052fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005300:	460c      	mov	r4, r1
 8005302:	4607      	mov	r7, r0
 8005304:	4616      	mov	r6, r2
 8005306:	6923      	ldr	r3, [r4, #16]
 8005308:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800530c:	eb0a 0903 	add.w	r9, sl, r3
 8005310:	6849      	ldr	r1, [r1, #4]
 8005312:	68a3      	ldr	r3, [r4, #8]
 8005314:	f109 0501 	add.w	r5, r9, #1
 8005318:	42ab      	cmp	r3, r5
 800531a:	db32      	blt.n	8005382 <__lshift+0x86>
 800531c:	4638      	mov	r0, r7
 800531e:	f7ff fe2d 	bl	8004f7c <_Balloc>
 8005322:	2300      	movs	r3, #0
 8005324:	4680      	mov	r8, r0
 8005326:	461a      	mov	r2, r3
 8005328:	f100 0114 	add.w	r1, r0, #20
 800532c:	4553      	cmp	r3, sl
 800532e:	db2b      	blt.n	8005388 <__lshift+0x8c>
 8005330:	6920      	ldr	r0, [r4, #16]
 8005332:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005336:	f104 0314 	add.w	r3, r4, #20
 800533a:	f016 021f 	ands.w	r2, r6, #31
 800533e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005342:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005346:	d025      	beq.n	8005394 <__lshift+0x98>
 8005348:	2000      	movs	r0, #0
 800534a:	f1c2 0e20 	rsb	lr, r2, #32
 800534e:	468a      	mov	sl, r1
 8005350:	681e      	ldr	r6, [r3, #0]
 8005352:	4096      	lsls	r6, r2
 8005354:	4330      	orrs	r0, r6
 8005356:	f84a 0b04 	str.w	r0, [sl], #4
 800535a:	f853 0b04 	ldr.w	r0, [r3], #4
 800535e:	459c      	cmp	ip, r3
 8005360:	fa20 f00e 	lsr.w	r0, r0, lr
 8005364:	d814      	bhi.n	8005390 <__lshift+0x94>
 8005366:	6048      	str	r0, [r1, #4]
 8005368:	b108      	cbz	r0, 800536e <__lshift+0x72>
 800536a:	f109 0502 	add.w	r5, r9, #2
 800536e:	3d01      	subs	r5, #1
 8005370:	4638      	mov	r0, r7
 8005372:	f8c8 5010 	str.w	r5, [r8, #16]
 8005376:	4621      	mov	r1, r4
 8005378:	f7ff fe34 	bl	8004fe4 <_Bfree>
 800537c:	4640      	mov	r0, r8
 800537e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005382:	3101      	adds	r1, #1
 8005384:	005b      	lsls	r3, r3, #1
 8005386:	e7c7      	b.n	8005318 <__lshift+0x1c>
 8005388:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800538c:	3301      	adds	r3, #1
 800538e:	e7cd      	b.n	800532c <__lshift+0x30>
 8005390:	4651      	mov	r1, sl
 8005392:	e7dc      	b.n	800534e <__lshift+0x52>
 8005394:	3904      	subs	r1, #4
 8005396:	f853 2b04 	ldr.w	r2, [r3], #4
 800539a:	459c      	cmp	ip, r3
 800539c:	f841 2f04 	str.w	r2, [r1, #4]!
 80053a0:	d8f9      	bhi.n	8005396 <__lshift+0x9a>
 80053a2:	e7e4      	b.n	800536e <__lshift+0x72>

080053a4 <__mcmp>:
 80053a4:	6903      	ldr	r3, [r0, #16]
 80053a6:	690a      	ldr	r2, [r1, #16]
 80053a8:	b530      	push	{r4, r5, lr}
 80053aa:	1a9b      	subs	r3, r3, r2
 80053ac:	d10c      	bne.n	80053c8 <__mcmp+0x24>
 80053ae:	0092      	lsls	r2, r2, #2
 80053b0:	3014      	adds	r0, #20
 80053b2:	3114      	adds	r1, #20
 80053b4:	1884      	adds	r4, r0, r2
 80053b6:	4411      	add	r1, r2
 80053b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80053bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80053c0:	4295      	cmp	r5, r2
 80053c2:	d003      	beq.n	80053cc <__mcmp+0x28>
 80053c4:	d305      	bcc.n	80053d2 <__mcmp+0x2e>
 80053c6:	2301      	movs	r3, #1
 80053c8:	4618      	mov	r0, r3
 80053ca:	bd30      	pop	{r4, r5, pc}
 80053cc:	42a0      	cmp	r0, r4
 80053ce:	d3f3      	bcc.n	80053b8 <__mcmp+0x14>
 80053d0:	e7fa      	b.n	80053c8 <__mcmp+0x24>
 80053d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80053d6:	e7f7      	b.n	80053c8 <__mcmp+0x24>

080053d8 <__mdiff>:
 80053d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053dc:	460d      	mov	r5, r1
 80053de:	4607      	mov	r7, r0
 80053e0:	4611      	mov	r1, r2
 80053e2:	4628      	mov	r0, r5
 80053e4:	4614      	mov	r4, r2
 80053e6:	f7ff ffdd 	bl	80053a4 <__mcmp>
 80053ea:	1e06      	subs	r6, r0, #0
 80053ec:	d108      	bne.n	8005400 <__mdiff+0x28>
 80053ee:	4631      	mov	r1, r6
 80053f0:	4638      	mov	r0, r7
 80053f2:	f7ff fdc3 	bl	8004f7c <_Balloc>
 80053f6:	2301      	movs	r3, #1
 80053f8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80053fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005400:	bfa4      	itt	ge
 8005402:	4623      	movge	r3, r4
 8005404:	462c      	movge	r4, r5
 8005406:	4638      	mov	r0, r7
 8005408:	6861      	ldr	r1, [r4, #4]
 800540a:	bfa6      	itte	ge
 800540c:	461d      	movge	r5, r3
 800540e:	2600      	movge	r6, #0
 8005410:	2601      	movlt	r6, #1
 8005412:	f7ff fdb3 	bl	8004f7c <_Balloc>
 8005416:	f04f 0e00 	mov.w	lr, #0
 800541a:	60c6      	str	r6, [r0, #12]
 800541c:	692b      	ldr	r3, [r5, #16]
 800541e:	6926      	ldr	r6, [r4, #16]
 8005420:	f104 0214 	add.w	r2, r4, #20
 8005424:	f105 0914 	add.w	r9, r5, #20
 8005428:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800542c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005430:	f100 0114 	add.w	r1, r0, #20
 8005434:	f852 ab04 	ldr.w	sl, [r2], #4
 8005438:	f859 5b04 	ldr.w	r5, [r9], #4
 800543c:	fa1f f38a 	uxth.w	r3, sl
 8005440:	4473      	add	r3, lr
 8005442:	b2ac      	uxth	r4, r5
 8005444:	1b1b      	subs	r3, r3, r4
 8005446:	0c2c      	lsrs	r4, r5, #16
 8005448:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800544c:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8005450:	b29b      	uxth	r3, r3
 8005452:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8005456:	45c8      	cmp	r8, r9
 8005458:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800545c:	4694      	mov	ip, r2
 800545e:	f841 4b04 	str.w	r4, [r1], #4
 8005462:	d8e7      	bhi.n	8005434 <__mdiff+0x5c>
 8005464:	45bc      	cmp	ip, r7
 8005466:	d304      	bcc.n	8005472 <__mdiff+0x9a>
 8005468:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800546c:	b183      	cbz	r3, 8005490 <__mdiff+0xb8>
 800546e:	6106      	str	r6, [r0, #16]
 8005470:	e7c4      	b.n	80053fc <__mdiff+0x24>
 8005472:	f85c 4b04 	ldr.w	r4, [ip], #4
 8005476:	b2a2      	uxth	r2, r4
 8005478:	4472      	add	r2, lr
 800547a:	1413      	asrs	r3, r2, #16
 800547c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005480:	b292      	uxth	r2, r2
 8005482:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005486:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800548a:	f841 2b04 	str.w	r2, [r1], #4
 800548e:	e7e9      	b.n	8005464 <__mdiff+0x8c>
 8005490:	3e01      	subs	r6, #1
 8005492:	e7e9      	b.n	8005468 <__mdiff+0x90>

08005494 <__d2b>:
 8005494:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005498:	461c      	mov	r4, r3
 800549a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800549e:	2101      	movs	r1, #1
 80054a0:	4690      	mov	r8, r2
 80054a2:	f7ff fd6b 	bl	8004f7c <_Balloc>
 80054a6:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80054aa:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80054ae:	4607      	mov	r7, r0
 80054b0:	bb34      	cbnz	r4, 8005500 <__d2b+0x6c>
 80054b2:	9201      	str	r2, [sp, #4]
 80054b4:	f1b8 0200 	subs.w	r2, r8, #0
 80054b8:	d027      	beq.n	800550a <__d2b+0x76>
 80054ba:	a802      	add	r0, sp, #8
 80054bc:	f840 2d08 	str.w	r2, [r0, #-8]!
 80054c0:	f7ff fe01 	bl	80050c6 <__lo0bits>
 80054c4:	9900      	ldr	r1, [sp, #0]
 80054c6:	b1f0      	cbz	r0, 8005506 <__d2b+0x72>
 80054c8:	9a01      	ldr	r2, [sp, #4]
 80054ca:	f1c0 0320 	rsb	r3, r0, #32
 80054ce:	fa02 f303 	lsl.w	r3, r2, r3
 80054d2:	430b      	orrs	r3, r1
 80054d4:	40c2      	lsrs	r2, r0
 80054d6:	617b      	str	r3, [r7, #20]
 80054d8:	9201      	str	r2, [sp, #4]
 80054da:	9b01      	ldr	r3, [sp, #4]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	bf14      	ite	ne
 80054e0:	2102      	movne	r1, #2
 80054e2:	2101      	moveq	r1, #1
 80054e4:	61bb      	str	r3, [r7, #24]
 80054e6:	6139      	str	r1, [r7, #16]
 80054e8:	b1c4      	cbz	r4, 800551c <__d2b+0x88>
 80054ea:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80054ee:	4404      	add	r4, r0
 80054f0:	6034      	str	r4, [r6, #0]
 80054f2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80054f6:	6028      	str	r0, [r5, #0]
 80054f8:	4638      	mov	r0, r7
 80054fa:	b002      	add	sp, #8
 80054fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005500:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005504:	e7d5      	b.n	80054b2 <__d2b+0x1e>
 8005506:	6179      	str	r1, [r7, #20]
 8005508:	e7e7      	b.n	80054da <__d2b+0x46>
 800550a:	a801      	add	r0, sp, #4
 800550c:	f7ff fddb 	bl	80050c6 <__lo0bits>
 8005510:	2101      	movs	r1, #1
 8005512:	9b01      	ldr	r3, [sp, #4]
 8005514:	6139      	str	r1, [r7, #16]
 8005516:	617b      	str	r3, [r7, #20]
 8005518:	3020      	adds	r0, #32
 800551a:	e7e5      	b.n	80054e8 <__d2b+0x54>
 800551c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005520:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005524:	6030      	str	r0, [r6, #0]
 8005526:	6918      	ldr	r0, [r3, #16]
 8005528:	f7ff fdae 	bl	8005088 <__hi0bits>
 800552c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005530:	e7e1      	b.n	80054f6 <__d2b+0x62>

08005532 <_calloc_r>:
 8005532:	b538      	push	{r3, r4, r5, lr}
 8005534:	fb02 f401 	mul.w	r4, r2, r1
 8005538:	4621      	mov	r1, r4
 800553a:	f7fe f907 	bl	800374c <_malloc_r>
 800553e:	4605      	mov	r5, r0
 8005540:	b118      	cbz	r0, 800554a <_calloc_r+0x18>
 8005542:	4622      	mov	r2, r4
 8005544:	2100      	movs	r1, #0
 8005546:	f7fe f8ad 	bl	80036a4 <memset>
 800554a:	4628      	mov	r0, r5
 800554c:	bd38      	pop	{r3, r4, r5, pc}

0800554e <__ssputs_r>:
 800554e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005552:	688e      	ldr	r6, [r1, #8]
 8005554:	4682      	mov	sl, r0
 8005556:	429e      	cmp	r6, r3
 8005558:	460c      	mov	r4, r1
 800555a:	4690      	mov	r8, r2
 800555c:	4699      	mov	r9, r3
 800555e:	d837      	bhi.n	80055d0 <__ssputs_r+0x82>
 8005560:	898a      	ldrh	r2, [r1, #12]
 8005562:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005566:	d031      	beq.n	80055cc <__ssputs_r+0x7e>
 8005568:	2302      	movs	r3, #2
 800556a:	6825      	ldr	r5, [r4, #0]
 800556c:	6909      	ldr	r1, [r1, #16]
 800556e:	1a6f      	subs	r7, r5, r1
 8005570:	6965      	ldr	r5, [r4, #20]
 8005572:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005576:	fb95 f5f3 	sdiv	r5, r5, r3
 800557a:	f109 0301 	add.w	r3, r9, #1
 800557e:	443b      	add	r3, r7
 8005580:	429d      	cmp	r5, r3
 8005582:	bf38      	it	cc
 8005584:	461d      	movcc	r5, r3
 8005586:	0553      	lsls	r3, r2, #21
 8005588:	d530      	bpl.n	80055ec <__ssputs_r+0x9e>
 800558a:	4629      	mov	r1, r5
 800558c:	f7fe f8de 	bl	800374c <_malloc_r>
 8005590:	4606      	mov	r6, r0
 8005592:	b950      	cbnz	r0, 80055aa <__ssputs_r+0x5c>
 8005594:	230c      	movs	r3, #12
 8005596:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800559a:	f8ca 3000 	str.w	r3, [sl]
 800559e:	89a3      	ldrh	r3, [r4, #12]
 80055a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055a4:	81a3      	strh	r3, [r4, #12]
 80055a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055aa:	463a      	mov	r2, r7
 80055ac:	6921      	ldr	r1, [r4, #16]
 80055ae:	f7fe f855 	bl	800365c <memcpy>
 80055b2:	89a3      	ldrh	r3, [r4, #12]
 80055b4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80055b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055bc:	81a3      	strh	r3, [r4, #12]
 80055be:	6126      	str	r6, [r4, #16]
 80055c0:	443e      	add	r6, r7
 80055c2:	6026      	str	r6, [r4, #0]
 80055c4:	464e      	mov	r6, r9
 80055c6:	6165      	str	r5, [r4, #20]
 80055c8:	1bed      	subs	r5, r5, r7
 80055ca:	60a5      	str	r5, [r4, #8]
 80055cc:	454e      	cmp	r6, r9
 80055ce:	d900      	bls.n	80055d2 <__ssputs_r+0x84>
 80055d0:	464e      	mov	r6, r9
 80055d2:	4632      	mov	r2, r6
 80055d4:	4641      	mov	r1, r8
 80055d6:	6820      	ldr	r0, [r4, #0]
 80055d8:	f7fe f84b 	bl	8003672 <memmove>
 80055dc:	68a3      	ldr	r3, [r4, #8]
 80055de:	2000      	movs	r0, #0
 80055e0:	1b9b      	subs	r3, r3, r6
 80055e2:	60a3      	str	r3, [r4, #8]
 80055e4:	6823      	ldr	r3, [r4, #0]
 80055e6:	441e      	add	r6, r3
 80055e8:	6026      	str	r6, [r4, #0]
 80055ea:	e7dc      	b.n	80055a6 <__ssputs_r+0x58>
 80055ec:	462a      	mov	r2, r5
 80055ee:	f000 f90e 	bl	800580e <_realloc_r>
 80055f2:	4606      	mov	r6, r0
 80055f4:	2800      	cmp	r0, #0
 80055f6:	d1e2      	bne.n	80055be <__ssputs_r+0x70>
 80055f8:	6921      	ldr	r1, [r4, #16]
 80055fa:	4650      	mov	r0, sl
 80055fc:	f7fe f85a 	bl	80036b4 <_free_r>
 8005600:	e7c8      	b.n	8005594 <__ssputs_r+0x46>
	...

08005604 <_svfiprintf_r>:
 8005604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005608:	461d      	mov	r5, r3
 800560a:	898b      	ldrh	r3, [r1, #12]
 800560c:	b09d      	sub	sp, #116	; 0x74
 800560e:	061f      	lsls	r7, r3, #24
 8005610:	4680      	mov	r8, r0
 8005612:	460c      	mov	r4, r1
 8005614:	4616      	mov	r6, r2
 8005616:	d50f      	bpl.n	8005638 <_svfiprintf_r+0x34>
 8005618:	690b      	ldr	r3, [r1, #16]
 800561a:	b96b      	cbnz	r3, 8005638 <_svfiprintf_r+0x34>
 800561c:	2140      	movs	r1, #64	; 0x40
 800561e:	f7fe f895 	bl	800374c <_malloc_r>
 8005622:	6020      	str	r0, [r4, #0]
 8005624:	6120      	str	r0, [r4, #16]
 8005626:	b928      	cbnz	r0, 8005634 <_svfiprintf_r+0x30>
 8005628:	230c      	movs	r3, #12
 800562a:	f8c8 3000 	str.w	r3, [r8]
 800562e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005632:	e0c8      	b.n	80057c6 <_svfiprintf_r+0x1c2>
 8005634:	2340      	movs	r3, #64	; 0x40
 8005636:	6163      	str	r3, [r4, #20]
 8005638:	2300      	movs	r3, #0
 800563a:	9309      	str	r3, [sp, #36]	; 0x24
 800563c:	2320      	movs	r3, #32
 800563e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005642:	2330      	movs	r3, #48	; 0x30
 8005644:	f04f 0b01 	mov.w	fp, #1
 8005648:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800564c:	9503      	str	r5, [sp, #12]
 800564e:	4637      	mov	r7, r6
 8005650:	463d      	mov	r5, r7
 8005652:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005656:	b10b      	cbz	r3, 800565c <_svfiprintf_r+0x58>
 8005658:	2b25      	cmp	r3, #37	; 0x25
 800565a:	d13e      	bne.n	80056da <_svfiprintf_r+0xd6>
 800565c:	ebb7 0a06 	subs.w	sl, r7, r6
 8005660:	d00b      	beq.n	800567a <_svfiprintf_r+0x76>
 8005662:	4653      	mov	r3, sl
 8005664:	4632      	mov	r2, r6
 8005666:	4621      	mov	r1, r4
 8005668:	4640      	mov	r0, r8
 800566a:	f7ff ff70 	bl	800554e <__ssputs_r>
 800566e:	3001      	adds	r0, #1
 8005670:	f000 80a4 	beq.w	80057bc <_svfiprintf_r+0x1b8>
 8005674:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005676:	4453      	add	r3, sl
 8005678:	9309      	str	r3, [sp, #36]	; 0x24
 800567a:	783b      	ldrb	r3, [r7, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	f000 809d 	beq.w	80057bc <_svfiprintf_r+0x1b8>
 8005682:	2300      	movs	r3, #0
 8005684:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005688:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800568c:	9304      	str	r3, [sp, #16]
 800568e:	9307      	str	r3, [sp, #28]
 8005690:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005694:	931a      	str	r3, [sp, #104]	; 0x68
 8005696:	462f      	mov	r7, r5
 8005698:	2205      	movs	r2, #5
 800569a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800569e:	4850      	ldr	r0, [pc, #320]	; (80057e0 <_svfiprintf_r+0x1dc>)
 80056a0:	f7fd ffce 	bl	8003640 <memchr>
 80056a4:	9b04      	ldr	r3, [sp, #16]
 80056a6:	b9d0      	cbnz	r0, 80056de <_svfiprintf_r+0xda>
 80056a8:	06d9      	lsls	r1, r3, #27
 80056aa:	bf44      	itt	mi
 80056ac:	2220      	movmi	r2, #32
 80056ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80056b2:	071a      	lsls	r2, r3, #28
 80056b4:	bf44      	itt	mi
 80056b6:	222b      	movmi	r2, #43	; 0x2b
 80056b8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80056bc:	782a      	ldrb	r2, [r5, #0]
 80056be:	2a2a      	cmp	r2, #42	; 0x2a
 80056c0:	d015      	beq.n	80056ee <_svfiprintf_r+0xea>
 80056c2:	462f      	mov	r7, r5
 80056c4:	2000      	movs	r0, #0
 80056c6:	250a      	movs	r5, #10
 80056c8:	9a07      	ldr	r2, [sp, #28]
 80056ca:	4639      	mov	r1, r7
 80056cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80056d0:	3b30      	subs	r3, #48	; 0x30
 80056d2:	2b09      	cmp	r3, #9
 80056d4:	d94d      	bls.n	8005772 <_svfiprintf_r+0x16e>
 80056d6:	b1b8      	cbz	r0, 8005708 <_svfiprintf_r+0x104>
 80056d8:	e00f      	b.n	80056fa <_svfiprintf_r+0xf6>
 80056da:	462f      	mov	r7, r5
 80056dc:	e7b8      	b.n	8005650 <_svfiprintf_r+0x4c>
 80056de:	4a40      	ldr	r2, [pc, #256]	; (80057e0 <_svfiprintf_r+0x1dc>)
 80056e0:	463d      	mov	r5, r7
 80056e2:	1a80      	subs	r0, r0, r2
 80056e4:	fa0b f000 	lsl.w	r0, fp, r0
 80056e8:	4318      	orrs	r0, r3
 80056ea:	9004      	str	r0, [sp, #16]
 80056ec:	e7d3      	b.n	8005696 <_svfiprintf_r+0x92>
 80056ee:	9a03      	ldr	r2, [sp, #12]
 80056f0:	1d11      	adds	r1, r2, #4
 80056f2:	6812      	ldr	r2, [r2, #0]
 80056f4:	9103      	str	r1, [sp, #12]
 80056f6:	2a00      	cmp	r2, #0
 80056f8:	db01      	blt.n	80056fe <_svfiprintf_r+0xfa>
 80056fa:	9207      	str	r2, [sp, #28]
 80056fc:	e004      	b.n	8005708 <_svfiprintf_r+0x104>
 80056fe:	4252      	negs	r2, r2
 8005700:	f043 0302 	orr.w	r3, r3, #2
 8005704:	9207      	str	r2, [sp, #28]
 8005706:	9304      	str	r3, [sp, #16]
 8005708:	783b      	ldrb	r3, [r7, #0]
 800570a:	2b2e      	cmp	r3, #46	; 0x2e
 800570c:	d10c      	bne.n	8005728 <_svfiprintf_r+0x124>
 800570e:	787b      	ldrb	r3, [r7, #1]
 8005710:	2b2a      	cmp	r3, #42	; 0x2a
 8005712:	d133      	bne.n	800577c <_svfiprintf_r+0x178>
 8005714:	9b03      	ldr	r3, [sp, #12]
 8005716:	3702      	adds	r7, #2
 8005718:	1d1a      	adds	r2, r3, #4
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	9203      	str	r2, [sp, #12]
 800571e:	2b00      	cmp	r3, #0
 8005720:	bfb8      	it	lt
 8005722:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005726:	9305      	str	r3, [sp, #20]
 8005728:	4d2e      	ldr	r5, [pc, #184]	; (80057e4 <_svfiprintf_r+0x1e0>)
 800572a:	2203      	movs	r2, #3
 800572c:	7839      	ldrb	r1, [r7, #0]
 800572e:	4628      	mov	r0, r5
 8005730:	f7fd ff86 	bl	8003640 <memchr>
 8005734:	b138      	cbz	r0, 8005746 <_svfiprintf_r+0x142>
 8005736:	2340      	movs	r3, #64	; 0x40
 8005738:	1b40      	subs	r0, r0, r5
 800573a:	fa03 f000 	lsl.w	r0, r3, r0
 800573e:	9b04      	ldr	r3, [sp, #16]
 8005740:	3701      	adds	r7, #1
 8005742:	4303      	orrs	r3, r0
 8005744:	9304      	str	r3, [sp, #16]
 8005746:	7839      	ldrb	r1, [r7, #0]
 8005748:	2206      	movs	r2, #6
 800574a:	4827      	ldr	r0, [pc, #156]	; (80057e8 <_svfiprintf_r+0x1e4>)
 800574c:	1c7e      	adds	r6, r7, #1
 800574e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005752:	f7fd ff75 	bl	8003640 <memchr>
 8005756:	2800      	cmp	r0, #0
 8005758:	d038      	beq.n	80057cc <_svfiprintf_r+0x1c8>
 800575a:	4b24      	ldr	r3, [pc, #144]	; (80057ec <_svfiprintf_r+0x1e8>)
 800575c:	bb13      	cbnz	r3, 80057a4 <_svfiprintf_r+0x1a0>
 800575e:	9b03      	ldr	r3, [sp, #12]
 8005760:	3307      	adds	r3, #7
 8005762:	f023 0307 	bic.w	r3, r3, #7
 8005766:	3308      	adds	r3, #8
 8005768:	9303      	str	r3, [sp, #12]
 800576a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800576c:	444b      	add	r3, r9
 800576e:	9309      	str	r3, [sp, #36]	; 0x24
 8005770:	e76d      	b.n	800564e <_svfiprintf_r+0x4a>
 8005772:	fb05 3202 	mla	r2, r5, r2, r3
 8005776:	2001      	movs	r0, #1
 8005778:	460f      	mov	r7, r1
 800577a:	e7a6      	b.n	80056ca <_svfiprintf_r+0xc6>
 800577c:	2300      	movs	r3, #0
 800577e:	250a      	movs	r5, #10
 8005780:	4619      	mov	r1, r3
 8005782:	3701      	adds	r7, #1
 8005784:	9305      	str	r3, [sp, #20]
 8005786:	4638      	mov	r0, r7
 8005788:	f810 2b01 	ldrb.w	r2, [r0], #1
 800578c:	3a30      	subs	r2, #48	; 0x30
 800578e:	2a09      	cmp	r2, #9
 8005790:	d903      	bls.n	800579a <_svfiprintf_r+0x196>
 8005792:	2b00      	cmp	r3, #0
 8005794:	d0c8      	beq.n	8005728 <_svfiprintf_r+0x124>
 8005796:	9105      	str	r1, [sp, #20]
 8005798:	e7c6      	b.n	8005728 <_svfiprintf_r+0x124>
 800579a:	fb05 2101 	mla	r1, r5, r1, r2
 800579e:	2301      	movs	r3, #1
 80057a0:	4607      	mov	r7, r0
 80057a2:	e7f0      	b.n	8005786 <_svfiprintf_r+0x182>
 80057a4:	ab03      	add	r3, sp, #12
 80057a6:	9300      	str	r3, [sp, #0]
 80057a8:	4622      	mov	r2, r4
 80057aa:	4b11      	ldr	r3, [pc, #68]	; (80057f0 <_svfiprintf_r+0x1ec>)
 80057ac:	a904      	add	r1, sp, #16
 80057ae:	4640      	mov	r0, r8
 80057b0:	f7fe f8b8 	bl	8003924 <_printf_float>
 80057b4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80057b8:	4681      	mov	r9, r0
 80057ba:	d1d6      	bne.n	800576a <_svfiprintf_r+0x166>
 80057bc:	89a3      	ldrh	r3, [r4, #12]
 80057be:	065b      	lsls	r3, r3, #25
 80057c0:	f53f af35 	bmi.w	800562e <_svfiprintf_r+0x2a>
 80057c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80057c6:	b01d      	add	sp, #116	; 0x74
 80057c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057cc:	ab03      	add	r3, sp, #12
 80057ce:	9300      	str	r3, [sp, #0]
 80057d0:	4622      	mov	r2, r4
 80057d2:	4b07      	ldr	r3, [pc, #28]	; (80057f0 <_svfiprintf_r+0x1ec>)
 80057d4:	a904      	add	r1, sp, #16
 80057d6:	4640      	mov	r0, r8
 80057d8:	f7fe fb50 	bl	8003e7c <_printf_i>
 80057dc:	e7ea      	b.n	80057b4 <_svfiprintf_r+0x1b0>
 80057de:	bf00      	nop
 80057e0:	08005a44 	.word	0x08005a44
 80057e4:	08005a4a 	.word	0x08005a4a
 80057e8:	08005a4e 	.word	0x08005a4e
 80057ec:	08003925 	.word	0x08003925
 80057f0:	0800554f 	.word	0x0800554f

080057f4 <__ascii_wctomb>:
 80057f4:	b149      	cbz	r1, 800580a <__ascii_wctomb+0x16>
 80057f6:	2aff      	cmp	r2, #255	; 0xff
 80057f8:	bf8b      	itete	hi
 80057fa:	238a      	movhi	r3, #138	; 0x8a
 80057fc:	700a      	strbls	r2, [r1, #0]
 80057fe:	6003      	strhi	r3, [r0, #0]
 8005800:	2001      	movls	r0, #1
 8005802:	bf88      	it	hi
 8005804:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8005808:	4770      	bx	lr
 800580a:	4608      	mov	r0, r1
 800580c:	4770      	bx	lr

0800580e <_realloc_r>:
 800580e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005810:	4607      	mov	r7, r0
 8005812:	4614      	mov	r4, r2
 8005814:	460e      	mov	r6, r1
 8005816:	b921      	cbnz	r1, 8005822 <_realloc_r+0x14>
 8005818:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800581c:	4611      	mov	r1, r2
 800581e:	f7fd bf95 	b.w	800374c <_malloc_r>
 8005822:	b922      	cbnz	r2, 800582e <_realloc_r+0x20>
 8005824:	f7fd ff46 	bl	80036b4 <_free_r>
 8005828:	4625      	mov	r5, r4
 800582a:	4628      	mov	r0, r5
 800582c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800582e:	f000 f814 	bl	800585a <_malloc_usable_size_r>
 8005832:	42a0      	cmp	r0, r4
 8005834:	d20f      	bcs.n	8005856 <_realloc_r+0x48>
 8005836:	4621      	mov	r1, r4
 8005838:	4638      	mov	r0, r7
 800583a:	f7fd ff87 	bl	800374c <_malloc_r>
 800583e:	4605      	mov	r5, r0
 8005840:	2800      	cmp	r0, #0
 8005842:	d0f2      	beq.n	800582a <_realloc_r+0x1c>
 8005844:	4631      	mov	r1, r6
 8005846:	4622      	mov	r2, r4
 8005848:	f7fd ff08 	bl	800365c <memcpy>
 800584c:	4631      	mov	r1, r6
 800584e:	4638      	mov	r0, r7
 8005850:	f7fd ff30 	bl	80036b4 <_free_r>
 8005854:	e7e9      	b.n	800582a <_realloc_r+0x1c>
 8005856:	4635      	mov	r5, r6
 8005858:	e7e7      	b.n	800582a <_realloc_r+0x1c>

0800585a <_malloc_usable_size_r>:
 800585a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800585e:	1f18      	subs	r0, r3, #4
 8005860:	2b00      	cmp	r3, #0
 8005862:	bfbc      	itt	lt
 8005864:	580b      	ldrlt	r3, [r1, r0]
 8005866:	18c0      	addlt	r0, r0, r3
 8005868:	4770      	bx	lr
	...

0800586c <_init>:
 800586c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800586e:	bf00      	nop
 8005870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005872:	bc08      	pop	{r3}
 8005874:	469e      	mov	lr, r3
 8005876:	4770      	bx	lr

08005878 <_fini>:
 8005878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800587a:	bf00      	nop
 800587c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800587e:	bc08      	pop	{r3}
 8005880:	469e      	mov	lr, r3
 8005882:	4770      	bx	lr
