# VexRiscv-with-AES-IP-and-Security-Policy-Checker
FPGA prototy based on Briey SoC(VexRiscv) with light-weight AES IP and Security Policy Checker
