

================================================================
== Vivado HLS Report for 'setupLDPC'
================================================================
* Date:           Fri Mar 23 18:05:28 2018

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        LDPC_INIT_DSP3
* Solution:       solution1
* Product family: spartan3adsp
* Target device:  xc3sd3400acs484-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2064494|    2|  2064495|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48A|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      126|    126|  47744|  47744|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (mode==4) | (mode==5) | (mode==6) | (mode==1) | (mode==2) | (mode==3)
	6  / (mode!=4 & mode!=5 & mode!=6 & mode!=1 & mode!=2 & mode!=3)
2 --> 
	3  / (mode==4) | (mode==5) | (mode==6) | (mode==1) | (mode==2) | (mode==3)
3 --> 
	4  / (mode==4) | (mode==5) | (mode==6) | (mode==1) | (mode==2) | (mode==3)
4 --> 
	5  / (mode==4) | (mode==5) | (mode==6) | (mode==1) | (mode==2) | (mode==3)
5 --> 
	6  / (mode==4) | (mode==5) | (mode==6) | (mode==1) | (mode==2) | (mode==3)
6 --> 
* FSM state operations: 

 <State 1>: 7.68ns
ST_1: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i2 %size_V), !map !27

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i2 %rate_V), !map !33

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %nR_M_V), !map !37

ST_1: stg_10 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %etaIndexM_M_V), !map !41

ST_1: stg_11 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %etaIndexN_M_V), !map !45

ST_1: stg_12 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %pCodeM_V), !map !49

ST_1: stg_13 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %pMaxIterations_V), !map !53

ST_1: stg_14 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([36864 x i16]* %etaIndexM_V), !map !57

ST_1: stg_15 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap([40960 x i16]* %etaIndexN_V), !map !63

ST_1: stg_16 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap([36864 x i16]* %lambdaIndexM_V), !map !69

ST_1: stg_17 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @setupLDPC_str) nounwind

ST_1: rate_V_read [1/1] 0.00ns
:11  %rate_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %rate_V)

ST_1: size_V_read [1/1] 0.00ns
:12  %size_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %size_V)

ST_1: stg_20 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i16* %nR_M_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: tmp_cast2 [1/1] 0.00ns
:14  %tmp_cast2 = zext i2 %size_V_read to i5

ST_1: p_shl [1/1] 0.00ns
:15  %p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %size_V_read, i2 0)

ST_1: p_shl_cast [1/1] 0.00ns
:16  %p_shl_cast = zext i4 %p_shl to i5

ST_1: tmp_1 [1/1] 1.32ns
:17  %tmp_1 = sub i5 %p_shl_cast, %tmp_cast2

ST_1: tmp_2_cast [1/1] 0.00ns
:18  %tmp_2_cast = zext i2 %rate_V_read to i3

ST_1: tmp1 [1/1] 1.32ns
:19  %tmp1 = add i3 %tmp_2_cast, -3

ST_1: tmp1_cast [1/1] 0.00ns
:20  %tmp1_cast = sext i3 %tmp1 to i5

ST_1: mode [1/1] 3.65ns
:21  %mode = add i5 %tmp_1, %tmp1_cast

ST_1: stg_29 [1/1] 2.71ns
:22  switch i5 %mode, label %._crit_edge [
    i5 3, label %1
    i5 2, label %2
    i5 1, label %3
    i5 6, label %4
    i5 5, label %5
    i5 4, label %6
  ]

ST_1: stg_30 [2/2] 1.60ns
:0  call fastcc void @setupLDPC_load_etaIndexM(i17 36864, [36864 x i16]* %etaIndexM_V)

ST_1: stg_31 [2/2] 1.60ns
:0  call fastcc void @setupLDPC_load_etaIndexM(i17 26624, [36864 x i16]* %etaIndexM_V)

ST_1: stg_32 [2/2] 1.60ns
:0  call fastcc void @setupLDPC_load_etaIndexM(i17 21504, [36864 x i16]* %etaIndexM_V)

ST_1: stg_33 [2/2] 1.60ns
:0  call fastcc void @setupLDPC_load_etaIndexM(i17 9216, [36864 x i16]* %etaIndexM_V)

ST_1: stg_34 [2/2] 1.60ns
:0  call fastcc void @setupLDPC_load_etaIndexM(i17 6656, [36864 x i16]* %etaIndexM_V)

ST_1: stg_35 [2/2] 1.60ns
:0  call fastcc void @setupLDPC_load_etaIndexM(i17 5376, [36864 x i16]* %etaIndexM_V)


 <State 2>: 0.00ns
ST_2: stg_36 [1/2] 0.00ns
:0  call fastcc void @setupLDPC_load_etaIndexM(i17 36864, [36864 x i16]* %etaIndexM_V)

ST_2: stg_37 [1/2] 0.00ns
:0  call fastcc void @setupLDPC_load_etaIndexM(i17 26624, [36864 x i16]* %etaIndexM_V)

ST_2: stg_38 [1/2] 0.00ns
:0  call fastcc void @setupLDPC_load_etaIndexM(i17 21504, [36864 x i16]* %etaIndexM_V)

ST_2: stg_39 [1/2] 0.00ns
:0  call fastcc void @setupLDPC_load_etaIndexM(i17 9216, [36864 x i16]* %etaIndexM_V)

ST_2: stg_40 [1/2] 0.00ns
:0  call fastcc void @setupLDPC_load_etaIndexM(i17 6656, [36864 x i16]* %etaIndexM_V)

ST_2: stg_41 [1/2] 0.00ns
:0  call fastcc void @setupLDPC_load_etaIndexM(i17 5376, [36864 x i16]* %etaIndexM_V)


 <State 3>: 1.60ns
ST_3: stg_42 [2/2] 1.60ns
:1  call fastcc void @setupLDPC_load_lambdaIndexM(i17 36864, [40960 x i16]* %etaIndexN_V)

ST_3: stg_43 [2/2] 1.60ns
:1  call fastcc void @setupLDPC_load_lambdaIndexM(i17 26624, [40960 x i16]* %etaIndexN_V)

ST_3: stg_44 [2/2] 1.60ns
:1  call fastcc void @setupLDPC_load_lambdaIndexM(i17 21504, [40960 x i16]* %etaIndexN_V)

ST_3: stg_45 [2/2] 1.60ns
:1  call fastcc void @setupLDPC_load_lambdaIndexM(i17 9216, [40960 x i16]* %etaIndexN_V)

ST_3: stg_46 [2/2] 1.60ns
:1  call fastcc void @setupLDPC_load_lambdaIndexM(i17 6656, [40960 x i16]* %etaIndexN_V)

ST_3: stg_47 [2/2] 1.60ns
:1  call fastcc void @setupLDPC_load_lambdaIndexM(i17 5376, [40960 x i16]* %etaIndexN_V)


 <State 4>: 0.00ns
ST_4: stg_48 [1/2] 0.00ns
:1  call fastcc void @setupLDPC_load_lambdaIndexM(i17 36864, [40960 x i16]* %etaIndexN_V)

ST_4: stg_49 [1/2] 0.00ns
:1  call fastcc void @setupLDPC_load_lambdaIndexM(i17 26624, [40960 x i16]* %etaIndexN_V)

ST_4: stg_50 [1/2] 0.00ns
:1  call fastcc void @setupLDPC_load_lambdaIndexM(i17 21504, [40960 x i16]* %etaIndexN_V)

ST_4: stg_51 [1/2] 0.00ns
:1  call fastcc void @setupLDPC_load_lambdaIndexM(i17 9216, [40960 x i16]* %etaIndexN_V)

ST_4: stg_52 [1/2] 0.00ns
:1  call fastcc void @setupLDPC_load_lambdaIndexM(i17 6656, [40960 x i16]* %etaIndexN_V)

ST_4: stg_53 [1/2] 0.00ns
:1  call fastcc void @setupLDPC_load_lambdaIndexM(i17 5376, [40960 x i16]* %etaIndexN_V)


 <State 5>: 1.60ns
ST_5: stg_54 [2/2] 1.60ns
:2  call fastcc void @setupLDPC_load_etaIndexN(i17 40960, [36864 x i16]* %lambdaIndexM_V)

ST_5: stg_55 [2/2] 1.60ns
:2  call fastcc void @setupLDPC_load_etaIndexN(i17 30720, [36864 x i16]* %lambdaIndexM_V)

ST_5: stg_56 [2/2] 1.60ns
:2  call fastcc void @setupLDPC_load_etaIndexN(i17 25600, [36864 x i16]* %lambdaIndexM_V)

ST_5: stg_57 [2/2] 1.60ns
:2  call fastcc void @setupLDPC_load_etaIndexN(i17 10240, [36864 x i16]* %lambdaIndexM_V)

ST_5: stg_58 [2/2] 1.60ns
:2  call fastcc void @setupLDPC_load_etaIndexN(i17 7680, [36864 x i16]* %lambdaIndexM_V)

ST_5: stg_59 [2/2] 1.60ns
:2  call fastcc void @setupLDPC_load_etaIndexN(i17 6400, [36864 x i16]* %lambdaIndexM_V)


 <State 6>: 0.00ns
ST_6: stg_60 [1/2] 0.00ns
:2  call fastcc void @setupLDPC_load_etaIndexN(i17 40960, [36864 x i16]* %lambdaIndexM_V)

ST_6: stg_61 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_ovld.i16P(i16* %nR_M_V, i16 10240)

ST_6: stg_62 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_auto.i16P(i16* %etaIndexM_M_V, i16 -28672)

ST_6: stg_63 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_auto.i16P(i16* %etaIndexN_M_V, i16 -24576)

ST_6: stg_64 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_auto.i16P(i16* %pCodeM_V, i16 6144)

ST_6: stg_65 [1/1] 0.00ns
:7  call void @_ssdm_op_Write.ap_auto.i16P(i16* %pMaxIterations_V, i16 50)

ST_6: stg_66 [1/1] 0.00ns
:8  br label %._crit_edge

ST_6: stg_67 [1/2] 0.00ns
:2  call fastcc void @setupLDPC_load_etaIndexN(i17 30720, [36864 x i16]* %lambdaIndexM_V)

ST_6: stg_68 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_ovld.i16P(i16* %nR_M_V, i16 7168)

ST_6: stg_69 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_auto.i16P(i16* %etaIndexM_M_V, i16 26624)

ST_6: stg_70 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_auto.i16P(i16* %etaIndexN_M_V, i16 30720)

ST_6: stg_71 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_auto.i16P(i16* %pCodeM_V, i16 3072)

ST_6: stg_72 [1/1] 0.00ns
:7  call void @_ssdm_op_Write.ap_auto.i16P(i16* %pMaxIterations_V, i16 50)

ST_6: stg_73 [1/1] 0.00ns
:8  br label %._crit_edge

ST_6: stg_74 [1/2] 0.00ns
:2  call fastcc void @setupLDPC_load_etaIndexN(i17 25600, [36864 x i16]* %lambdaIndexM_V)

ST_6: stg_75 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_ovld.i16P(i16* %nR_M_V, i16 5632)

ST_6: stg_76 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_auto.i16P(i16* %etaIndexM_M_V, i16 21504)

ST_6: stg_77 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_auto.i16P(i16* %etaIndexN_M_V, i16 25600)

ST_6: stg_78 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_auto.i16P(i16* %pCodeM_V, i16 1536)

ST_6: stg_79 [1/1] 0.00ns
:7  call void @_ssdm_op_Write.ap_auto.i16P(i16* %pMaxIterations_V, i16 100)

ST_6: stg_80 [1/1] 0.00ns
:8  br label %._crit_edge

ST_6: stg_81 [1/2] 0.00ns
:2  call fastcc void @setupLDPC_load_etaIndexN(i17 10240, [36864 x i16]* %lambdaIndexM_V)

ST_6: stg_82 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_ovld.i16P(i16* %nR_M_V, i16 2560)

ST_6: stg_83 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_auto.i16P(i16* %etaIndexM_M_V, i16 9216)

ST_6: stg_84 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_auto.i16P(i16* %etaIndexN_M_V, i16 10240)

ST_6: stg_85 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_auto.i16P(i16* %pCodeM_V, i16 1536)

ST_6: stg_86 [1/1] 0.00ns
:7  call void @_ssdm_op_Write.ap_auto.i16P(i16* %pMaxIterations_V, i16 50)

ST_6: stg_87 [1/1] 0.00ns
:8  br label %._crit_edge

ST_6: stg_88 [1/2] 0.00ns
:2  call fastcc void @setupLDPC_load_etaIndexN(i17 7680, [36864 x i16]* %lambdaIndexM_V)

ST_6: stg_89 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_ovld.i16P(i16* %nR_M_V, i16 1792)

ST_6: stg_90 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_auto.i16P(i16* %etaIndexM_M_V, i16 6656)

ST_6: stg_91 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_auto.i16P(i16* %etaIndexN_M_V, i16 7680)

ST_6: stg_92 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_auto.i16P(i16* %pCodeM_V, i16 768)

ST_6: stg_93 [1/1] 0.00ns
:7  call void @_ssdm_op_Write.ap_auto.i16P(i16* %pMaxIterations_V, i16 50)

ST_6: stg_94 [1/1] 0.00ns
:8  br label %._crit_edge

ST_6: stg_95 [1/2] 0.00ns
:2  call fastcc void @setupLDPC_load_etaIndexN(i17 6400, [36864 x i16]* %lambdaIndexM_V)

ST_6: stg_96 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_ovld.i16P(i16* %nR_M_V, i16 1408)

ST_6: stg_97 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_auto.i16P(i16* %etaIndexM_M_V, i16 5376)

ST_6: stg_98 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_auto.i16P(i16* %etaIndexN_M_V, i16 6400)

ST_6: stg_99 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_auto.i16P(i16* %pCodeM_V, i16 384)

ST_6: stg_100 [1/1] 0.00ns
:7  call void @_ssdm_op_Write.ap_auto.i16P(i16* %pMaxIterations_V, i16 50)

ST_6: stg_101 [1/1] 0.00ns
:8  br label %._crit_edge

ST_6: stg_102 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
