Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date              : Wed Jan 21 15:33:57 2026
| Host              : dan-alencar running 64-bit Linux Mint 22.2
| Command           : report_bus_skew -warn_on_violation -file hdmi_tx_bd_wrapper_bus_skew_routed.rpt -pb hdmi_tx_bd_wrapper_bus_skew_routed.pb -rpx hdmi_tx_bd_wrapper_bus_skew_routed.rpx
| Design            : hdmi_tx_bd_wrapper
| Device            : xcau15p-ffvb676
| Speed File        : -2  PRODUCTION 1.30 03-14-2023
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   276       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]]
                                                                              Slow              6.734       0.305      6.429
2   278       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]]
                                                                              Slow              6.734       0.419      6.315
3   280       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              6.734       0.386      6.348
4   282       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              6.734       0.379      6.355
5   284       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              6.734       0.517      6.217
6   288       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              6.734       0.415      6.319
7   292       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.250     13.218
8   294       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.281     13.187
9   298       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.219     13.249
10  300       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.404     13.064
11  302       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.254     13.214
12  304       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.373     13.095
13  306       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.355     13.113
14  308       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow             13.468       0.308     13.160
15  310       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow             13.468       0.346     13.122
16  312       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow             13.468       0.424     13.044
17  314       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             19.998       0.319     19.679
18  318       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             13.468       0.347     13.121
19  320       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]]
                                                                              Slow             13.468       0.355     13.113
20  330       [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]}]]
                                              [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]}]]
                                                                              Slow             29.997       1.038     28.959
21  332       [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]}]]
                                              [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]}]]
                                                                              Slow             20.202       0.454     19.748


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]] 6.734
Requirement: 6.734ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.305      6.429


Slack (MET) :             6.429ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.069ns
  Reference Relative Delay:   0.282ns
  Relative CRPR:             -0.519ns
  Actual Bus Skew:            0.305ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.783     3.513    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.589 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.324     3.913    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.141     3.820    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.820    
    SLICE_X31Y65         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.845    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.913    
                         clock arrival                          3.845    
  -------------------------------------------------------------------
                         relative delay                         0.069    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.599     3.824    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.882 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.142     4.024    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.324     3.680    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.680    
    SLICE_X31Y64         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.741    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.024    
                         clock arrival                          3.741    
  -------------------------------------------------------------------
                         relative delay                         0.282    



Id: 2
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]] 6.734
Requirement: 6.734ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.419      6.315


Slack (MET) :             6.315ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.275ns
  Reference Relative Delay:   0.374ns
  Relative CRPR:             -0.518ns
  Actual Bus Skew:            0.419ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.290     3.647    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.723 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.390     4.113    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.588     3.813    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.813    
    SLICE_X33Y66         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.838    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.113    
                         clock arrival                          3.838    
  -------------------------------------------------------------------
                         relative delay                         0.275    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.137     3.816    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     3.875 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.088     3.963    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.798     3.528    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.528    
    SLICE_X33Y67         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.589    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.963    
                         clock arrival                          3.589    
  -------------------------------------------------------------------
                         relative delay                         0.374    



Id: 3
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]] 6.734
Requirement: 6.734ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.386      6.348


Slack (MET) :             6.348ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.078ns
  Reference Relative Delay:   0.263ns
  Relative CRPR:             -0.570ns
  Actual Bus Skew:            0.386ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.719     3.449    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.527 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.385     3.912    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.130     3.809    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.809    
    SLICE_X31Y67         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.834    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.912    
                         clock arrival                          3.834    
  -------------------------------------------------------------------
                         relative delay                         0.078    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.585     3.810    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.868 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.115     3.983    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.302     3.658    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.658    
    SLICE_X32Y63         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.720    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.983    
                         clock arrival                          3.720    
  -------------------------------------------------------------------
                         relative delay                         0.263    



Id: 4
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]] 6.734
Requirement: 6.734ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.379      6.355


Slack (MET) :             6.355ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.249ns
  Reference Relative Delay:   0.374ns
  Relative CRPR:             -0.503ns
  Actual Bus Skew:            0.379ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.237     3.594    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.674 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.357     4.031    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.532     3.757    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.757    
    SLICE_X28Y67         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.782    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.031    
                         clock arrival                          3.782    
  -------------------------------------------------------------------
                         relative delay                         0.249    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.079     3.758    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.817 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.063     3.880    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.714     3.444    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.444    
    SLICE_X29Y66         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.506    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.880    
                         clock arrival                          3.506    
  -------------------------------------------------------------------
                         relative delay                         0.374    



Id: 5
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]] 6.734
Requirement: 6.734ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.517      6.217


Slack (MET) :             6.217ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.179ns
  Reference Relative Delay:   0.246ns
  Relative CRPR:             -0.584ns
  Actual Bus Skew:            0.517ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.730     3.460    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.539 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.425     3.964    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X24Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.081     3.760    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X24Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.760    
    SLICE_X24Y62         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.785    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.964    
                         clock arrival                          3.785    
  -------------------------------------------------------------------
                         relative delay                         0.179    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.536     3.761    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.821 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.073     3.894    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.229     3.586    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.586    
    SLICE_X23Y60         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.648    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.894    
                         clock arrival                          3.648    
  -------------------------------------------------------------------
                         relative delay                         0.246    



Id: 6
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]] 6.734
Requirement: 6.734ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.415      6.319


Slack (MET) :             6.319ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.066ns
  Reference Relative Delay:   0.235ns
  Relative CRPR:             -0.584ns
  Actual Bus Skew:            0.415ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.724     3.454    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.533 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.318     3.851    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X24Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.081     3.760    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X24Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.760    
    SLICE_X24Y65         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.785    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.851    
                         clock arrival                          3.785    
  -------------------------------------------------------------------
                         relative delay                         0.066    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.536     3.761    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.820 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.068     3.888    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.234     3.591    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.591    
    SLICE_X23Y60         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.653    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.888    
                         clock arrival                          3.653    
  -------------------------------------------------------------------
                         relative delay                         0.235    



Id: 7
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.250     13.218


Slack (MET) :             13.218ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.071ns
  Reference Relative Delay:   0.268ns
  Relative CRPR:             -0.447ns
  Actual Bus Skew:            0.250ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.827     3.557    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X34Y48         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.635 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.284     3.919    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X35Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.144     3.823    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X35Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.823    
    SLICE_X35Y46         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.848    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.919    
                         clock arrival                          3.848    
  -------------------------------------------------------------------
                         relative delay                         0.071    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.609     3.834    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X34Y48         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.895 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.106     4.001    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X35Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.315     3.672    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X35Y46         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.672    
    SLICE_X35Y46         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.734    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.001    
                         clock arrival                          3.734    
  -------------------------------------------------------------------
                         relative delay                         0.268    



Id: 8
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.281     13.187


Slack (MET) :             13.187ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.157ns
  Reference Relative Delay:   0.335ns
  Relative CRPR:             -0.459ns
  Actual Bus Skew:            0.281ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.807     3.537    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y53         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.614 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.395     4.009    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y53         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.148     3.827    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y53         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.827    
    SLICE_X34Y53         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.852    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.009    
                         clock arrival                          3.852    
  -------------------------------------------------------------------
                         relative delay                         0.157    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.602     3.827    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y53         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.888 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.185     4.073    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y53         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.319     3.676    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y53         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.676    
    SLICE_X34Y53         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.738    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.073    
                         clock arrival                          3.738    
  -------------------------------------------------------------------
                         relative delay                         0.335    



Id: 9
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.219     13.249


Slack (MET) :             13.249ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.060ns
  Reference Relative Delay:   0.303ns
  Relative CRPR:             -0.462ns
  Actual Bus Skew:            0.219ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.795     3.525    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.606 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.301     3.907    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.143     3.822    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.822    
    SLICE_X32Y59         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.847    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.907    
                         clock arrival                          3.847    
  -------------------------------------------------------------------
                         relative delay                         0.060    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.594     3.819    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.878 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.158     4.036    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.314     3.671    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.671    
    SLICE_X32Y59         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.733    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.036    
                         clock arrival                          3.733    
  -------------------------------------------------------------------
                         relative delay                         0.303    



Id: 10
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.404     13.064


Slack (MET) :             13.064ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.248ns
  Reference Relative Delay:   0.309ns
  Relative CRPR:             -0.464ns
  Actual Bus Skew:            0.404ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.813     3.543    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.620 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.467     4.087    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.135     3.814    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.814    
    SLICE_X34Y65         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.839    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.087    
                         clock arrival                          3.839    
  -------------------------------------------------------------------
                         relative delay                         0.248    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.601     3.826    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.887 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.132     4.019    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.294     3.651    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.651    
    SLICE_X34Y65         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.711    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.019    
                         clock arrival                          3.711    
  -------------------------------------------------------------------
                         relative delay                         0.309    



Id: 11
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.254     13.214


Slack (MET) :             13.214ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.045ns
  Reference Relative Delay:   0.253ns
  Relative CRPR:             -0.462ns
  Actual Bus Skew:            0.254ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.795     3.525    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.604 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.288     3.892    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.143     3.822    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.822    
    SLICE_X32Y59         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     3.847    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.892    
                         clock arrival                          3.847    
  -------------------------------------------------------------------
                         relative delay                         0.045    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.594     3.819    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.878 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.106     3.984    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.314     3.671    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.671    
    SLICE_X32Y59         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.731    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.984    
                         clock arrival                          3.731    
  -------------------------------------------------------------------
                         relative delay                         0.253    



Id: 12
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.373     13.095


Slack (MET) :             13.095ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.177ns
  Reference Relative Delay:   0.263ns
  Relative CRPR:             -0.459ns
  Actual Bus Skew:            0.373ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.807     3.537    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y53         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.615 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.414     4.029    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y53         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.148     3.827    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y53         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.827    
    SLICE_X34Y53         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.852    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.029    
                         clock arrival                          3.852    
  -------------------------------------------------------------------
                         relative delay                         0.177    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.602     3.827    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y53         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.885 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.114     3.999    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y53         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.319     3.676    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y53         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.676    
    SLICE_X34Y53         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.736    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.999    
                         clock arrival                          3.736    
  -------------------------------------------------------------------
                         relative delay                         0.263    



Id: 13
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.355     13.113


Slack (MET) :             13.113ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.145ns
  Reference Relative Delay:   0.252ns
  Relative CRPR:             -0.462ns
  Actual Bus Skew:            0.355ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.797     3.527    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y48         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.608 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.379     3.987    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y48         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.138     3.817    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y48         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.817    
    SLICE_X32Y48         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     3.842    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.987    
                         clock arrival                          3.842    
  -------------------------------------------------------------------
                         relative delay                         0.145    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.593     3.818    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y48         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.877 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.098     3.975    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y48         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.306     3.663    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y48         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.663    
    SLICE_X32Y48         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.723    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.975    
                         clock arrival                          3.723    
  -------------------------------------------------------------------
                         relative delay                         0.252    



Id: 14
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 13.468
Requirement: 13.468ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.308     13.160


Slack (MET) :             13.160ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.134ns
  Reference Relative Delay:   0.313ns
  Relative CRPR:             -0.487ns
  Actual Bus Skew:            0.308ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.817     3.547    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y58         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.623 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.364     3.987    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y57         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.149     3.828    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y57         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.828    
    SLICE_X34Y57         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.853    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.987    
                         clock arrival                          3.853    
  -------------------------------------------------------------------
                         relative delay                         0.134    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.607     3.832    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y58         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.889 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.152     4.041    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y58         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.311     3.668    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X34Y58         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.668    
    SLICE_X34Y58         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.728    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.041    
                         clock arrival                          3.728    
  -------------------------------------------------------------------
                         relative delay                         0.313    



Id: 15
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 13.468
Requirement: 13.468ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
                                                                                                            Slow         0.346     13.122


Slack (MET) :             13.122ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.139ns
  Reference Relative Delay:   0.261ns
  Relative CRPR:             -0.467ns
  Actual Bus Skew:            0.346ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.796     3.526    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.606 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.374     3.980    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.137     3.816    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.816    
    SLICE_X35Y60         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     3.841    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.980    
                         clock arrival                          3.841    
  -------------------------------------------------------------------
                         relative delay                         0.139    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.594     3.819    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.878 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.103     3.981    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.301     3.658    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.658    
    SLICE_X35Y60         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.720    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.981    
                         clock arrival                          3.720    
  -------------------------------------------------------------------
                         relative delay                         0.261    



Id: 16
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 13.468
Requirement: 13.468ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.424     13.044


Slack (MET) :             13.044ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.235ns
  Reference Relative Delay:   0.278ns
  Relative CRPR:             -0.467ns
  Actual Bus Skew:            0.424ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.817     3.547    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.626 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.450     4.076    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.137     3.816    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.816    
    SLICE_X35Y59         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     3.841    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.076    
                         clock arrival                          3.841    
  -------------------------------------------------------------------
                         relative delay                         0.235    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.606     3.831    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.890 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.098     3.988    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.293     3.650    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X35Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.650    
    SLICE_X35Y59         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.710    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.988    
                         clock arrival                          3.710    
  -------------------------------------------------------------------
                         relative delay                         0.278    



Id: 17
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 19.998
Requirement: 19.998ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.319     19.679


Slack (MET) :             19.679ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            19.998ns
  Endpoint Relative Delay:    0.194ns
  Reference Relative Delay:   0.367ns
  Relative CRPR:             -0.491ns
  Actual Bus Skew:            0.319ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.302     3.659    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.735 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.302     4.037    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.593     3.818    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.818    
    SLICE_X33Y62         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     3.843    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.037    
                         clock arrival                          3.843    
  -------------------------------------------------------------------
                         relative delay                         0.194    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.138     3.817    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.875 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.081     3.956    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.797     3.527    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.527    
    SLICE_X33Y63         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.589    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.956    
                         clock arrival                          3.589    
  -------------------------------------------------------------------
                         relative delay                         0.367    



Id: 18
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 13.468
Requirement: 13.468ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.347     13.121


Slack (MET) :             13.121ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.140ns
  Reference Relative Delay:   0.280ns
  Relative CRPR:             -0.487ns
  Actual Bus Skew:            0.347ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.720     3.450    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y69         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.530 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.390     3.920    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y69         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.076     3.755    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y69         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.755    
    SLICE_X27Y69         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     3.780    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.920    
                         clock arrival                          3.780    
  -------------------------------------------------------------------
                         relative delay                         0.140    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.526     3.751    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y69         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.810 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.119     3.929    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y69         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.230     3.587    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y69         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.587    
    SLICE_X27Y69         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.649    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.929    
                         clock arrival                          3.649    
  -------------------------------------------------------------------
                         relative delay                         0.280    



Id: 19
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]] 13.468
Requirement: 13.468ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                                                                                                            Slow         0.355     13.113


Slack (MET) :             13.113ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.163ns
  Reference Relative Delay:   0.295ns
  Relative CRPR:             -0.487ns
  Actual Bus Skew:            0.355ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.720     3.450    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y69         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.528 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.415     3.943    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y69         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.076     3.755    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y69         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.755    
    SLICE_X27Y69         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.780    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.943    
                         clock arrival                          3.780    
  -------------------------------------------------------------------
                         relative delay                         0.163    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.526     3.751    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y69         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     3.809 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.133     3.942    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y69         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.230     3.587    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y69         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.587    
    SLICE_X27Y69         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.647    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.942    
                         clock arrival                          3.647    
  -------------------------------------------------------------------
                         relative delay                         0.295    



Id: 20
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]}]] -to [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]}]] 29.997
Requirement: 29.997ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
                                                                            hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
                                                                                                            Slow         1.038     28.959


Slack (MET) :             28.959ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            29.997ns
  Endpoint Relative Delay:    0.653ns
  Reference Relative Delay:   0.345ns
  Relative CRPR:             -0.729ns
  Actual Bus Skew:            1.038ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.349     3.706    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X44Y55         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.786 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.793     4.579    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[22]
    SLICE_X44Y55         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.675     3.900    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X44Y55         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/C
                         clock pessimism              0.000     3.900    
    SLICE_X44Y55         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     3.925    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         data arrival                           4.579    
                         clock arrival                          3.925    
  -------------------------------------------------------------------
                         relative delay                         0.653    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.176     3.855    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X45Y62         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.913 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.103     4.016    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[33]
    SLICE_X45Y62         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.881     3.611    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X45Y62         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/C
                         clock pessimism              0.000     3.611    
    SLICE_X45Y62         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.671    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         data arrival                           4.016    
                         clock arrival                          3.671    
  -------------------------------------------------------------------
                         relative delay                         0.345    



Id: 21
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]}]] -to [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]}]] 20.202
Requirement: 20.202ns
Endpoints: 18

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
                                                                            hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
                                                                                                            Slow         0.454     19.748


Slack (MET) :             19.748ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.202ns
  Endpoint Relative Delay:    0.273ns
  Reference Relative Delay:   0.283ns
  Relative CRPR:             -0.464ns
  Actual Bus Skew:            0.454ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.544     1.584    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.457 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.702    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.730 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.883     3.613    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X48Y51         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.692 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.477     4.169    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[35]
    SLICE_X48Y51         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.192     3.871    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X48Y51         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/C
                         clock pessimism              0.000     3.871    
    SLICE_X48Y51         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.896    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]
  -------------------------------------------------------------------
                         data arrival                           4.169    
                         clock arrival                          3.896    
  -------------------------------------------------------------------
                         relative delay                         0.273    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y9          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.485     1.355    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.985 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.201    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.225 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9396, routed)        1.674     3.899    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X48Y51         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.957 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.097     4.054    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[23]
    SLICE_X48Y51         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.354     3.711    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X48Y51         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/C
                         clock pessimism              0.000     3.711    
    SLICE_X48Y51         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.771    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         data arrival                           4.054    
                         clock arrival                          3.771    
  -------------------------------------------------------------------
                         relative delay                         0.283    



