\subsection{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin Entity Reference}
\label{classddr2__phy__alt__mem__phy__admin}\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}


Collaboration diagram for ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=244pt]{da/de0/classddr2__phy__alt__mem__phy__admin__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf struct} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\item 
{\bf work} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+N\+\_\+\+EN} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+R\+OW} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf N\+O\+N\+\_\+\+O\+P\+\_\+\+E\+V\+A\+L\+\_\+\+MD} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}
\item 
{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf T\+I\+N\+I\+T\+\_\+\+T\+CK} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\item 
{\bf T\+I\+N\+I\+T\+\_\+\+R\+ST} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rst\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+ac\+\_\+swapped\+\_\+ranks}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+cal\+\_\+byte\+\_\+lanes}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+ac\+\_\+sel}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf enable\+\_\+odt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf regs\+\_\+admin\+\_\+ctrl\+\_\+rec}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+admin\+\_\+ctrl}} \textcolor{vhdlchar}{ }} 
\item 
{\bf admin\+\_\+regs\+\_\+status\+\_\+rec}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+admin\+\_\+stat}} \textcolor{vhdlchar}{ }} 
\item 
{\bf trefi\+\_\+failure}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+admin}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }} 
\item 
{\bf admin\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }} 
\item 
{\bf ac\+\_\+access\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ac\+\_\+access\+\_\+gnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cal\+\_\+fail}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cal\+\_\+success}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+recalibrate\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 5343} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!ac\+\_\+access\+\_\+gnt@{ac\+\_\+access\+\_\+gnt}}
\index{ac\+\_\+access\+\_\+gnt@{ac\+\_\+access\+\_\+gnt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{ac\+\_\+access\+\_\+gnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ac\+\_\+access\+\_\+gnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_a75a173abe18b863e3d7bd0de284518fe}


Definition at line {\bf 5399} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!ac\+\_\+access\+\_\+req@{ac\+\_\+access\+\_\+req}}
\index{ac\+\_\+access\+\_\+req@{ac\+\_\+access\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{ac\+\_\+access\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ac\+\_\+access\+\_\+req} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_aed2fb30826100be409f36e7192981b1c}


Definition at line {\bf 5398} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!admin\+\_\+ctrl@{admin\+\_\+ctrl}}
\index{admin\+\_\+ctrl@{admin\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{admin\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf admin\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_a7b02ec70ac3b11c03bc4c839ea99db89}


Definition at line {\bf 5395} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!admin\+\_\+regs\+\_\+status\+\_\+rec@{admin\+\_\+regs\+\_\+status\+\_\+rec}}
\index{admin\+\_\+regs\+\_\+status\+\_\+rec@{admin\+\_\+regs\+\_\+status\+\_\+rec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{admin\+\_\+regs\+\_\+status\+\_\+rec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf admin\+\_\+regs\+\_\+status\+\_\+rec} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+admin\+\_\+stat}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_ae79035fb58821962d04f1da9ce74d0d6}


Definition at line {\bf 5390} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH@{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}}
\index{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH@{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_a3897150e7063e741d73357e26161c904}


Definition at line {\bf 5356} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!cal\+\_\+fail@{cal\+\_\+fail}}
\index{cal\+\_\+fail@{cal\+\_\+fail}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{cal\+\_\+fail}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cal\+\_\+fail} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_a51a979fb7045851e75f5a3e11cfb8fcf}


Definition at line {\bf 5402} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!cal\+\_\+success@{cal\+\_\+success}}
\index{cal\+\_\+success@{cal\+\_\+success}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{cal\+\_\+success}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cal\+\_\+success} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_a0672ee6509d9259bee604f5d630d9110}


Definition at line {\bf 5403} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!clk@{clk}}
\index{clk@{clk}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 5374} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH@{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}}
\index{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH@{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_acd4c44261e4ac463700479564a2577df}


Definition at line {\bf 5351} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!ctl\+\_\+cal\+\_\+byte\+\_\+lanes@{ctl\+\_\+cal\+\_\+byte\+\_\+lanes}}
\index{ctl\+\_\+cal\+\_\+byte\+\_\+lanes@{ctl\+\_\+cal\+\_\+byte\+\_\+lanes}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{ctl\+\_\+cal\+\_\+byte\+\_\+lanes}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+cal\+\_\+byte\+\_\+lanes} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_ac5221c18f36d7f6115e50b151be873da}


Definition at line {\bf 5379} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!ctl\+\_\+recalibrate\+\_\+req@{ctl\+\_\+recalibrate\+\_\+req}}
\index{ctl\+\_\+recalibrate\+\_\+req@{ctl\+\_\+recalibrate\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{ctl\+\_\+recalibrate\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+recalibrate\+\_\+req} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_ab19e0bf0cc001ceaeeb1109bdb0f5286}


Definition at line {\bf 5408} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!ctrl\+\_\+admin@{ctrl\+\_\+admin}}
\index{ctrl\+\_\+admin@{ctrl\+\_\+admin}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{ctrl\+\_\+admin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+admin} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_a067ecf084536e3fdfe134d744193fa16}


Definition at line {\bf 5394} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+addr\+\_\+cmd\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__admin_a93282343527308e0dcae9b35be6496bc}


Definition at line {\bf 5340} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__admin_a42d4f6d3b4e947a273d7b976b40149bc}


Definition at line {\bf 5335} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO@{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}}
\index{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO@{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_af28fead9270d0cdddf2692beba1d213f}


Definition at line {\bf 5350} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!enable\+\_\+odt@{enable\+\_\+odt}}
\index{enable\+\_\+odt@{enable\+\_\+odt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{enable\+\_\+odt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf enable\+\_\+odt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_ac466d1963e9e27f1ef6de166fa51603b}


Definition at line {\bf 5386} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL@{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL}}
\index{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL@{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_aa5d74ef3e6ea682931702721f29e6f2b}


Definition at line {\bf 5364} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__admin_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 5325} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!mem\+\_\+ac\+\_\+swapped\+\_\+ranks@{mem\+\_\+ac\+\_\+swapped\+\_\+ranks}}
\index{mem\+\_\+ac\+\_\+swapped\+\_\+ranks@{mem\+\_\+ac\+\_\+swapped\+\_\+ranks}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{mem\+\_\+ac\+\_\+swapped\+\_\+ranks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+ac\+\_\+swapped\+\_\+ranks} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_a407305ec5d8963ca10aa05f564902e79}


Definition at line {\bf 5378} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_acb05213a69b042f4f1f4ce0e6f5340ce}


Definition at line {\bf 5353} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_af20355f02b63b685cb44d03ca3748a52}


Definition at line {\bf 5354} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+NK} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_a2c74ca0a7481cf4ba2699089b9109af5}


Definition at line {\bf 5361} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+R\+OW@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+R\+OW}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+R\+OW@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+R\+OW}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+R\+OW}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+R\+OW} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_a79abbc90e09704bd47ef40fda4b76857}


Definition at line {\bf 5362} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+P\+A\+I\+R\+\_\+\+C\+O\+U\+NT} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_a283423ca15c1bead2298a6cb2b93889c}


Definition at line {\bf 5352} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_a6d177b2aae1b4f5fed07ae262b6604cc}


Definition at line {\bf 5368} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+M\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_ae8def594e6250a784ccf21aad8da3e3a}


Definition at line {\bf 5348} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_aea321fa7c8e91e74338977a680defa1d}


Definition at line {\bf 5349} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_ac5c424672492832ebd7933194d99e34c}


Definition at line {\bf 5346} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+N\+\_\+\+EN@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+N\+\_\+\+EN}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+N\+\_\+\+EN@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+N\+\_\+\+EN}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+N\+\_\+\+EN}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+N\+\_\+\+EN} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_af01675c0aca79412772aad177d88d205}


Definition at line {\bf 5357} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH@{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_a6c6bb0d2bb0d2f1f90959a23e8b17c6d}


Definition at line {\bf 5347} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE@{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_a663670cfe1faa7c639d74f0d337db4ad}


Definition at line {\bf 5358} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}}
\index{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS@{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_a7526f8238db78e16f5c4a1a9feebc3e0}


Definition at line {\bf 5355} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!N\+O\+N\+\_\+\+O\+P\+\_\+\+E\+V\+A\+L\+\_\+\+MD@{N\+O\+N\+\_\+\+O\+P\+\_\+\+E\+V\+A\+L\+\_\+\+MD}}
\index{N\+O\+N\+\_\+\+O\+P\+\_\+\+E\+V\+A\+L\+\_\+\+MD@{N\+O\+N\+\_\+\+O\+P\+\_\+\+E\+V\+A\+L\+\_\+\+MD}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{N\+O\+N\+\_\+\+O\+P\+\_\+\+E\+V\+A\+L\+\_\+\+MD}]{\setlength{\rightskip}{0pt plus 5cm}{\bf N\+O\+N\+\_\+\+O\+P\+\_\+\+E\+V\+A\+L\+\_\+\+MD} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_a238755c42981279772b379e840bd4be5}


Definition at line {\bf 5365} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__admin_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 5327} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!regs\+\_\+admin\+\_\+ctrl\+\_\+rec@{regs\+\_\+admin\+\_\+ctrl\+\_\+rec}}
\index{regs\+\_\+admin\+\_\+ctrl\+\_\+rec@{regs\+\_\+admin\+\_\+ctrl\+\_\+rec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{regs\+\_\+admin\+\_\+ctrl\+\_\+rec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf regs\+\_\+admin\+\_\+ctrl\+\_\+rec} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+admin\+\_\+ctrl}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_a48fba0a3b36328bc624426b7b600d1ad}


Definition at line {\bf 5389} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!rst\+\_\+n@{rst\+\_\+n}}
\index{rst\+\_\+n@{rst\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rst\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_a19aeb1466190c38420a42b7e951ab563}


Definition at line {\bf 5375} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!seq\+\_\+ac@{seq\+\_\+ac}}
\index{seq\+\_\+ac@{seq\+\_\+ac}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{seq\+\_\+ac}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_af974747380045e97a5bb577452c6e689}


Definition at line {\bf 5382} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!seq\+\_\+ac\+\_\+sel@{seq\+\_\+ac\+\_\+sel}}
\index{seq\+\_\+ac\+\_\+sel@{seq\+\_\+ac\+\_\+sel}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{seq\+\_\+ac\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+ac\+\_\+sel} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_a7759c4ef6eb7113e82078f83e65f65c9}


Definition at line {\bf 5383} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__admin_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 5326} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!T\+I\+N\+I\+T\+\_\+\+R\+ST@{T\+I\+N\+I\+T\+\_\+\+R\+ST}}
\index{T\+I\+N\+I\+T\+\_\+\+R\+ST@{T\+I\+N\+I\+T\+\_\+\+R\+ST}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{T\+I\+N\+I\+T\+\_\+\+R\+ST}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+I\+N\+I\+T\+\_\+\+R\+ST} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_a54c686f62a9e5aaa44bf98d62ad5a9d1}


Definition at line {\bf 5371} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!T\+I\+N\+I\+T\+\_\+\+T\+CK@{T\+I\+N\+I\+T\+\_\+\+T\+CK}}
\index{T\+I\+N\+I\+T\+\_\+\+T\+CK@{T\+I\+N\+I\+T\+\_\+\+T\+CK}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{T\+I\+N\+I\+T\+\_\+\+T\+CK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+I\+N\+I\+T\+\_\+\+T\+CK} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__phy__alt__mem__phy__admin_a9e9f4735cc961a01d59e53b47ba1b8e2}


Definition at line {\bf 5369} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!trefi\+\_\+failure@{trefi\+\_\+failure}}
\index{trefi\+\_\+failure@{trefi\+\_\+failure}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{trefi\+\_\+failure}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trefi\+\_\+failure} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__phy__alt__mem__phy__admin_a610b67ed6ff479e2a7917249ef2f5d0c}


Definition at line {\bf 5391} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}!work@{work}}
\index{work@{work}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin}}
\paragraph[{work}]{\setlength{\rightskip}{0pt plus 5cm}{\bf work}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__admin_a9f49de6f5eed5b4488cba6c9cdd1c215}


Definition at line {\bf 5329} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
