

================================================================
== Vivado HLS Report for 'Thresholding_Batch_0'
================================================================
* Date:           Sat Jan 30 15:30:13 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_Thresholding_Batch_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.935 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3079|     3079| 30.790 us | 30.790 us |  3079|  3079|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [2/2] (0.00ns)   --->   "call fastcc void @Thresholding_Batch(i8* %in0_V_V, i8* %out_V_V)" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_0_r03oilew/top_Thresholding_Batch_0.cpp:25]   --->   Operation 5 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.33>
ST_3 : Operation 6 [1/2] (7.33ns)   --->   "call fastcc void @Thresholding_Batch(i8* %in0_V_V, i8* %out_V_V)" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_0_r03oilew/top_Thresholding_Batch_0.cpp:25]   --->   Operation 6 'call' <Predicate = true> <Delay = 7.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in0_V_V), !map !86"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_V), !map !90"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @Thresholding_Batch_0_1) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_0_r03oilew/top_Thresholding_Batch_0.cpp:19]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_0_r03oilew/top_Thresholding_Batch_0.cpp:20]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_0_r03oilew/top_Thresholding_Batch_0.cpp:21]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i1]* @threshs_m_thresholds_254, [3 x i2]* @threshs_m_thresholds_253, [3 x i1]* @threshs_m_thresholds_142, [3 x i3]* @threshs_m_thresholds_76, [3 x i3]* @threshs_m_thresholds_65, [3 x i2]* @threshs_m_thresholds_54, [3 x i1]* @threshs_m_thresholds_43, [3 x i4]* @threshs_m_thresholds_32, [3 x i4]* @threshs_m_thresholds_21, [3 x i4]* @threshs_m_thresholds_10, [3 x i4]* @threshs_m_thresholds_252, [3 x i3]* @threshs_m_thresholds_241, [3 x i3]* @threshs_m_thresholds_230, [3 x i2]* @threshs_m_thresholds_219, [3 x i1]* @threshs_m_thresholds_208, [3 x i5]* @threshs_m_thresholds_197, [3 x i5]* @threshs_m_thresholds_186, [3 x i5]* @threshs_m_thresholds_175, [3 x i5]* @threshs_m_thresholds_164, [3 x i5]* @threshs_m_thresholds_153, [3 x i5]* @threshs_m_thresholds_141, [3 x i5]* @threshs_m_thresholds_130, [3 x i5]* @threshs_m_thresholds_119, [3 x i4]* @threshs_m_thresholds_108, [3 x i4]* @threshs_m_thresholds_97, [3 x i4]* @threshs_m_thresholds_86, [3 x i4]* @threshs_m_thresholds_80, [3 x i3]* @threshs_m_thresholds_79, [3 x i3]* @threshs_m_thresholds_78, [3 x i2]* @threshs_m_thresholds_77, [3 x i1]* @threshs_m_thresholds_75, [3 x i6]* @threshs_m_thresholds_74, [3 x i6]* @threshs_m_thresholds_73, [3 x i6]* @threshs_m_thresholds_72, [3 x i6]* @threshs_m_thresholds_71, [3 x i6]* @threshs_m_thresholds_70, [3 x i6]* @threshs_m_thresholds_69, [3 x i6]* @threshs_m_thresholds_68, [3 x i6]* @threshs_m_thresholds_67, [3 x i6]* @threshs_m_thresholds_66, [3 x i6]* @threshs_m_thresholds_64, [3 x i6]* @threshs_m_thresholds_63, [3 x i6]* @threshs_m_thresholds_62, [3 x i6]* @threshs_m_thresholds_61, [3 x i6]* @threshs_m_thresholds_60, [3 x i6]* @threshs_m_thresholds_59, [3 x i6]* @threshs_m_thresholds_58, [3 x i5]* @threshs_m_thresholds_57, [3 x i5]* @threshs_m_thresholds_56, [3 x i5]* @threshs_m_thresholds_55, [3 x i5]* @threshs_m_thresholds_53, [3 x i5]* @threshs_m_thresholds_52, [3 x i5]* @threshs_m_thresholds_51, [3 x i5]* @threshs_m_thresholds_50, [3 x i5]* @threshs_m_thresholds_49, [3 x i4]* @threshs_m_thresholds_48, [3 x i4]* @threshs_m_thresholds_47, [3 x i4]* @threshs_m_thresholds_46, [3 x i4]* @threshs_m_thresholds_45, [3 x i3]* @threshs_m_thresholds_44, [3 x i3]* @threshs_m_thresholds_42, [3 x i2]* @threshs_m_thresholds_41, [3 x i1]* @threshs_m_thresholds_40, [3 x i7]* @threshs_m_thresholds_39, [3 x i7]* @threshs_m_thresholds_38, [3 x i7]* @threshs_m_thresholds_37, [3 x i7]* @threshs_m_thresholds_36, [3 x i7]* @threshs_m_thresholds_35, [3 x i7]* @threshs_m_thresholds_34, [3 x i7]* @threshs_m_thresholds_33, [3 x i7]* @threshs_m_thresholds_31, [3 x i7]* @threshs_m_thresholds_30, [3 x i7]* @threshs_m_thresholds_29, [3 x i7]* @threshs_m_thresholds_28, [3 x i7]* @threshs_m_thresholds_27, [3 x i7]* @threshs_m_thresholds_26, [3 x i7]* @threshs_m_thresholds_25, [3 x i7]* @threshs_m_thresholds_24, [3 x i7]* @threshs_m_thresholds_23, [3 x i7]* @threshs_m_thresholds_22, [3 x i7]* @threshs_m_thresholds_20, [3 x i7]* @threshs_m_thresholds_19, [3 x i7]* @threshs_m_thresholds_18, [3 x i7]* @threshs_m_thresholds_17, [3 x i7]* @threshs_m_thresholds_16, [3 x i7]* @threshs_m_thresholds_15, [3 x i7]* @threshs_m_thresholds_14, [3 x i7]* @threshs_m_thresholds_13, [3 x i7]* @threshs_m_thresholds_12, [3 x i7]* @threshs_m_thresholds_11, [3 x i7]* @threshs_m_thresholds_9, [3 x i7]* @threshs_m_thresholds_8, [3 x i7]* @threshs_m_thresholds_7, [3 x i7]* @threshs_m_thresholds_6, [3 x i7]* @threshs_m_thresholds_5, [3 x i6]* @threshs_m_thresholds_4, [3 x i6]* @threshs_m_thresholds_3, [3 x i6]* @threshs_m_thresholds_2, [3 x i6]* @threshs_m_thresholds_1, [3 x i6]* @threshs_m_thresholds, [3 x i6]* @threshs_m_thresholds_251, [3 x i6]* @threshs_m_thresholds_250, [3 x i6]* @threshs_m_thresholds_249, [3 x i6]* @threshs_m_thresholds_248, [3 x i6]* @threshs_m_thresholds_247, [3 x i6]* @threshs_m_thresholds_246, [3 x i6]* @threshs_m_thresholds_245, [3 x i6]* @threshs_m_thresholds_244, [3 x i6]* @threshs_m_thresholds_243, [3 x i6]* @threshs_m_thresholds_242, [3 x i6]* @threshs_m_thresholds_240, [3 x i5]* @threshs_m_thresholds_239, [3 x i5]* @threshs_m_thresholds_238, [3 x i5]* @threshs_m_thresholds_237, [3 x i5]* @threshs_m_thresholds_236, [3 x i5]* @threshs_m_thresholds_235, [3 x i5]* @threshs_m_thresholds_234, [3 x i5]* @threshs_m_thresholds_233, [3 x i5]* @threshs_m_thresholds_232, [3 x i4]* @threshs_m_thresholds_231, [3 x i4]* @threshs_m_thresholds_229, [3 x i4]* @threshs_m_thresholds_228, [3 x i4]* @threshs_m_thresholds_227, [3 x i3]* @threshs_m_thresholds_226, [3 x i3]* @threshs_m_thresholds_225, [3 x i2]* @threshs_m_thresholds_224, [3 x i1]* @threshs_m_thresholds_223, [3 x i8]* @threshs_m_thresholds_222, [3 x i8]* @threshs_m_thresholds_221, [3 x i8]* @threshs_m_thresholds_220, [3 x i8]* @threshs_m_thresholds_218, [3 x i8]* @threshs_m_thresholds_217, [3 x i8]* @threshs_m_thresholds_216, [3 x i8]* @threshs_m_thresholds_215, [3 x i8]* @threshs_m_thresholds_214, [3 x i8]* @threshs_m_thresholds_213, [3 x i8]* @threshs_m_thresholds_212, [3 x i8]* @threshs_m_thresholds_211, [3 x i8]* @threshs_m_thresholds_210, [3 x i8]* @threshs_m_thresholds_209, [3 x i8]* @threshs_m_thresholds_207, [3 x i8]* @threshs_m_thresholds_206, [3 x i8]* @threshs_m_thresholds_205, [3 x i8]* @threshs_m_thresholds_204, [3 x i8]* @threshs_m_thresholds_203, [3 x i8]* @threshs_m_thresholds_202, [3 x i8]* @threshs_m_thresholds_201, [3 x i8]* @threshs_m_thresholds_200, [3 x i8]* @threshs_m_thresholds_199, [3 x i8]* @threshs_m_thresholds_198, [3 x i8]* @threshs_m_thresholds_196, [3 x i8]* @threshs_m_thresholds_195, [3 x i8]* @threshs_m_thresholds_194, [3 x i8]* @threshs_m_thresholds_193, [3 x i8]* @threshs_m_thresholds_192, [3 x i8]* @threshs_m_thresholds_191, [3 x i8]* @threshs_m_thresholds_190, [3 x i8]* @threshs_m_thresholds_189, [3 x i8]* @threshs_m_thresholds_188, [3 x i8]* @threshs_m_thresholds_187, [3 x i8]* @threshs_m_thresholds_185, [3 x i8]* @threshs_m_thresholds_184, [3 x i8]* @threshs_m_thresholds_183, [3 x i8]* @threshs_m_thresholds_182, [3 x i8]* @threshs_m_thresholds_181, [3 x i8]* @threshs_m_thresholds_180, [3 x i8]* @threshs_m_thresholds_179, [3 x i8]* @threshs_m_thresholds_178, [3 x i8]* @threshs_m_thresholds_177, [3 x i8]* @threshs_m_thresholds_176, [3 x i8]* @threshs_m_thresholds_174, [3 x i8]* @threshs_m_thresholds_173, [3 x i8]* @threshs_m_thresholds_172, [3 x i8]* @threshs_m_thresholds_171, [3 x i8]* @threshs_m_thresholds_170, [3 x i8]* @threshs_m_thresholds_169, [3 x i8]* @threshs_m_thresholds_168, [3 x i8]* @threshs_m_thresholds_167, [3 x i8]* @threshs_m_thresholds_166, [3 x i8]* @threshs_m_thresholds_165, [3 x i8]* @threshs_m_thresholds_163, [3 x i8]* @threshs_m_thresholds_162, [3 x i8]* @threshs_m_thresholds_161, [3 x i8]* @threshs_m_thresholds_160, [3 x i8]* @threshs_m_thresholds_159, [3 x i8]* @threshs_m_thresholds_158, [3 x i8]* @threshs_m_thresholds_157, [3 x i8]* @threshs_m_thresholds_156, [3 x i8]* @threshs_m_thresholds_155, [3 x i8]* @threshs_m_thresholds_154, [3 x i8]* @threshs_m_thresholds_152, [3 x i8]* @threshs_m_thresholds_151, [3 x i7]* @threshs_m_thresholds_150, [3 x i7]* @threshs_m_thresholds_149, [3 x i7]* @threshs_m_thresholds_148, [3 x i7]* @threshs_m_thresholds_147, [3 x i7]* @threshs_m_thresholds_146, [3 x i7]* @threshs_m_thresholds_145, [3 x i7]* @threshs_m_thresholds_144, [3 x i7]* @threshs_m_thresholds_143, [3 x i7]* @threshs_m_thresholds_140, [3 x i7]* @threshs_m_thresholds_139, [3 x i7]* @threshs_m_thresholds_138, [3 x i7]* @threshs_m_thresholds_137, [3 x i7]* @threshs_m_thresholds_136, [3 x i7]* @threshs_m_thresholds_135, [3 x i7]* @threshs_m_thresholds_134, [3 x i7]* @threshs_m_thresholds_133, [3 x i7]* @threshs_m_thresholds_132, [3 x i7]* @threshs_m_thresholds_131, [3 x i7]* @threshs_m_thresholds_129, [3 x i7]* @threshs_m_thresholds_128, [3 x i7]* @threshs_m_thresholds_127, [3 x i7]* @threshs_m_thresholds_126, [3 x i7]* @threshs_m_thresholds_125, [3 x i7]* @threshs_m_thresholds_124, [3 x i7]* @threshs_m_thresholds_123, [3 x i7]* @threshs_m_thresholds_122, [3 x i7]* @threshs_m_thresholds_121, [3 x i7]* @threshs_m_thresholds_120, [3 x i7]* @threshs_m_thresholds_118, [3 x i7]* @threshs_m_thresholds_117, [3 x i7]* @threshs_m_thresholds_116, [3 x i7]* @threshs_m_thresholds_115, [3 x i6]* @threshs_m_thresholds_114, [3 x i6]* @threshs_m_thresholds_113, [3 x i6]* @threshs_m_thresholds_112, [3 x i6]* @threshs_m_thresholds_111, [3 x i6]* @threshs_m_thresholds_110, [3 x i6]* @threshs_m_thresholds_109, [3 x i6]* @threshs_m_thresholds_107, [3 x i6]* @threshs_m_thresholds_106, [3 x i6]* @threshs_m_thresholds_105, [3 x i6]* @threshs_m_thresholds_104, [3 x i6]* @threshs_m_thresholds_103, [3 x i6]* @threshs_m_thresholds_102, [3 x i6]* @threshs_m_thresholds_101, [3 x i6]* @threshs_m_thresholds_100, [3 x i6]* @threshs_m_thresholds_99, [3 x i6]* @threshs_m_thresholds_98, [3 x i5]* @threshs_m_thresholds_96, [3 x i5]* @threshs_m_thresholds_95, [3 x i5]* @threshs_m_thresholds_94, [3 x i5]* @threshs_m_thresholds_93, [3 x i5]* @threshs_m_thresholds_92, [3 x i5]* @threshs_m_thresholds_91, [3 x i5]* @threshs_m_thresholds_90, [3 x i5]* @threshs_m_thresholds_89, [3 x i4]* @threshs_m_thresholds_88, [3 x i4]* @threshs_m_thresholds_87, [3 x i4]* @threshs_m_thresholds_85, [3 x i4]* @threshs_m_thresholds_84, [3 x i3]* @threshs_m_thresholds_83, [3 x i3]* @threshs_m_thresholds_82, [3 x i2]* @threshs_m_thresholds_81, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_0_r03oilew/top_Thresholding_Batch_0.cpp:24]   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "ret void" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_0_r03oilew/top_Thresholding_Batch_0.cpp:27]   --->   Operation 14 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 7.34ns
The critical path consists of the following:
	'call' operation ('call_ln25', /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_0_r03oilew/top_Thresholding_Batch_0.cpp:25) to 'Thresholding_Batch' [393]  (7.34 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
