{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1501162984605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501162984606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 16:43:04 2017 " "Processing started: Thu Jul 27 16:43:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501162984606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1501162984606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proiect -c proiect " "Command: quartus_map --read_settings_files=on --write_settings_files=off proiect -c proiect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1501162984606 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1501162984949 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proiect.v(61) " "Verilog HDL information at proiect.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1501162985001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proiect.v 1 1 " "Found 1 design units, including 1 entities, in source file proiect.v" { { "Info" "ISGN_ENTITY_NAME" "1 proiect " "Found entity 1: proiect" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501162985003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501162985003 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_sync.v(44) " "Verilog HDL warning at vga_sync.v(44): extended using \"x\" or \"z\"" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1501162985007 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_sync.v(45) " "Verilog HDL warning at vga_sync.v(45): extended using \"x\" or \"z\"" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1501162985007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501162985007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501162985007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updateclk.v 1 1 " "Found 1 design units, including 1 entities, in source file updateclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 updateclk " "Found entity 1: updateclk" {  } { { "updateclk.v" "" { Text "D:/altera 2/projects_delete/proiect/updateclk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501162985009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501162985009 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "paddle_c proiect.v(103) " "Verilog HDL Implicit Net warning at proiect.v(103): created implicit net for \"paddle_c\"" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501162985009 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "border_c proiect.v(104) " "Verilog HDL Implicit Net warning at proiect.v(104): created implicit net for \"border_c\"" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501162985010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proiect " "Elaborating entity \"proiect\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1501162985035 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "paddle_c proiect.v(103) " "Verilog HDL or VHDL warning at proiect.v(103): object \"paddle_c\" assigned a value but never read" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1501162985036 "|proiect"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "border_c proiect.v(104) " "Verilog HDL or VHDL warning at proiect.v(104): object \"border_c\" assigned a value but never read" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1501162985036 "|proiect"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "smash_y1 proiect.v(42) " "Verilog HDL warning at proiect.v(42): object smash_y1 used but never assigned" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 42 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1501162985036 "|proiect"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "smash_y2 proiect.v(43) " "Verilog HDL warning at proiect.v(43): object smash_y2 used but never assigned" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 43 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1501162985036 "|proiect"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bounce proiect.v(44) " "Verilog HDL or VHDL warning at proiect.v(44): object \"bounce\" assigned a value but never read" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1501162985036 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proiect.v(31) " "Verilog HDL assignment warning at proiect.v(31): truncated value with size 32 to match size of target (1)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985037 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proiect.v(32) " "Verilog HDL assignment warning at proiect.v(32): truncated value with size 32 to match size of target (1)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985038 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proiect.v(33) " "Verilog HDL assignment warning at proiect.v(33): truncated value with size 32 to match size of target (1)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985038 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proiect.v(70) " "Verilog HDL assignment warning at proiect.v(70): truncated value with size 32 to match size of target (1)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985039 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 proiect.v(71) " "Verilog HDL assignment warning at proiect.v(71): truncated value with size 32 to match size of target (11)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985039 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 proiect.v(75) " "Verilog HDL assignment warning at proiect.v(75): truncated value with size 32 to match size of target (11)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985039 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 proiect.v(77) " "Verilog HDL assignment warning at proiect.v(77): truncated value with size 32 to match size of target (11)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985039 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 proiect.v(83) " "Verilog HDL assignment warning at proiect.v(83): truncated value with size 32 to match size of target (11)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985039 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 proiect.v(86) " "Verilog HDL assignment warning at proiect.v(86): truncated value with size 32 to match size of target (11)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985040 "|proiect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proiect.v(91) " "Verilog HDL assignment warning at proiect.v(91): truncated value with size 32 to match size of target (1)" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985040 "|proiect"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "smash_y1 0 proiect.v(42) " "Net \"smash_y1\" at proiect.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1501162985041 "|proiect"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "smash_y2 0 proiect.v(43) " "Net \"smash_y2\" at proiect.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "proiect.v" "" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1501162985042 "|proiect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga\"" {  } { { "proiect.v" "vga" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501162985058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_sync.v(27) " "Verilog HDL assignment warning at vga_sync.v(27): truncated value with size 32 to match size of target (11)" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985059 "|proiect|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_sync.v(32) " "Verilog HDL assignment warning at vga_sync.v(32): truncated value with size 32 to match size of target (11)" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985060 "|proiect|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_sync.v(41) " "Verilog HDL assignment warning at vga_sync.v(41): truncated value with size 32 to match size of target (1)" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985060 "|proiect|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_sync.v(42) " "Verilog HDL assignment warning at vga_sync.v(42): truncated value with size 32 to match size of target (1)" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985060 "|proiect|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_sync.v(43) " "Verilog HDL assignment warning at vga_sync.v(43): truncated value with size 32 to match size of target (1)" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985060 "|proiect|vga_sync:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updateclk updateclk:clock " "Elaborating entity \"updateclk\" for hierarchy \"updateclk:clock\"" {  } { { "proiect.v" "clock" { Text "D:/altera 2/projects_delete/proiect/proiect.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1501162985061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 updateclk.v(10) " "Verilog HDL assignment warning at updateclk.v(10): truncated value with size 32 to match size of target (24)" {  } { { "updateclk.v" "" { Text "D:/altera 2/projects_delete/proiect/updateclk.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1501162985062 "|proiect|updateclk:clock"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[0\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[0\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[1\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[1\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[2\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[2\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[3\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[3\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[4\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[4\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[5\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[5\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[6\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[6\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[7\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[7\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[8\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[8\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[9\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[9\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|y_pos\[10\] " "Converted tri-state buffer \"vga_sync:vga\|y_pos\[10\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[0\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[0\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[1\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[1\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[2\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[2\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[3\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[3\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[4\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[4\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[5\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[5\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[6\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[6\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[7\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[7\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[8\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[8\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[9\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[9\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_sync:vga\|x_pos\[10\] " "Converted tri-state buffer \"vga_sync:vga\|x_pos\[10\]\" feeding internal logic into a wire" {  } { { "vga_sync.v" "" { Text "D:/altera 2/projects_delete/proiect/vga_sync.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1501162985158 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1501162985158 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera 2/projects_delete/proiect/output_files/proiect.map.smsg " "Generated suppressed messages file D:/altera 2/projects_delete/proiect/output_files/proiect.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1501162985818 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1501162985913 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501162985913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1501162985980 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1501162985980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "220 " "Implemented 220 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1501162985980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1501162985980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501162985998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 16:43:05 2017 " "Processing ended: Thu Jul 27 16:43:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501162985998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501162985998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501162985998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1501162985998 ""}
