JDF B
// Created by Version 2.1 
PROJECT lab13
DESIGN lab13 Normal
DEVKIT LC4256V-75T144I
ENTRY Pure Verilog HDL
MODULE lcd1602.v
MODSTYLE lcd1602 Normal
SYNTHESIS_TOOL LSE
SIMULATOR_TOOL ModelSim
TOPMODULE lcd1602
