<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FrequencyDivider.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="D_flipflop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="D_flipflop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="D_flipflop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="D_flipflop.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_flipflop.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_flipflop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="D_flipflop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="D_flipflop.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="D_flipflop_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="D_flipflop_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_flipflop_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_flipflop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FourBitCounter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FourBitCounter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FourBitCounter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FourBitCounter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FourBitCounter.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FourBitCounter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FourBitCounter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FourBitCounter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FourBitCounter_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FourBitCounter_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FourBitCounter_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FourBitCounter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FrequencyDivider.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FrequencyDivider.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FrequencyDivider.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FrequencyDivider.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FrequencyDivider.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FrequencyDivider.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FrequencyDivider.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FrequencyDivider.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FrequencyDivider_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FrequencyDivider_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FrequencyDivider_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="comperator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="comperator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="comperator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="comperator.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comperator.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="comperator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="comperator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="comperator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="comperator_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="comperator_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comperator_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="comperator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testDivider_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testDivider_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testDivider_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testDivider_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1692205508" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1692205508">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1692205739" xil_pn:in_ck="6512005250882976614" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1692205739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_flipflop.vhd"/>
      <outfile xil_pn:name="FourBitCounter.vhd"/>
      <outfile xil_pn:name="FrequencyDivider.vhd"/>
      <outfile xil_pn:name="comperator.vhd"/>
      <outfile xil_pn:name="testDivider.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1692205750" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1144541739655504195" xil_pn:start_ts="1692205750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692205750" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3871393438026036737" xil_pn:start_ts="1692205750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692205508" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5494626758182999126" xil_pn:start_ts="1692205508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692205750" xil_pn:in_ck="6512005250882976614" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1692205750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_flipflop.vhd"/>
      <outfile xil_pn:name="FourBitCounter.vhd"/>
      <outfile xil_pn:name="FrequencyDivider.vhd"/>
      <outfile xil_pn:name="comperator.vhd"/>
      <outfile xil_pn:name="testDivider.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1692205753" xil_pn:in_ck="6512005250882976614" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4885427110630573348" xil_pn:start_ts="1692205750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="testDivider_beh.prj"/>
      <outfile xil_pn:name="testDivider_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1692205754" xil_pn:in_ck="-7440435325561400394" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8846293065217052777" xil_pn:start_ts="1692205753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="testDivider_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1692204715" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1692204715">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1692205452" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2035854879156396222" xil_pn:start_ts="1692205452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692205452" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5494626758182999126" xil_pn:start_ts="1692205452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692205452" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1692205452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692205452" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2180284842948549628" xil_pn:start_ts="1692205452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692205452" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1692205452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692205452" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3003065440467376928" xil_pn:start_ts="1692205452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1692205459" xil_pn:in_ck="-6273851174358597041" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3505495234945104473" xil_pn:start_ts="1692205452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_flipflop.ngr"/>
      <outfile xil_pn:name="FourBitCounter.ngr"/>
      <outfile xil_pn:name="FrequencyDivider.lso"/>
      <outfile xil_pn:name="FrequencyDivider.ngc"/>
      <outfile xil_pn:name="FrequencyDivider.ngr"/>
      <outfile xil_pn:name="FrequencyDivider.prj"/>
      <outfile xil_pn:name="FrequencyDivider.stx"/>
      <outfile xil_pn:name="FrequencyDivider.syr"/>
      <outfile xil_pn:name="FrequencyDivider.xst"/>
      <outfile xil_pn:name="FrequencyDivider_vhdl.prj"/>
      <outfile xil_pn:name="FrequencyDivider_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="comperator.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
