[
  {
    "Name": "Id",
    "Description": "Description",
    "Value": "Value"
  },
  {
    "Name": "design.part",
    "Description": "Part",
    "Value": "xc7s25csga225-1"
  },
  {
    "Name": "design.top",
    "Description": "Top",
    "Value": "TOP_R76Replica"
  },
  {
    "Name": "design.run.pr.cell",
    "Description": "PR (Cell)",
    "Value": ""
  },
  {
    "Name": "design.run.pr.pblock",
    "Description": "PR (Pblock)",
    "Value": ""
  },
  {
    "Name": "design.run.slr",
    "Description": "SLR-Level Analysis",
    "Value": ""
  },
  {
    "Name": "design.run.regions",
    "Description": "Clock Regions",
    "Value": ""
  },
  {
    "Name": "utilization.clb.lut",
    "Description": "LUT(#)",
    "Value": "6590"
  },
  {
    "Name": "utilization.clb.ff",
    "Description": "FD(#)",
    "Value": "7057"
  },
  {
    "Name": "utilization.ram.tile",
    "Description": "RAMB/FIFO(#)",
    "Value": "42"
  },
  {
    "Name": "utilization.uram.tile",
    "Description": "URAM(#)",
    "Value": "n/a"
  },
  {
    "Name": "utilization.dsp",
    "Description": "DSP48(#)",
    "Value": "4"
  },
  {
    "Name": "design.failure",
    "Description": "Criteria to review",
    "Value": "2"
  },
  {
    "Name": "utilization.clb.lut.pct",
    "Description": "LUT(%)",
    "Value": "45.14"
  },
  {
    "Name": "utilization.clb.ff.pct",
    "Description": "FD(%)",
    "Value": "24.17"
  },
  {
    "Name": "utilization.clb.lutmem.pct",
    "Description": "LUTRAM+SRL(%)",
    "Value": "2.02"
  },
  {
    "Name": "utilization.clb.carry8.pct",
    "Description": "CARRY8(%)",
    "Value": "n/a"
  },
  {
    "Name": "utilization.clb.f7mux.pct",
    "Description": "MUXF7(%)",
    "Value": "0.33"
  },
  {
    "Name": "utilization.clb.f8mux.pct",
    "Description": "MUXF8(%)",
    "Value": "0.00"
  },
  {
    "Name": "design.cells.hlutnm.pct",
    "Description": "LUT Combining(%)",
    "Value": "7.44"
  },
  {
    "Name": "utilization.dsp.pct",
    "Description": "DSP48(%)",
    "Value": "5.00"
  },
  {
    "Name": "utilization.ram.tile.pct",
    "Description": "RAMB/FIFO(%)",
    "Value": "93.33"
  },
  {
    "Name": "utilization.uram.tile.pct",
    "Description": "URAM(%)",
    "Value": "93.33"
  },
  {
    "Name": "utilization.bigblocks.pct",
    "Description": "DSP48+RAMB+URAM (Avg)(%)",
    "Value": "49.16"
  },
  {
    "Name": "utilization.clk.all",
    "Description": "BUFGCE* + BUFGCTRL",
    "Value": "5"
  },
  {
    "Name": "utilization.ctrlsets.uniq",
    "Description": "Control Sets",
    "Value": "246"
  },
  {
    "Name": "design.dont_touch",
    "Description": "DONT_TOUCH(#)",
    "Value": "72"
  },
  {
    "Name": "design.cells.maxavgfo",
    "Description": "Average Fanout for modules > 100k cells",
    "Value": "0"
  },
  {
    "Name": "design.nets.nonfdhfn",
    "Description": "Non-FD high fanout nets > 10k loads",
    "Value": "0"
  },
  {
    "Name": "methodology.timing-6",
    "Description": "TIMING-6",
    "Value": "0"
  },
  {
    "Name": "methodology.timing-7",
    "Description": "TIMING-7",
    "Value": "0"
  },
  {
    "Name": "methodology.timing-8",
    "Description": "TIMING-8",
    "Value": "0"
  },
  {
    "Name": "methodology.timing-14",
    "Description": "TIMING-14",
    "Value": "0"
  },
  {
    "Name": "methodology.timing-35",
    "Description": "TIMING-35",
    "Value": "0"
  },
  {
    "Name": "design.device.maxlvls.lut",
    "Description": "Number of paths above max LUT budgeting 0.300ns",
    "Value": "0"
  },
  {
    "Name": "design.device.maxlvls.net",
    "Description": "Number of paths above max Net budgeting 0.208ns",
    "Value": "0"
  }
]