===== Simulator configuration =====
  BLOCKSIZE:                        32
  L1_SIZE:                          4096
  L1_ASSOC:                         128
  VC_NUM_BLOCKS:                    0
  L2_SIZE:                          0
  L2_ASSOC:                         0
  trace_file:                       gcc_trace.txt

===== L1 contents =====
  set   0:  2001c11 D 200009b   200009a   2000099   2000098   2000097   2000096   2000095   20028d0 D 2002232 D 20028d2 D 2001f8f D 2002412   200214a D 20017a5   20018f4 D 20018a3   2001c12 D 2001ac7   3d819c8 D 20028d1 D 2001531 D 20018a0   20018a2   2000fa5   2000f94   20017a4 D 20028cf D 20018fc D 20018a4   2000fa7   2000f96   2001abb   20017b8 D 20013b1   20013ae   20028e4 D 20018a5   20028e5 D 2000fa9   2000f98   2001f2c   2001aac   2001ac3 D 20018ac D 20013af   20013ac   2000fa8   20028d5 D 20028d6 D 2001497   2000fb1   2001492   20028d7 D 20028e3 D 2001abc   20028d3 D 20028d4 D 2001982 D 2000faa   20023fc   20013ab   20018a6   2000f99   20013b2   2001498   2001494   2001b29 D 20018df D 20023fb   20028e2 D 20028e1 D 2001aab   20023fa   20028e0 D 2001b28 D 20028df D 2001981 D 20018de D 20023f9   20028de D 20028dd D 2001aaa   20023f8   20028dc D 2001b27 D 20028db D 2001980 D 20018dd D 20023f7   20028da D 20028d9 D 2001aa9   20023f6   20028d8 D 2001b26 D 200197f D 20018dc D 2001ab0   20023f5   2001aa8   20023f4   2001b25 D 2000f97   2001cf0   20013ad   2001aba D 20018f5 D 2001d11 D 2002b14 D 2001d10 D 3d819c9 D 2001694 D 2001ade D 20028ce D 2001fca D 2001a9f D 2001c13 D 20028cd D 2001ac6 D 2001f67 D 200214b D 20028cc D 2001ad4 D 2001f72 D 20018fa D 2001f78 D 20028cb D

===== Simulation results =====
  a. number of L1 reads:                       63640
  b. number of L1 read misses:                  2356
  c. number of L1 writes:                      36360
  d. number of L1 write misses:                 2598
  e. number of swap requests:                      0
  f. swap request rate:                       0.0000
  g. number of swaps:                              0
  h. combined L1+VC miss rate:                0.0495
  i. number writebacks from L1/VC:              2861
  j. number of L2 reads:                           0
  k. number of L2 read misses:                     0
  l. number of L2 writes:                          0
  m. number of L2 write misses:                    0
  n. L2 miss rate:                            0.0000
  o. number of writebacks from L2:                 0
  p. total memory traffic:                      7815
