--file 4bitctr.vhd
LIBRARY ieee;
use ieee.std_logic_1164.all

entity 4bitctr is
PORT(EN,CLEAR,CLK:IN STD_LOGIC;
		COUNT:OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
end 4bitctr;

ARCHITECTURE be of 4bitctr is
SIGNAL temp:STD_LOGIC_VECTOR(0 TO 3);
COMPONENT tflipflop
  port (T,RST,CLK,EN: in std_logic;
						 Q: out std_logic);
END COMPONENT;


BEGIN


t0:tflipflop PORT MAP(EN,CLEAR,CLK,'1',temp(0));
COUNT(0)<=temp(0);
t1:tflipflop PORT MAP(EN and temp(0),CLEAR,CLK,'1',temp(1));
COUNT(1)<=temp(1);
t2:tflipflop PORT MAP(temp(1) and EN and temp(0),CLEAR,CLK,'1',temp(2));
COUNT(2)<=temp(2);
t3:tflipflop PORT MAP(temp(1) and EN and temp(0) and temp(2),CLEAR,CLK,'1',TEMP(3));
COUNT(3)<=temp(3);

END be;