module bcd_counter(
    input clk,
    input rst,
    output [3:0] cnt
    );
    
    reg [3:0] cnt;
    
    always@(clk, rst) begin
    if(rst) cnt<=4'b0000;
    else  begin
    if(cnt==9) cnt<=0;
    else cnt<=cnt+1;
    end
    end
    
endmodule
