simSeconds 0.056329192473
simTicks 56329199478.4375
finalTick 21431304608918.812
simFreq 1000001000000.0
hostSeconds 190.81919787
hostTickRate 302392681.83822095
hostMemory 52600911.503956
simInsts 110000129.60239801
simOps 115822168.19295801
hostInstRate 597892.449367
hostOpRate 628953.9257530001
system.clk_domain.clock 1000.0010000000001
system.cpu_clk_domain.clock 500.00050000000005
system.cpu_voltage_domain.voltage 1.0000010000000001
system.l2.demandHits::switch_cpus.inst 472706.422665
system.l2.demandHits::switch_cpus.data 580132.573291
system.l2.demandHits::total 1052838.995956
system.l2.overallHits::switch_cpus.inst 472706.422665
system.l2.overallHits::switch_cpus.data 580132.573291
system.l2.overallHits::total 1052838.995956
system.l2.demandMisses::cpu.inst 2.866763
system.l2.demandMisses::cpu.data 3.3499320000000004
system.l2.demandMisses::switch_cpus.inst 1530.109685
system.l2.demandMisses::switch_cpus.data 202145.63019000003
system.l2.demandMisses::total 203675.73987499997
system.l2.overallMisses::cpu.inst 2.866763
system.l2.overallMisses::cpu.data 3.3499320000000004
system.l2.overallMisses::switch_cpus.inst 1530.109685
system.l2.overallMisses::switch_cpus.data 202145.63019000003
system.l2.overallMisses::total 203675.73987499997
system.l2.demandMissLatency::switch_cpus.inst 130886189.275
system.l2.demandMissLatency::switch_cpus.data 17089110075.070498
system.l2.demandMissLatency::total 17219996264.3455
system.l2.overallMissLatency::switch_cpus.inst 130886189.275
system.l2.overallMissLatency::switch_cpus.data 17089110075.070498
system.l2.overallMissLatency::total 17219996264.3455
system.l2.demandAccesses::cpu.inst 2.866763
system.l2.demandAccesses::cpu.data 3.3499320000000004
system.l2.demandAccesses::switch_cpus.inst 474236.53235
system.l2.demandAccesses::switch_cpus.data 782278.203481
system.l2.demandAccesses::total 1256514.735831
system.l2.overallAccesses::cpu.inst 2.866763
system.l2.overallAccesses::cpu.data 3.3499320000000004
system.l2.overallAccesses::switch_cpus.inst 474236.53235
system.l2.overallAccesses::switch_cpus.data 782278.203481
system.l2.overallAccesses::total 1256514.735831
system.l2.demandMissRate::cpu.inst 1.0000010000000001
system.l2.demandMissRate::cpu.data 0.88289
system.l2.demandMissRate::switch_cpus.inst 0.003062163713
system.l2.demandMissRate::switch_cpus.data 0.261980677675
system.l2.demandMissRate::total 0.171627046246
system.l2.overallMissRate::cpu.inst 1.0000010000000001
system.l2.overallMissRate::cpu.data 0.88289
system.l2.overallMissRate::switch_cpus.inst 0.003062163713
system.l2.overallMissRate::switch_cpus.data 0.261980677675
system.l2.overallMissRate::total 0.171627046246
system.l2.demandAvgMissLatency::switch_cpus.inst 84332.35673833573
system.l2.demandAvgMissLatency::switch_cpus.data 83503.683709417
system.l2.demandAvgMissLatency::total 83506.81428375954
system.l2.overallAvgMissLatency::switch_cpus.inst 84332.35673833573
system.l2.overallAvgMissLatency::switch_cpus.data 83503.683709417
system.l2.overallAvgMissLatency::total 83506.81428375954
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 72305.693758
system.l2.writebacks::total 72305.693758
system.l2.demandMshrMisses::switch_cpus.inst 1530.109685
system.l2.demandMshrMisses::switch_cpus.data 202145.63019000003
system.l2.demandMshrMisses::total 203675.73987499997
system.l2.overallMshrMisses::switch_cpus.inst 1530.109685
system.l2.overallMshrMisses::switch_cpus.data 202145.63019000003
system.l2.overallMshrMisses::total 203675.73987499997
system.l2.demandMshrMissLatency::switch_cpus.inst 115585039.23509301
system.l2.demandMshrMissLatency::switch_cpus.data 15067651269.660501
system.l2.demandMshrMissLatency::total 15183236308.895594
system.l2.overallMshrMissLatency::switch_cpus.inst 115585039.23509301
system.l2.overallMshrMissLatency::switch_cpus.data 15067651269.660501
system.l2.overallMshrMissLatency::total 15183236308.895594
system.l2.demandMshrMissRate::switch_cpus.inst 0.003062163713
system.l2.demandMshrMissRate::switch_cpus.data 0.261980677675
system.l2.demandMshrMissRate::total 0.171627046246
system.l2.overallMshrMissRate::switch_cpus.inst 0.003062163713
system.l2.overallMshrMissRate::switch_cpus.data 0.261980677675
system.l2.overallMshrMissRate::total 0.171627046246
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 74332.31084362546
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73503.64045397495
system.l2.demandAvgMshrMissLatency::total 73506.77082134479
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 74332.31084362546
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73503.64045397495
system.l2.overallAvgMshrMissLatency::total 73506.77082134479
system.l2.replacements 190012.39844799996
system.l2.ReadCleanReq.hits::switch_cpus.inst 472706.422665
system.l2.ReadCleanReq.hits::total 472706.422665
system.l2.ReadCleanReq.misses::cpu.inst 2.866763
system.l2.ReadCleanReq.misses::switch_cpus.inst 1530.109685
system.l2.ReadCleanReq.misses::total 1530.109685
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 130886189.275
system.l2.ReadCleanReq.missLatency::total 130886189.275
system.l2.ReadCleanReq.accesses::cpu.inst 2.866763
system.l2.ReadCleanReq.accesses::switch_cpus.inst 474236.53235
system.l2.ReadCleanReq.accesses::total 474236.53235
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000010000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.003062163713
system.l2.ReadCleanReq.missRate::total 0.003062163713
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 84332.35673833573
system.l2.ReadCleanReq.avgMissLatency::total 84332.35673833573
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1530.109685
system.l2.ReadCleanReq.mshrMisses::total 1530.109685
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 115585039.23509301
system.l2.ReadCleanReq.mshrMissLatency::total 115585039.23509301
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.003062163713
system.l2.ReadCleanReq.mshrMissRate::total 0.003062163713
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 74332.31084362546
system.l2.ReadCleanReq.avgMshrMissLatency::total 74332.31084362546
system.l2.ReadExReq.hits::switch_cpus.data 142133.570745
system.l2.ReadExReq.hits::total 142133.570745
system.l2.ReadExReq.misses::cpu.data 0.8730719999999998
system.l2.ReadExReq.misses::switch_cpus.data 73915.730346
system.l2.ReadExReq.misses::total 73915.730346
system.l2.ReadExReq.missLatency::switch_cpus.data 6320030952.4025
system.l2.ReadExReq.missLatency::total 6320030952.4025
system.l2.ReadExReq.accesses::cpu.data 0.8730719999999998
system.l2.ReadExReq.accesses::switch_cpus.data 216049.30109099997
system.l2.ReadExReq.accesses::total 216049.30109099997
system.l2.ReadExReq.missRate::cpu.data 0.32959299999999997
system.l2.ReadExReq.missRate::switch_cpus.data 0.28790324818699997
system.l2.ReadExReq.missRate::total 0.28790324818699997
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 86352.5228193234
system.l2.ReadExReq.avgMissLatency::total 86352.5228193234
system.l2.ReadExReq.mshrMisses::switch_cpus.data 73915.730346
system.l2.ReadExReq.mshrMisses::total 73915.730346
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 5580874343.1925
system.l2.ReadExReq.mshrMissLatency::total 5580874343.1925
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.28790324818699997
system.l2.ReadExReq.mshrMissRate::total 0.28790324818699997
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 76352.51747204804
system.l2.ReadExReq.avgMshrMissLatency::total 76352.51747204804
system.l2.ReadSharedReq.hits::switch_cpus.data 437999.002546
system.l2.ReadSharedReq.hits::total 437999.002546
system.l2.ReadSharedReq.misses::cpu.data 2.47686
system.l2.ReadSharedReq.misses::switch_cpus.data 128229.899844
system.l2.ReadSharedReq.misses::total 128229.899844
system.l2.ReadSharedReq.missLatency::switch_cpus.data 10769079122.668001
system.l2.ReadSharedReq.missLatency::total 10769079122.668001
system.l2.ReadSharedReq.accesses::cpu.data 2.47686
system.l2.ReadSharedReq.accesses::switch_cpus.data 566228.9023900001
system.l2.ReadSharedReq.accesses::total 566228.9023900001
system.l2.ReadSharedReq.missRate::cpu.data 0.8148679999999999
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.23749517076999999
system.l2.ReadSharedReq.missRate::total 0.23749517076999999
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 83250.74197470688
system.l2.ReadSharedReq.avgMissLatency::total 83250.74197470688
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 128229.899844
system.l2.ReadSharedReq.mshrMisses::total 128229.899844
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 9486776926.468002
system.l2.ReadSharedReq.mshrMissLatency::total 9486776926.468002
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.23749517076999999
system.l2.ReadSharedReq.mshrMissRate::total 0.23749517076999999
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 73250.69431189567
system.l2.ReadSharedReq.avgMshrMissLatency::total 73250.69431189567
system.l2.WritebackClean.hits::writebacks 474174.582256
system.l2.WritebackClean.hits::total 474174.582256
system.l2.WritebackClean.accesses::writebacks 474174.582256
system.l2.WritebackClean.accesses::total 474174.582256
system.l2.WritebackDirty.hits::writebacks 323898.84819399996
system.l2.WritebackDirty.hits::total 323898.84819399996
system.l2.WritebackDirty.accesses::writebacks 323898.84819399996
system.l2.WritebackDirty.accesses::total 323898.84819399996
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 56329199478.4375
system.l2.tags.tagsInUse 30757.936100070256
system.l2.tags.totalRefs 2757186.629033
system.l2.tags.sampledRefs 222781.12195899998
system.l2.tags.avgRefs 12.668778190379
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.095921882745
system.l2.tags.occupancies::cpu.data 1.554084121837
system.l2.tags.occupancies::switch_cpus.inst 592.240863907741
system.l2.tags.occupancies::switch_cpus.data 29959.208861737294
system.l2.tags.avgOccs::cpu.inst 3.3415217999999994e-05
system.l2.tags.avgOccs::cpu.data 4.736894699999999e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.018073745533
system.l2.tags.avgOccs::switch_cpus.data 0.9142825419809998
system.l2.tags.avgOccs::total 0.93865772114
system.l2.tags.occupanciesTaskId::1024 32767.887605000004
system.l2.tags.ageTaskId_1024::0 43.333216
system.l2.tags.ageTaskId_1024::1 305.028541
system.l2.tags.ageTaskId_1024::2 3181.2137370000005
system.l2.tags.ageTaskId_1024::3 19331.427770000002
system.l2.tags.ratioOccsTaskId::1024 0.999996529401
system.l2.tags.tagAccesses 20321372.775326997
system.l2.tags.dataAccesses 20321372.775326997
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 56329199478.4375
system.mem_ctrls.avgPriority_writebacks::samples 72305.652383
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1530.109685
system.mem_ctrls.avgPriority_switch_cpus.data::samples 202119.49206
system.mem_ctrls.priorityMinLatency 1.875001875e-08
system.mem_ctrls.priorityMaxLatency 0.005956513873183749
system.mem_ctrls.numReadWriteTurnArounds 4353.7161049999995
system.mem_ctrls.numWriteReadTurnArounds 4353.7161049999995
system.mem_ctrls.numStayReadState 477964.42796800006
system.mem_ctrls.numStayWriteState 68052.89933500001
system.mem_ctrls.readReqs 203675.831039
system.mem_ctrls.writeReqs 72305.652383
system.mem_ctrls.readBursts 203675.831039
system.mem_ctrls.writeBursts 72305.652383
system.mem_ctrls.servicedByWrQ 26.229294
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.43369704
system.mem_ctrls.avgWrQLen 23.315388029999998
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 203675.831039
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 72305.652383
system.mem_ctrls.rdQLenPdf::0 126807.59732200002
system.mem_ctrls.rdQLenPdf::1 48193.483512
system.mem_ctrls.rdQLenPdf::2 17079.07173
system.mem_ctrls.rdQLenPdf::3 11550.821531
system.mem_ctrls.rdQLenPdf::4 17.291043000000002
system.mem_ctrls.rdQLenPdf::5 1.3366069999999999
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.583451
system.mem_ctrls.wrQLenPdf::1 0.583451
system.mem_ctrls.wrQLenPdf::2 0.583451
system.mem_ctrls.wrQLenPdf::3 0.583451
system.mem_ctrls.wrQLenPdf::4 0.583451
system.mem_ctrls.wrQLenPdf::5 0.583451
system.mem_ctrls.wrQLenPdf::6 0.583451
system.mem_ctrls.wrQLenPdf::7 0.583451
system.mem_ctrls.wrQLenPdf::8 0.583451
system.mem_ctrls.wrQLenPdf::9 0.583451
system.mem_ctrls.wrQLenPdf::10 0.583451
system.mem_ctrls.wrQLenPdf::11 0.652876
system.mem_ctrls.wrQLenPdf::12 0.652876
system.mem_ctrls.wrQLenPdf::13 0.652876
system.mem_ctrls.wrQLenPdf::14 0.652876
system.mem_ctrls.wrQLenPdf::15 956.027113
system.mem_ctrls.wrQLenPdf::16 996.4507639999999
system.mem_ctrls.wrQLenPdf::17 3223.875446
system.mem_ctrls.wrQLenPdf::18 3971.150288
system.mem_ctrls.wrQLenPdf::19 4281.86675
system.mem_ctrls.wrQLenPdf::20 4397.6804090000005
system.mem_ctrls.wrQLenPdf::21 4443.422452000001
system.mem_ctrls.wrQLenPdf::22 4423.587176
system.mem_ctrls.wrQLenPdf::23 4417.913280000001
system.mem_ctrls.wrQLenPdf::24 4425.223992
system.mem_ctrls.wrQLenPdf::25 4446.085081
system.mem_ctrls.wrQLenPdf::26 4479.5003
system.mem_ctrls.wrQLenPdf::27 4483.515077
system.mem_ctrls.wrQLenPdf::28 4538.123852000001
system.mem_ctrls.wrQLenPdf::29 4905.58735
system.mem_ctrls.wrQLenPdf::30 4481.087982999999
system.mem_ctrls.wrQLenPdf::31 4927.524622999999
system.mem_ctrls.wrQLenPdf::32 4482.989732
system.mem_ctrls.wrQLenPdf::33 10.612227
system.mem_ctrls.wrQLenPdf::34 3.5617140000000003
system.mem_ctrls.wrQLenPdf::35 0.837309
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 4353.7161049999995
system.mem_ctrls.rdPerTurnAround::mean 216.17359269588403
system.mem_ctrls.rdPerTurnAround::gmean 110.723132577581
system.mem_ctrls.rdPerTurnAround::stdev 761.557752969061
system.mem_ctrls.rdPerTurnAround::0-1023 2166.616008
system.mem_ctrls.rdPerTurnAround::20480-21503 0.204067
system.mem_ctrls.rdPerTurnAround::total 4353.7161049999995
system.mem_ctrls.wrPerTurnAround::samples 4353.7161049999995
system.mem_ctrls.wrPerTurnAround::mean 16.632140853252
system.mem_ctrls.wrPerTurnAround::gmean 16.595190811794
system.mem_ctrls.wrPerTurnAround::stdev 1.141757254556
system.mem_ctrls.wrPerTurnAround::16 3342.776546
system.mem_ctrls.wrPerTurnAround::18 579.551905
system.mem_ctrls.wrPerTurnAround::total 4353.7161049999995
system.mem_ctrls.bytesReadWrQ 1678.674816
system.mem_ctrls.bytesReadSys 13035253.186496
system.mem_ctrls.bytesWrittenSys 4627561.752512
system.mem_ctrls.avgRdBWSys 218992997.76702684
system.mem_ctrls.avgWrBWSys 74705749.34917733
system.mem_ctrls.totGap 56328163863.489494
system.mem_ctrls.avgGap 320958.41217295005
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 97927.01984
system.mem_ctrls.requestorReadBytes::switch_cpus.data 12935647.49184
system.mem_ctrls.requestorWriteBytes::writebacks 4626642.772863999
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1600729.166596049
system.mem_ctrls.requestorReadRate::switch_cpus.data 217361832.37601933
system.mem_ctrls.requestorWriteRate::writebacks 74688093.68337561
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1530.109685
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 202145.721354
system.mem_ctrls.requestorWriteAccesses::writebacks 72305.652383
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 52618854.61050001
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 6744008285.297
system.mem_ctrls.requestorWriteTotalLat::writebacks 1264009804085.1194
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 33186.17329734
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 32336.408034040003
system.mem_ctrls.requestorWriteAvgLat::writebacks 135867986.70205802
system.mem_ctrls.dram.bytesRead::cpu.inst 183.472832
system.mem_ctrls.dram.bytesRead::cpu.data 214.39564800000002
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 97927.01984
system.mem_ctrls.dram.bytesRead::switch_cpus.data 12937333.392447999
system.mem_ctrls.dram.bytesRead::total 13035260.412287999
system.mem_ctrls.dram.bytesInstRead::cpu.inst 183.472832
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 97927.01984
system.mem_ctrls.dram.bytesInstRead::total 97927.01984
system.mem_ctrls.dram.bytesWritten::writebacks 4627561.752512
system.mem_ctrls.dram.bytesWritten::total 4627561.752512
system.mem_ctrls.dram.numReads::cpu.inst 2.866763
system.mem_ctrls.dram.numReads::cpu.data 3.3499320000000004
system.mem_ctrls.dram.numReads::switch_cpus.inst 1530.109685
system.mem_ctrls.dram.numReads::switch_cpus.data 202145.83425699998
system.mem_ctrls.dram.numReads::total 203675.94394199998
system.mem_ctrls.dram.numWrites::writebacks 72305.652383
system.mem_ctrls.dram.numWrites::total 72305.652383
system.mem_ctrls.dram.bwRead::cpu.inst 33543.154706
system.mem_ctrls.dram.bwRead::cpu.data 37971.3594
system.mem_ctrls.dram.bwRead::switch_cpus.inst 1600729.108889
system.mem_ctrls.dram.bwRead::switch_cpus.data 217392447.12870398
system.mem_ctrls.dram.bwRead::total 218993176.449375
system.mem_ctrls.dram.bwInstRead::cpu.inst 33543.154706
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 1600729.108889
system.mem_ctrls.dram.bwInstRead::total 1600729.108889
system.mem_ctrls.dram.bwWrite::writebacks 74705749.200093
system.mem_ctrls.dram.bwWrite::total 74705749.200093
system.mem_ctrls.dram.bwTotal::writebacks 74705749.200093
system.mem_ctrls.dram.bwTotal::cpu.inst 33543.154706
system.mem_ctrls.dram.bwTotal::cpu.data 37971.3594
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 1600729.108889
system.mem_ctrls.dram.bwTotal::switch_cpus.data 217392447.12870398
system.mem_ctrls.dram.bwTotal::total 293698925.735723
system.mem_ctrls.dram.readBursts 203649.601745
system.mem_ctrls.dram.writeBursts 72291.29332599998
system.mem_ctrls.dram.perBankRdBursts::0 12434.188108000002
system.mem_ctrls.dram.perBankRdBursts::1 12744.944234
system.mem_ctrls.dram.perBankRdBursts::2 12405.262240999999
system.mem_ctrls.dram.perBankRdBursts::3 12946.696453
system.mem_ctrls.dram.perBankRdBursts::4 12473.822299
system.mem_ctrls.dram.perBankRdBursts::5 12710.866056
system.mem_ctrls.dram.perBankRdBursts::6 12826.217792000001
system.mem_ctrls.dram.perBankRdBursts::7 12901.309498999999
system.mem_ctrls.dram.perBankRdBursts::8 12488.864762000001
system.mem_ctrls.dram.perBankRdBursts::9 13315.593818000001
system.mem_ctrls.dram.perBankRdBursts::10 12708.393751
system.mem_ctrls.dram.perBankRdBursts::11 12945.5371
system.mem_ctrls.dram.perBankRdBursts::12 12534.642147
system.mem_ctrls.dram.perBankRdBursts::13 12967.234813
system.mem_ctrls.dram.perBankRdBursts::14 12346.436781999999
system.mem_ctrls.dram.perBankRdBursts::15 12899.59189
system.mem_ctrls.dram.perBankWrBursts::0 4304.920410000001
system.mem_ctrls.dram.perBankWrBursts::1 4362.004189000001
system.mem_ctrls.dram.perBankWrBursts::2 4484.6746760000005
system.mem_ctrls.dram.perBankWrBursts::3 4687.102911
system.mem_ctrls.dram.perBankWrBursts::4 4650.47578
system.mem_ctrls.dram.perBankWrBursts::5 4466.040776
system.mem_ctrls.dram.perBankWrBursts::6 4574.067625
system.mem_ctrls.dram.perBankWrBursts::7 4516.083259
system.mem_ctrls.dram.perBankWrBursts::8 4506.594537
system.mem_ctrls.dram.perBankWrBursts::9 4837.271192
system.mem_ctrls.dram.perBankWrBursts::10 4513.743965
system.mem_ctrls.dram.perBankWrBursts::11 4517.555076
system.mem_ctrls.dram.perBankWrBursts::12 4476.668998
system.mem_ctrls.dram.perBankWrBursts::13 4589.831101000001
system.mem_ctrls.dram.perBankWrBursts::14 4351.197139000001
system.mem_ctrls.dram.perBankWrBursts::15 4453.061692
system.mem_ctrls.dram.totQLat 2978197107.18875
system.mem_ctrls.dram.totBusLat 1018248008.7249999
system.mem_ctrls.dram.totMemAccLat 6796627139.9075
system.mem_ctrls.dram.avgQLat 13595.454699509999
system.mem_ctrls.dram.avgBusLat 5000.005000000001
system.mem_ctrls.dram.avgMemAccLat 32345.47344951
system.mem_ctrls.dram.readRowHits 151950.85043
system.mem_ctrls.dram.writeRowHits 48059.714395999996
system.mem_ctrls.dram.readRowHitRate 73.98774227
system.mem_ctrls.dram.writeRowHitRate 70.93073962
system.mem_ctrls.dram.bytesPerActivate::samples 75930.375825
system.mem_ctrls.dram.bytesPerActivate::mean 233.70567646959302
system.mem_ctrls.dram.bytesPerActivate::gmean 161.619222641078
system.mem_ctrls.dram.bytesPerActivate::stdev 223.75567150629604
system.mem_ctrls.dram.bytesPerActivate::0-127 26702.925016
system.mem_ctrls.dram.bytesPerActivate::128-255 24232.178547000003
system.mem_ctrls.dram.bytesPerActivate::256-383 9430.639689
system.mem_ctrls.dram.bytesPerActivate::384-511 7687.370156999999
system.mem_ctrls.dram.bytesPerActivate::512-639 1712.655284
system.mem_ctrls.dram.bytesPerActivate::640-767 1364.084975
system.mem_ctrls.dram.bytesPerActivate::768-895 1027.519741
system.mem_ctrls.dram.bytesPerActivate::896-1023 673.097939
system.mem_ctrls.dram.bytesPerActivate::1024-1151 3099.904477
system.mem_ctrls.dram.bytesPerActivate::total 75930.375825
system.mem_ctrls.dram.dramBytesRead 13033574.51168
system.mem_ctrls.dram.dramBytesWritten 4626642.772863999
system.mem_ctrls.dram.avgRdBW 218.96256159652302
system.mem_ctrls.dram.avgWrBW 74.68809364195799
system.mem_ctrls.dram.peakBW 12800.0128
system.mem_ctrls.dram.busUtil 2.2937127
system.mem_ctrls.dram.busUtilRead 1.71089258
system.mem_ctrls.dram.busUtilWrite 0.5846784599999999
system.mem_ctrls.dram.pageHitRate 72.40425363
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 56329199478.4375
system.mem_ctrls.dram.rank0.actEnergy 268622854.11149997
system.mem_ctrls.dram.rank0.preEnergy 142776824.16261
system.mem_ctrls.dram.rank0.readEnergy 724305209.7094799
system.mem_ctrls.dram.rank0.writeEnergy 188156829.44772002
system.mem_ctrls.dram.rank0.refreshEnergy 4446631991.243521
system.mem_ctrls.dram.rank0.actBackEnergy 14119771278.651089
system.mem_ctrls.dram.rank0.preBackEnergy 9740078926.389118
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 29630343913.71504
system.mem_ctrls.dram.rank0.averagePower 523.679469822618
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 25167128859.163494
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1880977999.6799998
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 29281092619.593998
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 273519703.8378
system.mem_ctrls.dram.rank1.preEnergy 145378952.093265
system.mem_ctrls.dram.rank1.readEnergy 729752946.74982
system.mem_ctrls.dram.rank1.writeEnergy 189203721.714
system.mem_ctrls.dram.rank1.refreshEnergy 4446631991.243521
system.mem_ctrls.dram.rank1.actBackEnergy 14201598935.024971
system.mem_ctrls.dram.rank1.preBackEnergy 9671171426.2848
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 29657257676.948174
system.mem_ctrls.dram.rank1.averagePower 524.094808478239
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 24985964174.26125
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1880977999.6799998
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 29462257304.49625
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 56329199478.4375
system.membus.transDist::ReadResp 129760.32930499999
system.membus.transDist::WritebackDirty 72305.652383
system.membus.transDist::CleanEvict 117002.25548499999
system.membus.transDist::ReadExReq 73915.730346
system.membus.transDist::ReadExResp 73915.660921
system.membus.transDist::ReadSharedReq 129760.10069300001
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 597446.868864
system.membus.pktCount::total 597446.868864
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 17662825.126976002
system.membus.pktSize::total 17662825.126976002
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 204462.97077
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 204462.97077
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 204462.97077
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 56329199478.4375
system.membus.reqLayer0.occupancy 721989978.55
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 1077423418.6474998
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 393770.878638
system.membus.snoop_filter.hitSingleRequests 189307.90786800004
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 112658399.899373
system.switch_cpus.cpi 1.1262928467859998
system.switch_cpus.ipc 0.906287407833
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 106437159.295336
system.switch_cpus.instsIssued 106720156.26241198
system.switch_cpus.squashedInstsIssued 1128.6381760000002
system.switch_cpus.squashedInstsExamined 1137260.810126
system.switch_cpus.squashedOperandsExamined 722151.627021
system.switch_cpus.numIssuedDist::samples 110566366.539842
system.switch_cpus.numIssuedDist::mean 0.9814412835509998
system.switch_cpus.numIssuedDist::stdev 1.170723266365
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 52902705.000119
system.switch_cpus.numIssuedDist::1 28009705.14635999
system.switch_cpus.numIssuedDist::2 13732058.558049
system.switch_cpus.numIssuedDist::3 13893638.574168
system.switch_cpus.numIssuedDist::4 1182202.1028759999
system.switch_cpus.numIssuedDist::5 445329.396011
system.switch_cpus.numIssuedDist::6 256422.32054299998
system.switch_cpus.numIssuedDist::7 83014.57109499999
system.switch_cpus.numIssuedDist::8 61290.870621
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.000008000000001
system.switch_cpus.numIssuedDist::total 110566366.539842
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 27208.765622000003
system.switch_cpus.statFuBusy::IntDiv 17776.082258
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 21052.090083
system.switch_cpus.statFuBusy::SimdAddAcc 1539.196114
system.switch_cpus.statFuBusy::SimdAlu 6140.1591499999995
system.switch_cpus.statFuBusy::SimdCmp 6319.880182000001
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 60.455569
system.switch_cpus.statFuBusy::SimdMult 749.8299509999999
system.switch_cpus.statFuBusy::SimdMultAcc 2030.7961099999998
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 1665.66352
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 98546.65735400002
system.switch_cpus.statFuBusy::MemWrite 7050.404926000001
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 78859.168315
system.switch_cpus.statIssuedInstType_0::IntAlu 50303809.339305
system.switch_cpus.statIssuedInstType_0::IntMult 1036716.038881
system.switch_cpus.statIssuedInstType_0::IntDiv 33660.379757999995
system.switch_cpus.statIssuedInstType_0::FloatAdd 15488.89475
system.switch_cpus.statIssuedInstType_0::FloatCmp 17.115715
system.switch_cpus.statIssuedInstType_0::FloatCvt 8373.747113
system.switch_cpus.statIssuedInstType_0::FloatMult 2558.4653960000005
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 4719.553199
system.switch_cpus.statIssuedInstType_0::FloatDiv 34.795258000000004
system.switch_cpus.statIssuedInstType_0::FloatMisc 500231.50829300005
system.switch_cpus.statIssuedInstType_0::FloatSqrt 3.1318339999999996
system.switch_cpus.statIssuedInstType_0::SimdAdd 9097140.297951
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 2962922.849358
system.switch_cpus.statIssuedInstType_0::SimdAlu 5642563.818285
system.switch_cpus.statIssuedInstType_0::SimdCmp 1864160.9035779997
system.switch_cpus.statIssuedInstType_0::SimdCvt 2903.0412859999997
system.switch_cpus.statIssuedInstType_0::SimdMisc 1157905.312314
system.switch_cpus.statIssuedInstType_0::SimdMult 982953.0285980001
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 1002852.4952349999
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 2265232.467749
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 2485.501158
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 1.8127649999999997
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 1.1016840000000003
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20506914.067763
system.switch_cpus.statIssuedInstType_0::MemWrite 9247647.426871002
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 106720156.26241198
system.switch_cpus.issueRate 0.9653013740269999
system.switch_cpus.fuBusy 190139.98083899997
system.switch_cpus.fuBusyRate 0.0017795169540000004
system.switch_cpus.intInstQueueReads 253243256.783426
system.switch_cpus.intInstQueueWrites 72561486.674804
system.switch_cpus.intInstQueueWakeupAccesses 70954609.751311
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 70954691.649206
system.switch_cpus.vecInstQueueWrites 35012941.481863
system.switch_cpus.vecInstQueueWakeupAccesses 34937544.983376004
system.switch_cpus.intAluAccesses 71382934.074108
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 35448503.000828005
system.switch_cpus.numSquashedInsts 186192.373853
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 387295.299876
system.switch_cpus.idleCycles 2092033.3595310003
system.switch_cpus.MemDepUnit__0.insertedLoads 20020272.076154
system.switch_cpus.MemDepUnit__0.insertedStores 9271420.532986999
system.switch_cpus.MemDepUnit__0.conflictingLoads 5971946.195702
system.switch_cpus.MemDepUnit__0.conflictingStores 3.853444
system.switch_cpus.MemDepUnit__0.MDPLookups 15097144.076849
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 4923127.9993050005
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 5551469.21777
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 310207.377528
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 573976.808527
system.switch_cpus.branchPred.lookups_0::CallDirect 163459.33867099998
system.switch_cpus.branchPred.lookups_0::CallIndirect 425689.515362
system.switch_cpus.branchPred.lookups_0::DirectCond 6142483.677941999
system.switch_cpus.branchPred.lookups_0::DirectUncond 819275.858086
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 27423.190205
system.switch_cpus.branchPred.lookups_0::total 8152308.388793002
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 15929.110282
system.switch_cpus.branchPred.squashes_0::CallDirect 14421.750896
system.switch_cpus.branchPred.squashes_0::CallIndirect 16679.562675999998
system.switch_cpus.branchPred.squashes_0::DirectCond 243101.41942100003
system.switch_cpus.branchPred.squashes_0::DirectUncond 28201.387798
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 3423.285096
system.switch_cpus.branchPred.squashes_0::total 321756.51616899995
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 27.321879999999997
system.switch_cpus.branchPred.corrected_0::CallDirect 4320.448536999999
system.switch_cpus.branchPred.corrected_0::CallIndirect 14613.082566999998
system.switch_cpus.branchPred.corrected_0::DirectCond 175094.565911
system.switch_cpus.branchPred.corrected_0::DirectUncond 4179.486191
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 714.255982
system.switch_cpus.branchPred.corrected_0::total 198949.16106800004
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 558047.6933370001
system.switch_cpus.branchPred.committed_0::CallDirect 149037.587775
system.switch_cpus.branchPred.committed_0::CallIndirect 409009.9947620001
system.switch_cpus.branchPred.committed_0::DirectCond 5899381.656835001
system.switch_cpus.branchPred.committed_0::DirectUncond 791074.31601
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 23999.905109
system.switch_cpus.branchPred.committed_0::total 7830551.153828
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 3.663393
system.switch_cpus.branchPred.mispredicted_0::CallDirect 3833.8617569999997
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 14388.354373000002
system.switch_cpus.branchPred.mispredicted_0::DirectCond 171983.246541
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 3981.583921
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 712.7952499999999
system.switch_cpus.branchPred.mispredicted_0::total 194903.50523500002
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3444178.7201469997
system.switch_cpus.branchPred.targetProvider_0::BTB 3706401.3746180004
system.switch_cpus.branchPred.targetProvider_0::RAS 573975.894782
system.switch_cpus.branchPred.targetProvider_0::Indirect 427752.39924600004
system.switch_cpus.branchPred.targetProvider_0::total 8152308.388793002
system.switch_cpus.branchPred.targetWrong_0::NoBranch 118788.09423799999
system.switch_cpus.branchPred.targetWrong_0::Return 79131.98133800001
system.switch_cpus.branchPred.targetWrong_0::CallDirect 26.408135000000012
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 1002.677357
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 198949.16106800004
system.switch_cpus.branchPred.condPredicted 6142483.677941999
system.switch_cpus.branchPred.condPredictedTaken 2763373.604265
system.switch_cpus.branchPred.condIncorrect 198949.16106800004
system.switch_cpus.branchPred.predTakenBTBMiss 23275.840920000002
system.switch_cpus.branchPred.NotTakenMispredicted 119817.17973
system.switch_cpus.branchPred.TakenMispredicted 79131.98133800001
system.switch_cpus.branchPred.BTBLookups 8152308.388793002
system.switch_cpus.branchPred.BTBUpdates 104462.519301
system.switch_cpus.branchPred.BTBHits 5522238.331367
system.switch_cpus.branchPred.BTBHitRatio 0.6742281264719999
system.switch_cpus.branchPred.BTBMispredicted 25820.621930999998
system.switch_cpus.branchPred.indirectLookups 453112.705567
system.switch_cpus.branchPred.indirectHits 427752.39924600004
system.switch_cpus.branchPred.indirectMisses 25360.306321000004
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 573976.808527
system.switch_cpus.branchPred.btb.lookups::CallDirect 163459.33867099998
system.switch_cpus.branchPred.btb.lookups::CallIndirect 425689.515362
system.switch_cpus.branchPred.btb.lookups::DirectCond 6142483.677941999
system.switch_cpus.branchPred.btb.lookups::DirectUncond 819275.858086
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 27423.190205
system.switch_cpus.branchPred.btb.lookups::total 8152308.388793002
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 573976.808527
system.switch_cpus.branchPred.btb.misses::CallDirect 5049.645533999999
system.switch_cpus.branchPred.btb.misses::CallIndirect 425689.515362
system.switch_cpus.branchPred.btb.misses::DirectCond 1593275.755119
system.switch_cpus.branchPred.btb.misses::DirectUncond 4655.1426790000005
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 27423.190205
system.switch_cpus.branchPred.btb.misses::total 2630070.057426
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 4320.448536999999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 95962.584573
system.switch_cpus.branchPred.btb.updates::DirectUncond 4179.486191
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 104462.519301
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 4320.448536999999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 95962.584573
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 4179.486191
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 104462.519301
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 56329199478.4375
system.switch_cpus.branchPred.indirectBranchPred.lookups 453112.705567
system.switch_cpus.branchPred.indirectBranchPred.hits 427752.39924600004
system.switch_cpus.branchPred.indirectBranchPred.misses 25360.306321000004
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 15327.338549000002
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 468440.04411599995
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 605077.9643150001
system.switch_cpus.branchPred.ras.pops 605078.122099
system.switch_cpus.branchPred.ras.squashes 47030.42385400001
system.switch_cpus.branchPred.ras.used 558047.6933370001
system.switch_cpus.branchPred.ras.correct 558044.0299440001
system.switch_cpus.branchPred.ras.incorrect 3.663393
system.switch_cpus.commit.commitSquashedInsts 1138520.426589
system.switch_cpus.commit.branchMispredicts 190459.00196500003
system.switch_cpus.commit.numCommittedDist::samples 110113437.20573398
system.switch_cpus.commit.numCommittedDist::mean 0.9727698504639999
system.switch_cpus.commit.numCommittedDist::stdev 1.136812841112
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 53768231.186805
system.switch_cpus.commit.numCommittedDist::1 27652147.204093996
system.switch_cpus.commit.numCommittedDist::2 8407599.211608
system.switch_cpus.commit.numCommittedDist::3 20285459.603227
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.000003
system.switch_cpus.commit.numCommittedDist::total 110113437.20573398
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 558047.5825370001
system.switch_cpus.commit.committedInstType_0::No_OpClass 78845.177409
system.switch_cpus.commit.committedInstType_0::IntAlu 49773653.625416994
system.switch_cpus.commit.committedInstType_0::IntMult 1024690.9916959997
system.switch_cpus.commit.committedInstType_0::IntDiv 33653.508086
system.switch_cpus.commit.committedInstType_0::FloatAdd 15471.673124
system.switch_cpus.commit.committedInstType_0::FloatCmp 15.492995
system.switch_cpus.commit.committedInstType_0::FloatCvt 8352.338957
system.switch_cpus.commit.committedInstType_0::FloatMult 2557.696814
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 4719.036368
system.switch_cpus.commit.committedInstType_0::FloatDiv 18.163399000000002
system.switch_cpus.commit.committedInstType_0::FloatMisc 497572.84431599994
system.switch_cpus.commit.committedInstType_0::FloatSqrt 3.1318339999999996
system.switch_cpus.commit.committedInstType_0::SimdAdd 9094674.764951002
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 2962865.563169
system.switch_cpus.commit.committedInstType_0::SimdAlu 5642448.493464
system.switch_cpus.commit.committedInstType_0::SimdCmp 1864010.142497
system.switch_cpus.commit.committedInstType_0::SimdCvt 2902.347035
system.switch_cpus.commit.committedInstType_0::SimdMisc 1156876.3179799998
system.switch_cpus.commit.committedInstType_0::SimdMult 981002.8437130001
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 1001607.686799
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 2264847.670401
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 2485.238183
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 1.8127649999999997
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 1.1016840000000003
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19699114.938876
system.switch_cpus.commit.committedInstType_0::MemWrite 9211331.835059
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105323724.43699099
system.switch_cpus.commit.commitEligibleSamples 20285459.603227
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 4253.919842
system.switch_cpus.commitStats0.numInsts 100023915.43002604
system.switch_cpus.commitStats0.numOps 105323724.43699099
system.switch_cpus.commitStats0.numInstsNotNOP 100000099.887096
system.switch_cpus.commitStats0.numOpsNotNOP 105299908.89406098
system.switch_cpus.commitStats0.cpi 1.1262928467859998
system.switch_cpus.commitStats0.ipc 0.906287407833
system.switch_cpus.commitStats0.numMemRefs 28910446.773935
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 75742116.86793399
system.switch_cpus.commitStats0.numLoadInsts 19699114.938876
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 9211331.835059
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 34922343.385901995
system.switch_cpus.commitStats0.committedInstType::No_OpClass 78845.177409
system.switch_cpus.commitStats0.committedInstType::IntAlu 49773653.625416994
system.switch_cpus.commitStats0.committedInstType::IntMult 1024690.9916959997
system.switch_cpus.commitStats0.committedInstType::IntDiv 33653.508086
system.switch_cpus.commitStats0.committedInstType::FloatAdd 15471.673124
system.switch_cpus.commitStats0.committedInstType::FloatCmp 15.492995
system.switch_cpus.commitStats0.committedInstType::FloatCvt 8352.338957
system.switch_cpus.commitStats0.committedInstType::FloatMult 2557.696814
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 4719.036368
system.switch_cpus.commitStats0.committedInstType::FloatDiv 18.163399000000002
system.switch_cpus.commitStats0.committedInstType::FloatMisc 497572.84431599994
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 3.1318339999999996
system.switch_cpus.commitStats0.committedInstType::SimdAdd 9094674.764951002
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 2962865.563169
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5642448.493464
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1864010.142497
system.switch_cpus.commitStats0.committedInstType::SimdCvt 2902.347035
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1156876.3179799998
system.switch_cpus.commitStats0.committedInstType::SimdMult 981002.8437130001
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 1001607.686799
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 2264847.670401
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 2485.238183
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 1.8127649999999997
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 1.1016840000000003
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19699114.938876
system.switch_cpus.commitStats0.committedInstType::MemWrite 9211331.835059
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105323724.43699099
system.switch_cpus.commitStats0.committedControl::IsControl 7830551.323534001
system.switch_cpus.commitStats0.committedControl::IsDirectControl 6839493.730326
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 991057.593208
system.switch_cpus.commitStats0.committedControl::IsCondControl 5899381.740286
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1931169.583248
system.switch_cpus.commitStats0.committedControl::IsCall 558047.5825370001
system.switch_cpus.commitStats0.committedControl::IsReturn 558047.6933370001
system.switch_cpus.decode.idleCycles 35024598.948664
system.switch_cpus.decode.blockedCycles 25034617.480842
system.switch_cpus.decode.runCycles 47691024.689044006
system.switch_cpus.decode.unblockCycles 2620439.658888
system.switch_cpus.decode.squashCycles 195685.762404
system.switch_cpus.decode.branchResolved 3675290.3790170006
system.switch_cpus.decode.branchMispred 8627.291943
system.switch_cpus.decode.decodedInsts 107164972.45918499
system.switch_cpus.decode.squashedInsts 6648.11357
system.switch_cpus.executeStats0.numInsts 106533964.63751002
system.switch_cpus.executeStats0.numNop 23847.293373999997
system.switch_cpus.executeStats0.numBranches 7909141.474746002
system.switch_cpus.executeStats0.numLoadInsts 20452860.107527003
system.switch_cpus.executeStats0.numStoreInsts 9239653.258604
system.switch_cpus.executeStats0.instRate 0.963675369719
system.switch_cpus.executeStats0.numCCRegReads 20530654.328535
system.switch_cpus.executeStats0.numCCRegWrites 20142403.826039
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 107596414.61190099
system.switch_cpus.executeStats0.numIntRegWrites 52410060.555969
system.switch_cpus.executeStats0.numMemRefs 29692513.366131004
system.switch_cpus.executeStats0.numMiscRegReads 75065026.220693
system.switch_cpus.executeStats0.numMiscRegWrites 36525.463730999996
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 119632.36038000001
system.switch_cpus.executeStats0.numVecPredRegWrites 39886.988778
system.switch_cpus.executeStats0.numVecRegReads 51768020.096563004
system.switch_cpus.executeStats0.numVecRegWrites 32477095.842402004
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4708129.668646
system.switch_cpus.fetch.cycles 71998166.68315701
system.switch_cpus.fetch.squashCycles 408371.39426400006
system.switch_cpus.fetch.miscStallCycles 11.777031
system.switch_cpus.fetch.pendingTrapStallCycles 96.74066699999999
system.switch_cpus.fetch.cacheLines 29129744.389633004
system.switch_cpus.fetch.icacheSquashes 87698.128292
system.switch_cpus.fetch.nisnDist::samples 110566366.539842
system.switch_cpus.fetch.nisnDist::mean 0.99132996771
system.switch_cpus.fetch.nisnDist::stdev 1.2127392431990003
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 57672162.601315
system.switch_cpus.fetch.nisnDist::1 23314343.246642
system.switch_cpus.fetch.nisnDist::2 4188173.857189
system.switch_cpus.fetch.nisnDist::3 25391686.834696006
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.000003
system.switch_cpus.fetch.nisnDist::total 110566366.539842
system.switch_cpus.fetchStats0.numInsts 102431268.28842297
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.9270547322880001
system.switch_cpus.fetchStats0.numBranches 8152308.388793002
system.switch_cpus.fetchStats0.branchRate 0.07431244880400001
system.switch_cpus.fetchStats0.icacheStallCycles 38363905.173417
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 195685.762404
system.switch_cpus.iew.blockCycles 2557259.064565
system.switch_cpus.iew.unblockCycles 2892771.359165
system.switch_cpus.iew.dispatchedInsts 106461014.639915
system.switch_cpus.iew.dispSquashedInsts 102601.578207
system.switch_cpus.iew.dispLoadInsts 20020272.076154
system.switch_cpus.iew.dispStoreInsts 9271420.532986999
system.switch_cpus.iew.dispNonSpecInsts 8.051205
system.switch_cpus.iew.iqFullEvents 7995.712247999998
system.switch_cpus.iew.lsqFullEvents 2845248.611633
system.switch_cpus.iew.predictedTakenIncorrect 82623.65566300001
system.switch_cpus.iew.predictedNotTakenIncorrect 114691.988544
system.switch_cpus.iew.branchMispredicts 197315.64420699998
system.switch_cpus.iew.instsToCommit 105909074.69074598
system.switch_cpus.iew.writebackCount 105892154.73468697
system.switch_cpus.iew.producerInst 38832708.96165401
system.switch_cpus.iew.consumerInst 56658975.782069996
system.switch_cpus.iew.wbRate 0.958021983227
system.switch_cpus.iew.wbFanout 0.688080649051
system.switch_cpus.lsq0.forwLoads 75177.45955400002
system.switch_cpus.lsq0.squashedLoads 321159.593799
system.switch_cpus.lsq0.ignoredResponses 301.08898800000003
system.switch_cpus.lsq0.memOrderViolation 5823.647917999999
system.switch_cpus.lsq0.squashedStores 60088.05416200001
system.switch_cpus.lsq0.rescheduledLoads 22830.319001
system.switch_cpus.lsq0.blockedByCache 82272.075693
system.switch_cpus.lsq0.loadToUse::samples 19670907.639115993
system.switch_cpus.lsq0.loadToUse::mean 6.535032899688002
system.switch_cpus.lsq0.loadToUse::stdev 25.635984651061996
system.switch_cpus.lsq0.loadToUse::0-9 18824530.972186998
system.switch_cpus.lsq0.loadToUse::10-19 51527.699869000004
system.switch_cpus.lsq0.loadToUse::20-29 480676.80306199996
system.switch_cpus.lsq0.loadToUse::30-39 40880.134104000004
system.switch_cpus.lsq0.loadToUse::40-49 6594.5638370000015
system.switch_cpus.lsq0.loadToUse::50-59 4654.852721
system.switch_cpus.lsq0.loadToUse::60-69 2565.0456010000003
system.switch_cpus.lsq0.loadToUse::70-79 1933.4211660000003
system.switch_cpus.lsq0.loadToUse::80-89 1974.930412
system.switch_cpus.lsq0.loadToUse::90-99 3870.0910620000004
system.switch_cpus.lsq0.loadToUse::100-109 5316.83179
system.switch_cpus.lsq0.loadToUse::110-119 10496.896179
system.switch_cpus.lsq0.loadToUse::120-129 21929.081202
system.switch_cpus.lsq0.loadToUse::130-139 12127.763629
system.switch_cpus.lsq0.loadToUse::140-149 76873.912456
system.switch_cpus.lsq0.loadToUse::150-159 10534.497361
system.switch_cpus.lsq0.loadToUse::160-169 9253.146426
system.switch_cpus.lsq0.loadToUse::170-179 26302.165532000003
system.switch_cpus.lsq0.loadToUse::180-189 8873.078282999999
system.switch_cpus.lsq0.loadToUse::190-199 5653.264610999999
system.switch_cpus.lsq0.loadToUse::200-209 11293.802698
system.switch_cpus.lsq0.loadToUse::210-219 2677.2267389999993
system.switch_cpus.lsq0.loadToUse::220-229 1217.6977860000002
system.switch_cpus.lsq0.loadToUse::230-239 683.781831
system.switch_cpus.lsq0.loadToUse::240-249 1132.6480279999998
system.switch_cpus.lsq0.loadToUse::250-259 2066.01827
system.switch_cpus.lsq0.loadToUse::260-269 2109.619176
system.switch_cpus.lsq0.loadToUse::270-279 2377.1579180000003
system.switch_cpus.lsq0.loadToUse::280-289 3999.556372
system.switch_cpus.lsq0.loadToUse::290-299 3571.344333
system.switch_cpus.lsq0.loadToUse::overflows 33209.634475
system.switch_cpus.lsq0.loadToUse::min_value 1.281207
system.switch_cpus.lsq0.loadToUse::max_value 1546.4623010000003
system.switch_cpus.lsq0.loadToUse::total 19670907.639115993
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 56329199478.4375
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 56329199478.4375
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 56329199478.4375
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 56329199478.4375
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 56329199478.4375
system.switch_cpus.rename.squashCycles 195685.762404
system.switch_cpus.rename.idleCycles 35724305.311028995
system.switch_cpus.rename.blockCycles 14501483.578896
system.switch_cpus.rename.serializeStallCycles 42737.97809799999
system.switch_cpus.rename.runCycles 49072831.272091
system.switch_cpus.rename.unblockCycles 11029322.637324
system.switch_cpus.rename.renamedInsts 106903922.957003
system.switch_cpus.rename.ROBFullEvents 258882.51614400002
system.switch_cpus.rename.IQFullEvents 2529776.769811
system.switch_cpus.rename.LQFullEvents 733953.016633
system.switch_cpus.rename.SQFullEvents 5759457.263341001
system.switch_cpus.rename.fullRegistersEvents 1088025.986775
system.switch_cpus.rename.renamedOperands 111554010.847526
system.switch_cpus.rename.lookups 256071431.78052497
system.switch_cpus.rename.intLookups 108057225.099766
system.switch_cpus.rename.vecLookups 51803320.102469005
system.switch_cpus.rename.vecPredLookups 79848.800967
system.switch_cpus.rename.committedMaps 109807852.77125101
system.switch_cpus.rename.undoneMaps 1746158.6814780002
system.switch_cpus.rename.serializing 166.706466
system.switch_cpus.rename.tempSerializing 4.9488199999999996
system.switch_cpus.rename.skidInsts 5298722.64763
system.switch_cpus.rob.reads 196290150.36427796
system.switch_cpus.rob.writes 213377686.19420698
system.switch_cpus.rob.squashedLoads 327330.532159
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 61029.163594
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000099.887096
system.switch_cpus.thread_0.numOps 105299908.89406098
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1040465.718752
system.tol2bus.transDist::WritebackDirty 396204.54195200006
system.tol2bus.transDist::WritebackClean 474174.73933899996
system.tol2bus.transDist::CleanEvict 576874.2466950001
system.tol2bus.transDist::ReadExReq 216049.30109099997
system.tol2bus.transDist::ReadExResp 216049.190291
system.tol2bus.transDist::ReadCleanReq 474236.53235
system.tol2bus.transDist::ReadSharedReq 566228.9023900001
system.tol2bus.pktCount::total 3771846.7256859997
system.tol2bus.pktSize::total 131493663.780864
system.tol2bus.snoops 190012.39844799996
system.tol2bus.snoopTraffic 4627564.400512
system.tol2bus.snoopFanout::samples 1447315.1099160002
system.tol2bus.snoopFanout::mean 0.000558597588
system.tol2bus.snoopFanout::stdev 0.023015251562000003
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1446609.9741739999
system.tol2bus.snoopFanout::1 705.1357419999999
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0000010000000001
system.tol2bus.snoopFanout::total 1447315.1099160002
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 56329199478.4375
system.tol2bus.reqLayer0.occupancy 2055345508.0359998
system.tol2bus.reqLayer0.utilization 0.0285414
system.tol2bus.respLayer0.occupancy 712304679.093417
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 1173904063.2846732
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2514543.8410059996
system.tol2bus.snoop_filter.hitSingleRequests 1257241.1295379999
system.tol2bus.snoop_filter.hitMultiRequests 0.447406
system.tol2bus.snoop_filter.totSnoops 704.688336
system.tol2bus.snoop_filter.hitSingleSnoops 704.688336
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000010000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.InvalidateReq.misses::switch_cpus.data 787.139731
system.l2.InvalidateReq.misses::total 787.139731
system.l2.InvalidateReq.accesses::switch_cpus.data 787.9756370000002
system.l2.InvalidateReq.accesses::total 787.9756370000002
system.l2.InvalidateReq.missRate::switch_cpus.data 0.9804379448220001
system.l2.InvalidateReq.missRate::total 0.9804379448220001
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 787.139731
system.l2.InvalidateReq.mshrMisses::total 787.139731
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 15004030.835500002
system.l2.InvalidateReq.mshrMissLatency::total 15004030.835500002
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.9804379448220001
system.l2.InvalidateReq.mshrMissRate::total 0.9804379448220001
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 18802.06013975517
system.l2.InvalidateReq.avgMshrMissLatency::total 18802.06013975517
system.l2.tags.occupancies::writebacks 204.15969407461702
system.l2.tags.avgOccs::writebacks 0.006230432868
system.l2.tags.ageTaskId_1024::4 9911.632588
system.mem_ctrls.rdPerTurnAround::0-127 721.0220850000001
system.mem_ctrls.rdPerTurnAround::128-255 20.698406
system.mem_ctrls.rdPerTurnAround::256-383 4.332384000000001
system.mem_ctrls.rdPerTurnAround::384-511 1.553295
system.mem_ctrls.rdPerTurnAround::512-639 0.7812050000000001
system.mem_ctrls.rdPerTurnAround::640-767 0.450209
system.mem_ctrls.rdPerTurnAround::768-895 0.5806450000000001
system.mem_ctrls.rdPerTurnAround::896-1023 0.371668
system.mem_ctrls.rdPerTurnAround::1152-1279 0.146564
system.mem_ctrls.rdPerTurnAround::2176-2303 0.08204700000000001
system.mem_ctrls.rdPerTurnAround::2816-2943 0.037868
system.mem_ctrls.wrPerTurnAround::17 38.904695
system.mem_ctrls.wrPerTurnAround::19 176.82003100000003
system.mem_ctrls.wrPerTurnAround::20 179.999481
system.mem_ctrls.wrPerTurnAround::21 33.340165999999996
system.mem_ctrls.wrPerTurnAround::22 0.8415149999999999
system.mem_ctrls.wrPerTurnAround::23 0.392708
system.mem_ctrls.wrPerTurnAround::24 1.025244
system.membus.transDist::InvalidateReq 787.139731
system.switch_cpus.nonSpecInstsAdded 8.051205
system.switch_cpus.squashedNonSpecRemoved 3.249651
system.switch_cpus.commit.commitNonSpecStalls 4.801553999999999
system.tol2bus.transDist::InvalidateReq 787.9756370000002
system.tol2bus.transDist::InvalidateResp 787.9756370000002
system.mem_ctrls.rdPerTurnAround::1024-2047 4.744738
system.mem_ctrls.rdPerTurnAround::22528-23551 0.056803000000000006
system.mem_ctrls.rdPerTurnAround::24576-25599 0.176018
system.mem_ctrls.rdPerTurnAround::3200-3327 0.023142
system.mem_ctrls.rdPerTurnAround::19456-20479 0.044179
system.mem_ctrls.rdPerTurnAround::1664-1791 0.044179
system.mem_ctrls.rdPerTurnAround::2048-3071 0.324684
system.l2.InvalidateReq.hits::switch_cpus.data 0.8359059999999999
system.l2.InvalidateReq.hits::total 0.8359059999999999
system.mem_ctrls.rdPerTurnAround::3072-4095 0.260168
system.mem_ctrls.rdPerTurnAround::30720-31743 0.068022
system.mem_ctrls.rdPerTurnAround::28672-29695 0.07223
system.mem_ctrls.rdPerTurnAround::0-511 2.961456
system.mem_ctrls.rdPerTurnAround::512-1023 0.7188
system.mem_ctrls.rdPerTurnAround::1024-1535 0.201264
system.mem_ctrls.rdPerTurnAround::1536-2047 0.230016
system.mem_ctrls.rdPerTurnAround::2048-2559 0.028752
system.mem_ctrls.rdPerTurnAround::2560-3071 0.086256
system.mem_ctrls.rdPerTurnAround::4096-4607 0.028752
system.mem_ctrls.rdPerTurnAround::5120-5631 0.028752
system.mem_ctrls.rdPerTurnAround::15872-16383 0.028752
system.l2.CleanEvict.mshrMisses::writebacks 0.192146
system.l2.CleanEvict.mshrMisses::total 0.192146
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::5120-6143 0.075035
system.mem_ctrls.rdPerTurnAround::0-63 1368.709108
system.mem_ctrls.rdPerTurnAround::64-127 179.007157
system.mem_ctrls.rdPerTurnAround::128-191 11.993018
system.mem_ctrls.rdPerTurnAround::192-255 5.209688
system.mem_ctrls.rdPerTurnAround::256-319 1.824691
system.mem_ctrls.rdPerTurnAround::320-383 0.603789
system.mem_ctrls.rdPerTurnAround::384-447 0.503507
system.mem_ctrls.rdPerTurnAround::448-511 0.493691
system.mem_ctrls.rdPerTurnAround::512-575 0.550492
system.mem_ctrls.rdPerTurnAround::576-639 0.110098
system.mem_ctrls.rdPerTurnAround::704-767 0.508414
system.mem_ctrls.rdPerTurnAround::1344-1407 0.042076
system.mem_ctrls.rdPerTurnAround::1408-1471 0.042076
system.mem_ctrls.rdPerTurnAround::21504-22527 0.042076
system.mem_ctrls.rdPerTurnAround::768-831 0.042076
system.mem_ctrls.rdPerTurnAround::832-895 0.042076
system.mem_ctrls.rdPerTurnAround::1088-1151 0.131137
system.mem_ctrls.rdPerTurnAround::1472-1535 0.089061
system.mem_ctrls.rdPerTurnAround::1664-1727 0.042076
system.mem_ctrls.wrPerTurnAround::25 0.157784
system.switch_cpus.fetch.icacheWaitRetryStallCycles 4.082059
system.mem_ctrls.rdPerTurnAround::896-959 0.046985
system.mem_ctrls.rdPerTurnAround::960-1023 0.115007
system.mem_ctrls.rdPerTurnAround::1024-1087 0.046985
system.mem_ctrls.rdPerTurnAround::25600-26623 0.086255
system.mem_ctrls.rdPerTurnAround::23552-24575 0.17882199999999998
system.switch_cpus.rename.matLookups 0.47615399999999997
system.mem_ctrls.rdPerTurnAround::640-703 0.136044
system.mem_ctrls.rdPerTurnAround::1152-1215 0.068022
system.mem_ctrls.rdPerTurnAround::1216-1279 0.068022
system.mem_ctrls.rdPerTurnAround::1600-1663 0.136044
system.mem_ctrls.rdPerTurnAround::16384-17407 0.042777
system.mem_ctrls.rdPerTurnAround::1024-1151 0.256662
system.mem_ctrls.rdPerTurnAround::1408-1535 0.128331
system.mem_ctrls.rdPerTurnAround::2048-2175 0.042777
system.mem_ctrls.rdPerTurnAround::3072-3199 0.042777
CPI 1.1265828736828134

Per-Address PND Load Violations:
