

================================================================
== Vitis HLS Report for 'decision_function_123'
================================================================
* Date:           Thu Jan 23 13:40:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.596 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_43_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_43_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_25_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_25_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_24_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_24_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_8_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_8_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_3_val_read, i18 64580" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%icmp_ln86_1414 = icmp_slt  i18 %x_52_val_read, i18 44545" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_1414' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln86_1415 = icmp_slt  i18 %x_3_val_read, i18 77633" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1415' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86_1416 = icmp_slt  i18 %x_6_val_read, i18 8456" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1416' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_1417 = icmp_slt  i18 %x_1_val_read, i18 35488" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1417' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_1418 = icmp_slt  i18 %x_1_val_read, i18 44750" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1418' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_1419 = icmp_slt  i18 %x_9_val_read, i18 698" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1419' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1420 = icmp_slt  i18 %x_7_val_read, i18 1680" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1420' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1421 = icmp_slt  i18 %x_1_val_read, i18 59083" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1421' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1422 = icmp_slt  i18 %x_24_val_read, i18 442" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1422' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1423 = icmp_slt  i18 %x_24_val_read, i18 430" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1423' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1424 = icmp_slt  i18 %x_7_val_read, i18 5009" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1424' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1425 = icmp_slt  i18 %x_52_val_read, i18 52737" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1425' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1426 = icmp_slt  i18 %x_7_val_read, i18 9307" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1426' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1427 = icmp_slt  i18 %x_8_val_read, i18 6231" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1427' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1428 = icmp_slt  i18 %x_1_val_read, i18 104339" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1428' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1429 = icmp_slt  i18 %x_23_val_read, i18 7" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1429' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1430 = icmp_slt  i18 %x_24_val_read, i18 455" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1430' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1431 = icmp_slt  i18 %x_24_val_read, i18 449" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1431' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1432 = icmp_slt  i18 %x_52_val_read, i18 58881" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1432' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1433 = icmp_slt  i18 %x_52_val_read, i18 54785" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1433' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1434 = icmp_slt  i18 %x_52_val_read, i18 51713" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1434' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1435 = icmp_slt  i18 %x_43_val_read, i18 132" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1435' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1436 = icmp_slt  i18 %x_52_val_read, i18 61953" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1436' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1437 = icmp_slt  i18 %x_25_val_read, i18 94" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1437' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1438 = icmp_slt  i18 %x_12_val_read, i18 259805" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1438' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1439 = icmp_slt  i18 %x_24_val_read, i18 396" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1439' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1440 = icmp_slt  i18 %x_18_val_read, i18 2610" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1440' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_1441 = icmp_slt  i18 %x_4_val_read, i18 71211" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1441' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1442 = icmp_slt  i18 %x_13_val_read, i18 450" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1442' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_1443 = icmp_slt  i18 %x_50_val_read, i18 149869" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1443' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1414, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_675 = xor i1 %icmp_ln86_1414, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_675" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns)   --->   "%and_ln102_1547 = and i1 %icmp_ln86_1416, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_1547' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_266)   --->   "%xor_ln104_677 = xor i1 %icmp_ln86_1416, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_266 = and i1 %and_ln102, i1 %xor_ln104_677" [firmware/BDT.h:104]   --->   Operation 55 'and' 'and_ln104_266' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns)   --->   "%and_ln102_1548 = and i1 %icmp_ln86_1417, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_1548' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_267)   --->   "%xor_ln104_678 = xor i1 %icmp_ln86_1417, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_267 = and i1 %and_ln104, i1 %xor_ln104_678" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns)   --->   "%and_ln102_1551 = and i1 %icmp_ln86_1420, i1 %and_ln102_1547" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_1551' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_681 = xor i1 %icmp_ln86_1420, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns)   --->   "%and_ln102_1552 = and i1 %icmp_ln86_1421, i1 %and_ln104_266" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_1552' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1373)   --->   "%xor_ln104_682 = xor i1 %icmp_ln86_1421, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns)   --->   "%and_ln102_1553 = and i1 %icmp_ln86_1422, i1 %and_ln102_1548" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1553' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1377)   --->   "%xor_ln104_683 = xor i1 %icmp_ln86_1422, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%and_ln102_1554 = and i1 %icmp_ln86_1423, i1 %and_ln104_267" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_1554' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1381)   --->   "%xor_ln104_684 = xor i1 %icmp_ln86_1423, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1369)   --->   "%and_ln102_1559 = and i1 %icmp_ln86_1428, i1 %and_ln102_1551" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1560 = and i1 %icmp_ln86_1429, i1 %xor_ln104_681" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1561 = and i1 %and_ln102_1560, i1 %and_ln102_1547" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1371)   --->   "%and_ln102_1562 = and i1 %icmp_ln86_1430, i1 %and_ln102_1552" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1373)   --->   "%and_ln102_1563 = and i1 %icmp_ln86_1431, i1 %xor_ln104_682" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1373)   --->   "%and_ln102_1564 = and i1 %and_ln102_1563, i1 %and_ln104_266" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1375)   --->   "%and_ln102_1565 = and i1 %icmp_ln86_1432, i1 %and_ln102_1553" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1377)   --->   "%and_ln102_1566 = and i1 %icmp_ln86_1433, i1 %xor_ln104_683" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1377)   --->   "%and_ln102_1567 = and i1 %and_ln102_1566, i1 %and_ln102_1548" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1379)   --->   "%and_ln102_1568 = and i1 %icmp_ln86_1434, i1 %and_ln102_1554" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1381)   --->   "%and_ln102_1569 = and i1 %icmp_ln86_1435, i1 %xor_ln104_684" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1381)   --->   "%and_ln102_1570 = and i1 %and_ln102_1569, i1 %and_ln104_267" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1369)   --->   "%xor_ln117 = xor i1 %and_ln102_1559, i1 1" [firmware/BDT.h:117]   --->   Operation 79 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1369)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 80 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1551, i1 %and_ln102_1561" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1369)   --->   "%select_ln117 = select i1 %and_ln102_1551, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1369)   --->   "%select_ln117_1368 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_1368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1369)   --->   "%zext_ln117_153 = zext i2 %select_ln117_1368" [firmware/BDT.h:117]   --->   Operation 84 'zext' 'zext_ln117_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1371)   --->   "%or_ln117_1273 = or i1 %and_ln102_1547, i1 %and_ln102_1562" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_1273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1369 = select i1 %and_ln102_1547, i3 %zext_ln117_153, i3 4" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_1369' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.12ns)   --->   "%or_ln117_1274 = or i1 %and_ln102_1547, i1 %and_ln102_1552" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_1274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1371)   --->   "%select_ln117_1370 = select i1 %or_ln117_1273, i3 %select_ln117_1369, i3 5" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_1370' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1373)   --->   "%or_ln117_1275 = or i1 %or_ln117_1274, i1 %and_ln102_1564" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_1275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1371 = select i1 %or_ln117_1274, i3 %select_ln117_1370, i3 6" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1371' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1373)   --->   "%select_ln117_1372 = select i1 %or_ln117_1275, i3 %select_ln117_1371, i3 7" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1372' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1373)   --->   "%zext_ln117_154 = zext i3 %select_ln117_1372" [firmware/BDT.h:117]   --->   Operation 92 'zext' 'zext_ln117_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1375)   --->   "%or_ln117_1276 = or i1 %and_ln102, i1 %and_ln102_1565" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1373 = select i1 %and_ln102, i4 %zext_ln117_154, i4 8" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1373' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.12ns)   --->   "%or_ln117_1277 = or i1 %and_ln102, i1 %and_ln102_1553" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_1277' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1375)   --->   "%select_ln117_1374 = select i1 %or_ln117_1276, i4 %select_ln117_1373, i4 9" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1374' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1377)   --->   "%or_ln117_1278 = or i1 %or_ln117_1277, i1 %and_ln102_1567" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1375 = select i1 %or_ln117_1277, i4 %select_ln117_1374, i4 10" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1375' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.12ns)   --->   "%or_ln117_1279 = or i1 %and_ln102, i1 %and_ln102_1548" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1377)   --->   "%select_ln117_1376 = select i1 %or_ln117_1278, i4 %select_ln117_1375, i4 11" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1376' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1379)   --->   "%or_ln117_1280 = or i1 %or_ln117_1279, i1 %and_ln102_1568" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1377 = select i1 %or_ln117_1279, i4 %select_ln117_1376, i4 12" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1377' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.12ns)   --->   "%or_ln117_1281 = or i1 %or_ln117_1279, i1 %and_ln102_1554" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1379)   --->   "%select_ln117_1378 = select i1 %or_ln117_1280, i4 %select_ln117_1377, i4 13" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1378' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1381)   --->   "%or_ln117_1282 = or i1 %or_ln117_1281, i1 %and_ln102_1570" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_1282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1379 = select i1 %or_ln117_1281, i4 %select_ln117_1378, i4 14" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1379' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1381)   --->   "%select_ln117_1380 = select i1 %or_ln117_1282, i4 %select_ln117_1379, i4 15" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_1380' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1381)   --->   "%zext_ln117_155 = zext i4 %select_ln117_1380" [firmware/BDT.h:117]   --->   Operation 108 'zext' 'zext_ln117_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1381 = select i1 %icmp_ln86, i5 %zext_ln117_155, i5 16" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_1381' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 110 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 111 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.12ns)   --->   "%and_ln102_1546 = and i1 %icmp_ln86_1415, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_1546' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_265)   --->   "%xor_ln104_676 = xor i1 %icmp_ln86_1415, i1 1" [firmware/BDT.h:104]   --->   Operation 113 'xor' 'xor_ln104_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_265 = and i1 %xor_ln104_676, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 114 'and' 'and_ln104_265' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.12ns)   --->   "%and_ln102_1549 = and i1 %icmp_ln86_1418, i1 %and_ln102_1546" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1549' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_268)   --->   "%xor_ln104_679 = xor i1 %icmp_ln86_1418, i1 1" [firmware/BDT.h:104]   --->   Operation 116 'xor' 'xor_ln104_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_268 = and i1 %and_ln102_1546, i1 %xor_ln104_679" [firmware/BDT.h:104]   --->   Operation 117 'and' 'and_ln104_268' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.12ns)   --->   "%and_ln102_1550 = and i1 %icmp_ln86_1419, i1 %and_ln104_265" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_1550' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_269)   --->   "%xor_ln104_680 = xor i1 %icmp_ln86_1419, i1 1" [firmware/BDT.h:104]   --->   Operation 119 'xor' 'xor_ln104_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_269 = and i1 %and_ln104_265, i1 %xor_ln104_680" [firmware/BDT.h:104]   --->   Operation 120 'and' 'and_ln104_269' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns)   --->   "%and_ln102_1555 = and i1 %icmp_ln86_1424, i1 %and_ln102_1549" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_1555' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1385)   --->   "%xor_ln104_685 = xor i1 %icmp_ln86_1424, i1 1" [firmware/BDT.h:104]   --->   Operation 122 'xor' 'xor_ln104_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.12ns)   --->   "%and_ln102_1556 = and i1 %icmp_ln86_1425, i1 %and_ln104_268" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1556' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1389)   --->   "%xor_ln104_686 = xor i1 %icmp_ln86_1425, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.12ns)   --->   "%and_ln102_1557 = and i1 %icmp_ln86_1426, i1 %and_ln102_1550" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1557' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1393)   --->   "%xor_ln104_687 = xor i1 %icmp_ln86_1426, i1 1" [firmware/BDT.h:104]   --->   Operation 126 'xor' 'xor_ln104_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.12ns)   --->   "%and_ln102_1558 = and i1 %icmp_ln86_1427, i1 %and_ln104_269" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_1558' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_688 = xor i1 %icmp_ln86_1427, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1383)   --->   "%and_ln102_1571 = and i1 %icmp_ln86_1436, i1 %and_ln102_1555" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1385)   --->   "%and_ln102_1572 = and i1 %icmp_ln86_1437, i1 %xor_ln104_685" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1385)   --->   "%and_ln102_1573 = and i1 %and_ln102_1572, i1 %and_ln102_1549" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1387)   --->   "%and_ln102_1574 = and i1 %icmp_ln86_1438, i1 %and_ln102_1556" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1389)   --->   "%and_ln102_1575 = and i1 %icmp_ln86_1439, i1 %xor_ln104_686" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1389)   --->   "%and_ln102_1576 = and i1 %and_ln102_1575, i1 %and_ln104_268" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1391)   --->   "%and_ln102_1577 = and i1 %icmp_ln86_1440, i1 %and_ln102_1557" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1393)   --->   "%and_ln102_1578 = and i1 %icmp_ln86_1441, i1 %xor_ln104_687" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1393)   --->   "%and_ln102_1579 = and i1 %and_ln102_1578, i1 %and_ln102_1550" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1395)   --->   "%and_ln102_1580 = and i1 %icmp_ln86_1442, i1 %and_ln102_1558" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1581 = and i1 %icmp_ln86_1443, i1 %xor_ln104_688" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1582 = and i1 %and_ln102_1581, i1 %and_ln104_269" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1383)   --->   "%or_ln117_1283 = or i1 %icmp_ln86, i1 %and_ln102_1571" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.12ns)   --->   "%or_ln117_1284 = or i1 %icmp_ln86, i1 %and_ln102_1555" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_1284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1383)   --->   "%select_ln117_1382 = select i1 %or_ln117_1283, i5 %select_ln117_1381, i5 17" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_1382' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1385)   --->   "%or_ln117_1285 = or i1 %or_ln117_1284, i1 %and_ln102_1573" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_1285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1383 = select i1 %or_ln117_1284, i5 %select_ln117_1382, i5 18" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_1383' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.12ns)   --->   "%or_ln117_1286 = or i1 %icmp_ln86, i1 %and_ln102_1549" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_1286' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1385)   --->   "%select_ln117_1384 = select i1 %or_ln117_1285, i5 %select_ln117_1383, i5 19" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_1384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1387)   --->   "%or_ln117_1287 = or i1 %or_ln117_1286, i1 %and_ln102_1574" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_1287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1385 = select i1 %or_ln117_1286, i5 %select_ln117_1384, i5 20" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_1385' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.12ns)   --->   "%or_ln117_1288 = or i1 %or_ln117_1286, i1 %and_ln102_1556" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1387)   --->   "%select_ln117_1386 = select i1 %or_ln117_1287, i5 %select_ln117_1385, i5 21" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1386' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1389)   --->   "%or_ln117_1289 = or i1 %or_ln117_1288, i1 %and_ln102_1576" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1387 = select i1 %or_ln117_1288, i5 %select_ln117_1386, i5 22" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1387' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.12ns)   --->   "%or_ln117_1290 = or i1 %icmp_ln86, i1 %and_ln102_1546" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_1290' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1389)   --->   "%select_ln117_1388 = select i1 %or_ln117_1289, i5 %select_ln117_1387, i5 23" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1388' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1391)   --->   "%or_ln117_1291 = or i1 %or_ln117_1290, i1 %and_ln102_1577" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1389 = select i1 %or_ln117_1290, i5 %select_ln117_1388, i5 24" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1389' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.12ns)   --->   "%or_ln117_1292 = or i1 %or_ln117_1290, i1 %and_ln102_1557" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_1292' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1391)   --->   "%select_ln117_1390 = select i1 %or_ln117_1291, i5 %select_ln117_1389, i5 25" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1390' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1393)   --->   "%or_ln117_1293 = or i1 %or_ln117_1292, i1 %and_ln102_1579" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_1293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1391 = select i1 %or_ln117_1292, i5 %select_ln117_1390, i5 26" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1391' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.12ns)   --->   "%or_ln117_1294 = or i1 %or_ln117_1290, i1 %and_ln102_1550" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_1294' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1393)   --->   "%select_ln117_1392 = select i1 %or_ln117_1293, i5 %select_ln117_1391, i5 27" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1395)   --->   "%or_ln117_1295 = or i1 %or_ln117_1294, i1 %and_ln102_1580" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1393 = select i1 %or_ln117_1294, i5 %select_ln117_1392, i5 28" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1393' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.12ns)   --->   "%or_ln117_1296 = or i1 %or_ln117_1294, i1 %and_ln102_1558" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1296' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1395)   --->   "%select_ln117_1394 = select i1 %or_ln117_1295, i5 %select_ln117_1393, i5 29" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1394' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1297 = or i1 %or_ln117_1296, i1 %and_ln102_1582" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_1297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1395 = select i1 %or_ln117_1296, i5 %select_ln117_1394, i5 30" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1395' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1396 = select i1 %or_ln117_1297, i5 %select_ln117_1395, i5 31" [firmware/BDT.h:117]   --->   Operation 170 'select' 'select_ln117_1396' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.65ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 2035, i5 1, i12 1560, i5 2, i12 937, i5 3, i12 1625, i5 4, i12 1643, i5 5, i12 1072, i5 6, i12 869, i5 7, i12 4077, i5 8, i12 1320, i5 9, i12 438, i5 10, i12 624, i5 11, i12 4067, i5 12, i12 571, i5 13, i12 4025, i5 14, i12 3974, i5 15, i12 3647, i5 16, i12 901, i5 17, i12 78, i5 18, i12 3642, i5 19, i12 200, i5 20, i12 76, i5 21, i12 633, i5 22, i12 3922, i5 23, i12 3585, i5 24, i12 3476, i5 25, i12 3688, i5 26, i12 507, i5 27, i12 3740, i5 28, i12 4060, i5 29, i12 3763, i5 30, i12 3720, i5 31, i12 3511, i12 0, i5 %select_ln117_1396" [firmware/BDT.h:118]   --->   Operation 171 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 172 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.596ns
The critical path consists of the following:
	wire read operation ('x_52_val_read', firmware/BDT.h:86) on port 'x_52_val' (firmware/BDT.h:86) [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1414', firmware/BDT.h:86) [35]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [66]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1547', firmware/BDT.h:102) [72]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1551', firmware/BDT.h:102) [84]  (0.122 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [126]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_1368', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1369', firmware/BDT.h:117) [131]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1370', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1371', firmware/BDT.h:117) [135]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1372', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1373', firmware/BDT.h:117) [139]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1374', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1375', firmware/BDT.h:117) [143]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1376', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1377', firmware/BDT.h:117) [147]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1378', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1379', firmware/BDT.h:117) [151]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1380', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1381', firmware/BDT.h:117) [155]  (0.351 ns)

 <State 2>: 3.210ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [65]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1546', firmware/BDT.h:102) [69]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1549', firmware/BDT.h:102) [78]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1555', firmware/BDT.h:102) [92]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1284', firmware/BDT.h:117) [156]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1383', firmware/BDT.h:117) [159]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1384', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1385', firmware/BDT.h:117) [163]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1386', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1387', firmware/BDT.h:117) [167]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1388', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1389', firmware/BDT.h:117) [171]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1390', firmware/BDT.h:117) [173]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1391', firmware/BDT.h:117) [175]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1392', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1393', firmware/BDT.h:117) [179]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1394', firmware/BDT.h:117) [181]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1395', firmware/BDT.h:117) [183]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1396', firmware/BDT.h:117) [184]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [185]  (0.654 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
