#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5556fdc1dc30 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x5556fdc52520_0 .var "clk", 0 0;
o0x7f065c47c2a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5556fdc526f0_0 .net "i1", 7 0, o0x7f065c47c2a8;  0 drivers
o0x7f065c47c2d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5556fdc527b0_0 .net "i2", 7 0, o0x7f065c47c2d8;  0 drivers
o0x7f065c47c308 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5556fdc52850_0 .net "i3", 7 0, o0x7f065c47c308;  0 drivers
o0x7f065c47c338 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5556fdc52910_0 .net "i4", 7 0, o0x7f065c47c338;  0 drivers
v0x5556fdc52a20_0 .net "o1", 7 0, v0x5556fdc4aa00_0;  1 drivers
v0x5556fdc52ae0_0 .net "o2", 7 0, v0x5556fdc4b1a0_0;  1 drivers
v0x5556fdc52ba0_0 .net "o3", 7 0, v0x5556fdc4b890_0;  1 drivers
v0x5556fdc52c60_0 .net "o4", 7 0, v0x5556fdc4c000_0;  1 drivers
v0x5556fdc52d20_0 .var "reset", 0 0;
S_0x5556fdc1ca40 .scope module, "micpu" "cpu" 2 20, 3 1 0, S_0x5556fdc1dc30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 8 "reg1_out"
    .port_info 3 /OUTPUT 8 "reg2_out"
    .port_info 4 /OUTPUT 8 "reg3_out"
    .port_info 5 /OUTPUT 8 "reg4_out"
    .port_info 6 /INPUT 8 "i1"
    .port_info 7 /INPUT 8 "i2"
    .port_info 8 /INPUT 8 "i3"
    .port_info 9 /INPUT 8 "i4"
v0x5556fdc50ea0_0 .net "clk", 0 0, v0x5556fdc52520_0;  1 drivers
v0x5556fdc50f60_0 .net "i1", 7 0, o0x7f065c47c2a8;  alias, 0 drivers
v0x5556fdc51070_0 .net "i2", 7 0, o0x7f065c47c2d8;  alias, 0 drivers
v0x5556fdc51160_0 .net "i3", 7 0, o0x7f065c47c308;  alias, 0 drivers
v0x5556fdc51270_0 .net "i4", 7 0, o0x7f065c47c338;  alias, 0 drivers
v0x5556fdc513d0_0 .net "op_alu", 2 0, v0x5556fdc4ff10_0;  1 drivers
v0x5556fdc51490_0 .net "opcode", 15 0, L_0x5556fdc659c0;  1 drivers
v0x5556fdc515a0_0 .net "pop", 0 0, v0x5556fdc50100_0;  1 drivers
v0x5556fdc51640_0 .net "push", 0 0, v0x5556fdc501f0_0;  1 drivers
v0x5556fdc51770_0 .net "reg1_out", 7 0, v0x5556fdc4aa00_0;  alias, 1 drivers
v0x5556fdc51830_0 .net "reg2_out", 7 0, v0x5556fdc4b1a0_0;  alias, 1 drivers
v0x5556fdc51940_0 .net "reg3_out", 7 0, v0x5556fdc4b890_0;  alias, 1 drivers
v0x5556fdc51a50_0 .net "reg4_out", 7 0, v0x5556fdc4c000_0;  alias, 1 drivers
v0x5556fdc51b60_0 .net "reset", 0 0, v0x5556fdc52d20_0;  1 drivers
v0x5556fdc51c00_0 .net "s_inc", 0 0, v0x5556fdc502e0_0;  1 drivers
v0x5556fdc51ca0_0 .net "s_inm", 1 0, v0x5556fdc50420_0;  1 drivers
v0x5556fdc51d60_0 .net "s_out", 0 0, v0x5556fdc50510_0;  1 drivers
v0x5556fdc51f10_0 .net "s_pila", 0 0, v0x5556fdc50600_0;  1 drivers
v0x5556fdc51fb0_0 .net "s_port", 1 0, v0x5556fdc506f0_0;  1 drivers
v0x5556fdc52070_0 .net "we3", 0 0, v0x5556fdc50820_0;  1 drivers
v0x5556fdc52110_0 .net "we4", 0 0, v0x5556fdc50910_0;  1 drivers
v0x5556fdc521b0_0 .net "we5", 0 0, v0x5556fdc50a00_0;  1 drivers
v0x5556fdc522a0_0 .net "wez", 0 0, v0x5556fdc50aa0_0;  1 drivers
v0x5556fdc52340_0 .net "z", 0 0, v0x5556fdc460e0_0;  1 drivers
S_0x5556fdc1b3e0 .scope module, "cd_1" "cd" 3 10, 4 1 0, S_0x5556fdc1ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "s_out"
    .port_info 10 /INPUT 1 "we5"
    .port_info 11 /INPUT 2 "s_port"
    .port_info 12 /INPUT 2 "s_inm"
    .port_info 13 /INPUT 3 "op_alu"
    .port_info 14 /OUTPUT 1 "z"
    .port_info 15 /OUTPUT 16 "opcode"
    .port_info 16 /OUTPUT 8 "reg1_out"
    .port_info 17 /OUTPUT 8 "reg2_out"
    .port_info 18 /OUTPUT 8 "reg3_out"
    .port_info 19 /OUTPUT 8 "reg4_out"
    .port_info 20 /INPUT 8 "i1"
    .port_info 21 /INPUT 8 "i2"
    .port_info 22 /INPUT 8 "i3"
    .port_info 23 /INPUT 8 "i4"
L_0x5556fdc65720 .functor AND 1, v0x5556fdc50a00_0, L_0x5556fdc64e20, C4<1>, C4<1>;
L_0x5556fdc65790 .functor AND 1, v0x5556fdc50a00_0, L_0x5556fdc65040, C4<1>, C4<1>;
o0x7f065c47cff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5556fdc65890 .functor AND 1, v0x5556fdc50a00_0, o0x7f065c47cff8, C4<1>, C4<1>;
L_0x5556fdc65900 .functor AND 1, v0x5556fdc50a00_0, L_0x5556fdc65360, C4<1>, C4<1>;
L_0x5556fdc659c0 .functor BUFZ 16, L_0x5556fdc53140, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5556fdc4d270_0 .net "alu_to_mux", 7 0, v0x5556fdc43560_0;  1 drivers
v0x5556fdc4d380_0 .net "and1_to_reg", 0 0, L_0x5556fdc65720;  1 drivers
v0x5556fdc4d440_0 .net "and2_to_reg", 0 0, L_0x5556fdc65790;  1 drivers
v0x5556fdc4d540_0 .net "and3_to_reg", 0 0, L_0x5556fdc65890;  1 drivers
v0x5556fdc4d610_0 .net "and4_to_reg", 0 0, L_0x5556fdc65900;  1 drivers
v0x5556fdc4d700_0 .net "clk", 0 0, v0x5556fdc52520_0;  alias, 1 drivers
v0x5556fdc4d7a0_0 .net "i1", 7 0, o0x7f065c47c2a8;  alias, 0 drivers
v0x5556fdc4d870_0 .net "i2", 7 0, o0x7f065c47c2d8;  alias, 0 drivers
v0x5556fdc4d940_0 .net "i3", 7 0, o0x7f065c47c308;  alias, 0 drivers
v0x5556fdc4da10_0 .net "i4", 7 0, o0x7f065c47c338;  alias, 0 drivers
v0x5556fdc4dae0_0 .net "input_mux_to_mux", 7 0, v0x5556fdc48a70_0;  1 drivers
v0x5556fdc4db80_0 .net "memdat_to_mux", 7 0, L_0x5556fdc644d0;  1 drivers
v0x5556fdc4dc70_0 .net "mux_to_mux", 9 0, L_0x5556fdc52dc0;  1 drivers
v0x5556fdc4dd60_0 .net "mux_to_pc", 9 0, L_0x5556fdc645d0;  1 drivers
v0x5556fdc4de50_0 .net "mux_to_reg", 7 0, L_0x5556fdc64c00;  1 drivers
v0x5556fdc4def0_0 .net "op_alu", 2 0, v0x5556fdc4ff10_0;  alias, 1 drivers
v0x5556fdc4df90_0 .net "opcode", 15 0, L_0x5556fdc659c0;  alias, 1 drivers
v0x5556fdc4e160_0 .net "pc_to_mem", 9 0, v0x5556fdc498a0_0;  1 drivers
v0x5556fdc4e220_0 .net "pila_to_mux", 9 0, v0x5556fdc49fd0_0;  1 drivers
v0x5556fdc4e2e0_0 .net "pop", 0 0, v0x5556fdc50100_0;  alias, 1 drivers
v0x5556fdc4e380_0 .net "push", 0 0, v0x5556fdc501f0_0;  alias, 1 drivers
v0x5556fdc4e420_0 .net "rd1", 7 0, L_0x5556fdc636c0;  1 drivers
v0x5556fdc4e4c0_0 .net "rd2", 7 0, L_0x5556fdc63d80;  1 drivers
v0x5556fdc4e560_0 .net "reg1_out", 7 0, v0x5556fdc4aa00_0;  alias, 1 drivers
v0x5556fdc4e620_0 .net "reg2_out", 7 0, v0x5556fdc4b1a0_0;  alias, 1 drivers
v0x5556fdc4e6c0_0 .net "reg3_out", 7 0, v0x5556fdc4b890_0;  alias, 1 drivers
v0x5556fdc4e790_0 .net "reg4_out", 7 0, v0x5556fdc4c000_0;  alias, 1 drivers
v0x5556fdc4e860_0 .net "reset", 0 0, v0x5556fdc52d20_0;  alias, 1 drivers
v0x5556fdc4e900_0 .net "s_inc", 0 0, v0x5556fdc502e0_0;  alias, 1 drivers
v0x5556fdc4e9d0_0 .net "s_inm", 1 0, v0x5556fdc50420_0;  alias, 1 drivers
v0x5556fdc4eaa0_0 .net "s_out", 0 0, v0x5556fdc50510_0;  alias, 1 drivers
v0x5556fdc4eb70_0 .net "s_pila", 0 0, v0x5556fdc50600_0;  alias, 1 drivers
v0x5556fdc4ec40_0 .net "s_port", 1 0, v0x5556fdc506f0_0;  alias, 1 drivers
v0x5556fdc4ed10_0 .net "sal_dec_1", 0 0, L_0x5556fdc64e20;  1 drivers
v0x5556fdc4ede0_0 .net "sal_dec_2", 0 0, L_0x5556fdc65040;  1 drivers
v0x5556fdc4eeb0_0 .net "sal_dec_3", 0 0, o0x7f065c47cff8;  0 drivers
v0x5556fdc4ef50_0 .net "sal_dec_4", 0 0, L_0x5556fdc65360;  1 drivers
v0x5556fdc4f020_0 .net "sal_del_3", 0 0, L_0x5556fdc65250;  1 drivers
v0x5556fdc4f0f0_0 .net "sal_mem_pro", 15 0, L_0x5556fdc53140;  1 drivers
v0x5556fdc4f1c0_0 .net "sum_to_mux", 9 0, L_0x5556fdc64430;  1 drivers
v0x5556fdc4f2b0_0 .net "wd3", 7 0, v0x5556fdc479a0_0;  1 drivers
v0x5556fdc4f3a0_0 .net "we3", 0 0, v0x5556fdc50820_0;  alias, 1 drivers
v0x5556fdc4f440_0 .net "we4", 0 0, v0x5556fdc50910_0;  alias, 1 drivers
v0x5556fdc4f4e0_0 .net "we5", 0 0, v0x5556fdc50a00_0;  alias, 1 drivers
v0x5556fdc4f580_0 .net "wez", 0 0, v0x5556fdc50aa0_0;  alias, 1 drivers
v0x5556fdc4f650_0 .net "z", 0 0, v0x5556fdc460e0_0;  alias, 1 drivers
v0x5556fdc4f720_0 .net "zalu", 0 0, L_0x5556fdc643c0;  1 drivers
L_0x5556fdc52ea0 .part L_0x5556fdc53140, 0, 10;
L_0x5556fdc63f10 .part L_0x5556fdc53140, 8, 4;
L_0x5556fdc64040 .part L_0x5556fdc53140, 4, 4;
L_0x5556fdc640e0 .part L_0x5556fdc53140, 0, 4;
L_0x5556fdc64180 .part L_0x5556fdc53140, 4, 8;
L_0x5556fdc649c0 .part L_0x5556fdc53140, 0, 12;
L_0x5556fdc64ca0 .part L_0x5556fdc53140, 2, 8;
L_0x5556fdc65590 .part L_0x5556fdc53140, 0, 1;
L_0x5556fdc65680 .part L_0x5556fdc53140, 1, 1;
S_0x5556fdbb5300 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x5556fdc643c0 .functor NOT 1, L_0x5556fdc64290, C4<0>, C4<0>, C4<0>;
v0x5556fdc16cf0_0 .net *"_s3", 0 0, L_0x5556fdc64290;  1 drivers
v0x5556fdc08da0_0 .net "a", 7 0, L_0x5556fdc636c0;  alias, 1 drivers
v0x5556fdc08e70_0 .net "b", 7 0, L_0x5556fdc63d80;  alias, 1 drivers
v0x5556fdc43480_0 .net "op_alu", 2 0, v0x5556fdc4ff10_0;  alias, 1 drivers
v0x5556fdc43560_0 .var "s", 7 0;
v0x5556fdc43690_0 .net "y", 7 0, v0x5556fdc43560_0;  alias, 1 drivers
v0x5556fdc43770_0 .net "zero", 0 0, L_0x5556fdc643c0;  alias, 1 drivers
E_0x5556fdbbca00 .event edge, v0x5556fdc43480_0, v0x5556fdc08e70_0, v0x5556fdc08da0_0;
L_0x5556fdc64290 .reduce/or v0x5556fdc43560_0;
S_0x5556fdc438d0 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x5556fdc43b30_0 .net *"_s0", 31 0, L_0x5556fdc53200;  1 drivers
v0x5556fdc43c30_0 .net *"_s10", 5 0, L_0x5556fdc634e0;  1 drivers
L_0x7f065c4320f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556fdc43d10_0 .net *"_s13", 1 0, L_0x7f065c4320f0;  1 drivers
L_0x7f065c432138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5556fdc43dd0_0 .net/2u *"_s14", 7 0, L_0x7f065c432138;  1 drivers
v0x5556fdc43eb0_0 .net *"_s18", 31 0, L_0x5556fdc63800;  1 drivers
L_0x7f065c432180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556fdc43fe0_0 .net *"_s21", 27 0, L_0x7f065c432180;  1 drivers
L_0x7f065c4321c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556fdc440c0_0 .net/2u *"_s22", 31 0, L_0x7f065c4321c8;  1 drivers
v0x5556fdc441a0_0 .net *"_s24", 0 0, L_0x5556fdc63930;  1 drivers
v0x5556fdc44260_0 .net *"_s26", 7 0, L_0x5556fdc63a70;  1 drivers
v0x5556fdc44340_0 .net *"_s28", 5 0, L_0x5556fdc63b60;  1 drivers
L_0x7f065c432060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556fdc44420_0 .net *"_s3", 27 0, L_0x7f065c432060;  1 drivers
L_0x7f065c432210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556fdc44500_0 .net *"_s31", 1 0, L_0x7f065c432210;  1 drivers
L_0x7f065c432258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5556fdc445e0_0 .net/2u *"_s32", 7 0, L_0x7f065c432258;  1 drivers
L_0x7f065c4320a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556fdc446c0_0 .net/2u *"_s4", 31 0, L_0x7f065c4320a8;  1 drivers
v0x5556fdc447a0_0 .net *"_s6", 0 0, L_0x5556fdc63300;  1 drivers
v0x5556fdc44860_0 .net *"_s8", 7 0, L_0x5556fdc63440;  1 drivers
v0x5556fdc44940_0 .net "clk", 0 0, v0x5556fdc52520_0;  alias, 1 drivers
v0x5556fdc44a00_0 .net "ra1", 3 0, L_0x5556fdc63f10;  1 drivers
v0x5556fdc44ae0_0 .net "ra2", 3 0, L_0x5556fdc64040;  1 drivers
v0x5556fdc44bc0_0 .net "rd1", 7 0, L_0x5556fdc636c0;  alias, 1 drivers
v0x5556fdc44c80_0 .net "rd2", 7 0, L_0x5556fdc63d80;  alias, 1 drivers
v0x5556fdc44d20 .array "regb", 15 0, 7 0;
v0x5556fdc44dc0_0 .net "wa3", 3 0, L_0x5556fdc640e0;  1 drivers
v0x5556fdc44ea0_0 .net "wd3", 7 0, v0x5556fdc479a0_0;  alias, 1 drivers
v0x5556fdc44f80_0 .net "we3", 0 0, v0x5556fdc50820_0;  alias, 1 drivers
E_0x5556fdbbcc00 .event posedge, v0x5556fdc44940_0;
L_0x5556fdc53200 .concat [ 4 28 0 0], L_0x5556fdc63f10, L_0x7f065c432060;
L_0x5556fdc63300 .cmp/ne 32, L_0x5556fdc53200, L_0x7f065c4320a8;
L_0x5556fdc63440 .array/port v0x5556fdc44d20, L_0x5556fdc634e0;
L_0x5556fdc634e0 .concat [ 4 2 0 0], L_0x5556fdc63f10, L_0x7f065c4320f0;
L_0x5556fdc636c0 .functor MUXZ 8, L_0x7f065c432138, L_0x5556fdc63440, L_0x5556fdc63300, C4<>;
L_0x5556fdc63800 .concat [ 4 28 0 0], L_0x5556fdc64040, L_0x7f065c432180;
L_0x5556fdc63930 .cmp/ne 32, L_0x5556fdc63800, L_0x7f065c4321c8;
L_0x5556fdc63a70 .array/port v0x5556fdc44d20, L_0x5556fdc63b60;
L_0x5556fdc63b60 .concat [ 4 2 0 0], L_0x5556fdc64040, L_0x7f065c432210;
L_0x5556fdc63d80 .functor MUXZ 8, L_0x7f065c432258, L_0x5556fdc63a70, L_0x5556fdc63930, C4<>;
S_0x5556fdc45140 .scope module, "dec_1" "deco24" 4 43, 6 134 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s0"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /OUTPUT 1 "a"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /OUTPUT 1 "c"
    .port_info 5 /OUTPUT 1 "d"
L_0x5556fdc64d40 .functor NOT 1, L_0x5556fdc65590, C4<0>, C4<0>, C4<0>;
L_0x5556fdc64db0 .functor NOT 1, L_0x5556fdc65680, C4<0>, C4<0>, C4<0>;
L_0x5556fdc64e20 .functor AND 1, L_0x5556fdc64d40, L_0x5556fdc64db0, C4<1>, C4<1>;
L_0x5556fdc64f80 .functor NOT 1, L_0x5556fdc65680, C4<0>, C4<0>, C4<0>;
L_0x5556fdc65040 .functor AND 1, L_0x5556fdc65590, L_0x5556fdc64f80, C4<1>, C4<1>;
L_0x5556fdc651a0 .functor NOT 1, L_0x5556fdc65590, C4<0>, C4<0>, C4<0>;
L_0x5556fdc65250 .functor AND 1, L_0x5556fdc651a0, L_0x5556fdc65680, C4<1>, C4<1>;
L_0x5556fdc65360 .functor AND 1, L_0x5556fdc65590, L_0x5556fdc65680, C4<1>, C4<1>;
v0x5556fdc45360_0 .net *"_s0", 0 0, L_0x5556fdc64d40;  1 drivers
v0x5556fdc45440_0 .net *"_s10", 0 0, L_0x5556fdc651a0;  1 drivers
v0x5556fdc45520_0 .net *"_s2", 0 0, L_0x5556fdc64db0;  1 drivers
v0x5556fdc455e0_0 .net *"_s6", 0 0, L_0x5556fdc64f80;  1 drivers
v0x5556fdc456c0_0 .net "a", 0 0, L_0x5556fdc64e20;  alias, 1 drivers
v0x5556fdc457d0_0 .net "b", 0 0, L_0x5556fdc65040;  alias, 1 drivers
v0x5556fdc45890_0 .net "c", 0 0, L_0x5556fdc65250;  alias, 1 drivers
v0x5556fdc45950_0 .net "d", 0 0, L_0x5556fdc65360;  alias, 1 drivers
v0x5556fdc45a10_0 .net "s0", 0 0, L_0x5556fdc65590;  1 drivers
v0x5556fdc45ad0_0 .net "s1", 0 0, L_0x5556fdc65680;  1 drivers
S_0x5556fdc45c50 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x5556fdc45e10_0 .net "carga", 0 0, v0x5556fdc50aa0_0;  alias, 1 drivers
v0x5556fdc45ef0_0 .net "clk", 0 0, v0x5556fdc52520_0;  alias, 1 drivers
v0x5556fdc45fe0_0 .net "d", 0 0, L_0x5556fdc643c0;  alias, 1 drivers
v0x5556fdc460e0_0 .var "q", 0 0;
v0x5556fdc46180_0 .net "reset", 0 0, v0x5556fdc52d20_0;  alias, 1 drivers
E_0x5556fdc29e70 .event posedge, v0x5556fdc46180_0, v0x5556fdc44940_0;
S_0x5556fdc462d0 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x5556fdc53140 .functor BUFZ 16, L_0x5556fdc52f40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5556fdc46560_0 .net *"_s0", 15 0, L_0x5556fdc52f40;  1 drivers
v0x5556fdc46660_0 .net *"_s2", 11 0, L_0x5556fdc53000;  1 drivers
L_0x7f065c432018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556fdc46740_0 .net *"_s5", 1 0, L_0x7f065c432018;  1 drivers
v0x5556fdc46800_0 .net "a", 9 0, v0x5556fdc498a0_0;  alias, 1 drivers
v0x5556fdc468e0_0 .net "clk", 0 0, v0x5556fdc52520_0;  alias, 1 drivers
v0x5556fdc46a20 .array "mem", 1023 0, 15 0;
v0x5556fdc46ae0_0 .net "rd", 15 0, L_0x5556fdc53140;  alias, 1 drivers
L_0x5556fdc52f40 .array/port v0x5556fdc46a20, L_0x5556fdc53000;
L_0x5556fdc53000 .concat [ 10 2 0 0], v0x5556fdc498a0_0, L_0x7f065c432018;
S_0x5556fdc46c40 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5556fdc46e10 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5556fdc46eb0_0 .net "d0", 9 0, L_0x5556fdc52ea0;  1 drivers
v0x5556fdc46f90_0 .net "d1", 9 0, L_0x5556fdc64430;  alias, 1 drivers
v0x5556fdc47070_0 .net "s", 0 0, v0x5556fdc502e0_0;  alias, 1 drivers
v0x5556fdc47110_0 .net "y", 9 0, L_0x5556fdc52dc0;  alias, 1 drivers
L_0x5556fdc52dc0 .functor MUXZ 10, L_0x5556fdc52ea0, L_0x5556fdc64430, v0x5556fdc502e0_0, C4<>;
S_0x5556fdc472a0 .scope module, "mux_2" "mux41" 4 17, 6 122 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x5556fdc47470 .param/l "WIDTH" 0 6 122, +C4<00000000000000000000000000001000>;
v0x5556fdc47600_0 .net "a", 7 0, v0x5556fdc43560_0;  alias, 1 drivers
v0x5556fdc47710_0 .net "b", 7 0, L_0x5556fdc64180;  1 drivers
v0x5556fdc477d0_0 .net "c", 7 0, L_0x5556fdc644d0;  alias, 1 drivers
v0x5556fdc478c0_0 .net "d", 7 0, v0x5556fdc48a70_0;  alias, 1 drivers
v0x5556fdc479a0_0 .var "out", 7 0;
v0x5556fdc47ab0_0 .net "s", 1 0, v0x5556fdc50420_0;  alias, 1 drivers
E_0x5556fdc29c40/0 .event edge, v0x5556fdc47ab0_0, v0x5556fdc478c0_0, v0x5556fdc477d0_0, v0x5556fdc47710_0;
E_0x5556fdc29c40/1 .event edge, v0x5556fdc43690_0;
E_0x5556fdc29c40 .event/or E_0x5556fdc29c40/0, E_0x5556fdc29c40/1;
S_0x5556fdc47c70 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5556fdc47e40 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5556fdc47f40_0 .net "d0", 9 0, L_0x5556fdc52dc0;  alias, 1 drivers
v0x5556fdc48050_0 .net "d1", 9 0, v0x5556fdc49fd0_0;  alias, 1 drivers
v0x5556fdc48110_0 .net "s", 0 0, v0x5556fdc50600_0;  alias, 1 drivers
v0x5556fdc481e0_0 .net "y", 9 0, L_0x5556fdc645d0;  alias, 1 drivers
L_0x5556fdc645d0 .functor MUXZ 10, L_0x5556fdc52dc0, v0x5556fdc49fd0_0, v0x5556fdc50600_0, C4<>;
S_0x5556fdc48370 .scope module, "mux_4" "mux41" 4 31, 6 122 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x5556fdc464a0 .param/l "WIDTH" 0 6 122, +C4<00000000000000000000000000001000>;
v0x5556fdc486c0_0 .net "a", 7 0, o0x7f065c47c2a8;  alias, 0 drivers
v0x5556fdc487c0_0 .net "b", 7 0, o0x7f065c47c2d8;  alias, 0 drivers
v0x5556fdc488a0_0 .net "c", 7 0, o0x7f065c47c308;  alias, 0 drivers
v0x5556fdc48990_0 .net "d", 7 0, o0x7f065c47c338;  alias, 0 drivers
v0x5556fdc48a70_0 .var "out", 7 0;
v0x5556fdc48b80_0 .net "s", 1 0, v0x5556fdc506f0_0;  alias, 1 drivers
E_0x5556fdc48630/0 .event edge, v0x5556fdc48b80_0, v0x5556fdc48990_0, v0x5556fdc488a0_0, v0x5556fdc487c0_0;
E_0x5556fdc48630/1 .event edge, v0x5556fdc486c0_0;
E_0x5556fdc48630 .event/or E_0x5556fdc48630/0, E_0x5556fdc48630/1;
S_0x5556fdc48d40 .scope module, "mux_5" "mux2" 4 33, 6 50 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x5556fdc48f10 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5556fdc49010_0 .net "d0", 7 0, L_0x5556fdc63d80;  alias, 1 drivers
v0x5556fdc49140_0 .net "d1", 7 0, L_0x5556fdc64ca0;  1 drivers
v0x5556fdc49220_0 .net "s", 0 0, v0x5556fdc50510_0;  alias, 1 drivers
v0x5556fdc492c0_0 .net "y", 7 0, L_0x5556fdc64c00;  alias, 1 drivers
L_0x5556fdc64c00 .functor MUXZ 8, L_0x5556fdc63d80, L_0x5556fdc64ca0, v0x5556fdc50510_0, C4<>;
S_0x5556fdc49450 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x5556fdc49620 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x5556fdc496f0_0 .net "clk", 0 0, v0x5556fdc52520_0;  alias, 1 drivers
v0x5556fdc497b0_0 .net "d", 9 0, L_0x5556fdc645d0;  alias, 1 drivers
v0x5556fdc498a0_0 .var "q", 9 0;
v0x5556fdc499a0_0 .net "reset", 0 0, v0x5556fdc52d20_0;  alias, 1 drivers
S_0x5556fdc49ac0 .scope module, "pila1" "pila" 4 27, 6 72 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x5556fdc49db0_0 .net "clk", 0 0, v0x5556fdc52520_0;  alias, 1 drivers
v0x5556fdc49e70_0 .net "inpush", 9 0, v0x5556fdc498a0_0;  alias, 1 drivers
v0x5556fdc49f30 .array "mem", 7 0, 9 0;
v0x5556fdc49fd0_0 .var "outpop", 9 0;
v0x5556fdc4a090_0 .net "pop", 0 0, v0x5556fdc50100_0;  alias, 1 drivers
v0x5556fdc4a180_0 .net "push", 0 0, v0x5556fdc501f0_0;  alias, 1 drivers
v0x5556fdc4a240_0 .net "reset", 0 0, v0x5556fdc52d20_0;  alias, 1 drivers
v0x5556fdc4a330_0 .var "sp", 2 0;
E_0x5556fdc49d30/0 .event edge, v0x5556fdc4a090_0, v0x5556fdc4a180_0;
E_0x5556fdc49d30/1 .event posedge, v0x5556fdc46180_0;
E_0x5556fdc49d30 .event/or E_0x5556fdc49d30/0, E_0x5556fdc49d30/1;
S_0x5556fdc4a510 .scope module, "reg1" "registro_mod" 4 35, 6 142 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x5556fdc4a6e0 .param/l "WIDTH" 0 6 142, +C4<00000000000000000000000000001000>;
v0x5556fdc4a830_0 .net "clk", 0 0, L_0x5556fdc65720;  alias, 1 drivers
v0x5556fdc4a910_0 .net "d", 7 0, L_0x5556fdc64c00;  alias, 1 drivers
v0x5556fdc4aa00_0 .var "q", 7 0;
v0x5556fdc4aad0_0 .net "reset", 0 0, v0x5556fdc52d20_0;  alias, 1 drivers
E_0x5556fdc29a20/0 .event negedge, v0x5556fdc4a830_0;
E_0x5556fdc29a20/1 .event posedge, v0x5556fdc46180_0;
E_0x5556fdc29a20 .event/or E_0x5556fdc29a20/0, E_0x5556fdc29a20/1;
S_0x5556fdc4ac20 .scope module, "reg2" "registro_mod" 4 37, 6 142 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x5556fdc4adf0 .param/l "WIDTH" 0 6 142, +C4<00000000000000000000000000001000>;
v0x5556fdc4afb0_0 .net "clk", 0 0, L_0x5556fdc65790;  alias, 1 drivers
v0x5556fdc4b090_0 .net "d", 7 0, L_0x5556fdc64c00;  alias, 1 drivers
v0x5556fdc4b1a0_0 .var "q", 7 0;
v0x5556fdc4b260_0 .net "reset", 0 0, v0x5556fdc52d20_0;  alias, 1 drivers
E_0x5556fdc4af30/0 .event negedge, v0x5556fdc4afb0_0;
E_0x5556fdc4af30/1 .event posedge, v0x5556fdc46180_0;
E_0x5556fdc4af30 .event/or E_0x5556fdc4af30/0, E_0x5556fdc4af30/1;
S_0x5556fdc4b3b0 .scope module, "reg3" "registro_mod" 4 39, 6 142 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x5556fdc4b530 .param/l "WIDTH" 0 6 142, +C4<00000000000000000000000000001000>;
v0x5556fdc4b6f0_0 .net "clk", 0 0, L_0x5556fdc65890;  alias, 1 drivers
v0x5556fdc4b7d0_0 .net "d", 7 0, L_0x5556fdc64c00;  alias, 1 drivers
v0x5556fdc4b890_0 .var "q", 7 0;
v0x5556fdc4b980_0 .net "reset", 0 0, v0x5556fdc52d20_0;  alias, 1 drivers
E_0x5556fdc4b670/0 .event negedge, v0x5556fdc4b6f0_0;
E_0x5556fdc4b670/1 .event posedge, v0x5556fdc46180_0;
E_0x5556fdc4b670 .event/or E_0x5556fdc4b670/0, E_0x5556fdc4b670/1;
S_0x5556fdc4bad0 .scope module, "reg4" "registro_mod" 4 41, 6 142 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x5556fdc4bca0 .param/l "WIDTH" 0 6 142, +C4<00000000000000000000000000001000>;
v0x5556fdc4be60_0 .net "clk", 0 0, L_0x5556fdc65900;  alias, 1 drivers
v0x5556fdc4bf40_0 .net "d", 7 0, L_0x5556fdc64c00;  alias, 1 drivers
v0x5556fdc4c000_0 .var "q", 7 0;
v0x5556fdc4c0f0_0 .net "reset", 0 0, v0x5556fdc52d20_0;  alias, 1 drivers
E_0x5556fdc4bde0/0 .event negedge, v0x5556fdc4be60_0;
E_0x5556fdc4bde0/1 .event posedge, v0x5556fdc46180_0;
E_0x5556fdc4bde0 .event/or E_0x5556fdc4bde0/0, E_0x5556fdc4bde0/1;
S_0x5556fdc4c240 .scope module, "regpro1" "regprog" 4 29, 6 101 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x5556fdc644d0 .functor BUFZ 8, L_0x5556fdc64790, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5556fdc4c440_0 .net *"_s0", 7 0, L_0x5556fdc64790;  1 drivers
v0x5556fdc4c540_0 .net *"_s3", 7 0, L_0x5556fdc64830;  1 drivers
v0x5556fdc4c620_0 .net *"_s4", 9 0, L_0x5556fdc648d0;  1 drivers
L_0x7f065c4322e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556fdc4c710_0 .net *"_s7", 1 0, L_0x7f065c4322e8;  1 drivers
v0x5556fdc4c7f0_0 .net "clk", 0 0, v0x5556fdc52520_0;  alias, 1 drivers
v0x5556fdc4c8e0_0 .net "rd", 7 0, L_0x5556fdc644d0;  alias, 1 drivers
v0x5556fdc4c9a0 .array "regb", 255 0, 7 0;
v0x5556fdc4ca40_0 .net "wd", 7 0, L_0x5556fdc636c0;  alias, 1 drivers
v0x5556fdc4cb50_0 .net "we4", 0 0, v0x5556fdc50910_0;  alias, 1 drivers
v0x5556fdc4cc10_0 .net "wra", 11 0, L_0x5556fdc649c0;  1 drivers
L_0x5556fdc64790 .array/port v0x5556fdc4c9a0, L_0x5556fdc648d0;
L_0x5556fdc64830 .part L_0x5556fdc649c0, 4, 8;
L_0x5556fdc648d0 .concat [ 8 2 0 0], L_0x5556fdc64830, L_0x7f065c4322e8;
S_0x5556fdc4cd90 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x5556fdc1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x5556fdc4cf80_0 .net "a", 9 0, v0x5556fdc498a0_0;  alias, 1 drivers
L_0x7f065c4322a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5556fdc4d060_0 .net "b", 9 0, L_0x7f065c4322a0;  1 drivers
v0x5556fdc4d140_0 .net "y", 9 0, L_0x5556fdc64430;  alias, 1 drivers
L_0x5556fdc64430 .arith/sum 10, v0x5556fdc498a0_0, L_0x7f065c4322a0;
S_0x5556fdc4fae0 .scope module, "uc_1" "uc" 3 11, 8 1 0, S_0x5556fdc1ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "s_out"
    .port_info 10 /OUTPUT 1 "we5"
    .port_info 11 /OUTPUT 2 "s_port"
    .port_info 12 /OUTPUT 2 "s_inm"
    .port_info 13 /OUTPUT 3 "op_alu"
v0x5556fdc4ff10_0 .var "op_alu", 2 0;
v0x5556fdc50040_0 .net "opcode", 15 0, L_0x5556fdc659c0;  alias, 1 drivers
v0x5556fdc50100_0 .var "pop", 0 0;
v0x5556fdc501f0_0 .var "push", 0 0;
v0x5556fdc502e0_0 .var "s_inc", 0 0;
v0x5556fdc50420_0 .var "s_inm", 1 0;
v0x5556fdc50510_0 .var "s_out", 0 0;
v0x5556fdc50600_0 .var "s_pila", 0 0;
v0x5556fdc506f0_0 .var "s_port", 1 0;
v0x5556fdc50820_0 .var "we3", 0 0;
v0x5556fdc50910_0 .var "we4", 0 0;
v0x5556fdc50a00_0 .var "we5", 0 0;
v0x5556fdc50aa0_0 .var "wez", 0 0;
v0x5556fdc50b90_0 .net "z", 0 0, v0x5556fdc460e0_0;  alias, 1 drivers
E_0x5556fdc4feb0 .event edge, v0x5556fdc4df90_0;
    .scope S_0x5556fdc49450;
T_0 ;
    %wait E_0x5556fdc29e70;
    %load/vec4 v0x5556fdc499a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5556fdc498a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5556fdc497b0_0;
    %assign/vec4 v0x5556fdc498a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5556fdc462d0;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x5556fdc46a20 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5556fdc438d0;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x5556fdc44d20 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5556fdc438d0;
T_3 ;
    %wait E_0x5556fdbbcc00;
    %load/vec4 v0x5556fdc44f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5556fdc44ea0_0;
    %load/vec4 v0x5556fdc44dc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5556fdc44d20, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5556fdc472a0;
T_4 ;
    %wait E_0x5556fdc29c40;
    %load/vec4 v0x5556fdc47ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x5556fdc47600_0;
    %assign/vec4 v0x5556fdc479a0_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x5556fdc47710_0;
    %assign/vec4 v0x5556fdc479a0_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x5556fdc477d0_0;
    %assign/vec4 v0x5556fdc479a0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x5556fdc478c0_0;
    %assign/vec4 v0x5556fdc479a0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5556fdbb5300;
T_5 ;
    %wait E_0x5556fdbbca00;
    %load/vec4 v0x5556fdc43480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5556fdc43560_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x5556fdc08da0_0;
    %store/vec4 v0x5556fdc43560_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x5556fdc08da0_0;
    %inv;
    %store/vec4 v0x5556fdc43560_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x5556fdc08da0_0;
    %load/vec4 v0x5556fdc08e70_0;
    %add;
    %store/vec4 v0x5556fdc43560_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x5556fdc08da0_0;
    %load/vec4 v0x5556fdc08e70_0;
    %sub;
    %store/vec4 v0x5556fdc43560_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x5556fdc08da0_0;
    %load/vec4 v0x5556fdc08e70_0;
    %and;
    %store/vec4 v0x5556fdc43560_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5556fdc08da0_0;
    %load/vec4 v0x5556fdc08e70_0;
    %or;
    %store/vec4 v0x5556fdc43560_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x5556fdc08da0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5556fdc43560_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x5556fdc08e70_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5556fdc43560_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5556fdc45c50;
T_6 ;
    %wait E_0x5556fdc29e70;
    %load/vec4 v0x5556fdc46180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556fdc460e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5556fdc45e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5556fdc45fe0_0;
    %assign/vec4 v0x5556fdc460e0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5556fdc49ac0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5556fdc4a330_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x5556fdc49ac0;
T_8 ;
    %wait E_0x5556fdc49d30;
    %load/vec4 v0x5556fdc4a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5556fdc4a330_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x5556fdc4a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5556fdc49e70_0;
    %load/vec4 v0x5556fdc4a330_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5556fdc49f30, 4, 0;
    %load/vec4 v0x5556fdc4a330_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5556fdc4a330_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5556fdc49fd0_0, 0, 10;
T_8.2 ;
    %load/vec4 v0x5556fdc4a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5556fdc4a330_0;
    %subi 1, 0, 3;
    %store/vec4 v0x5556fdc4a330_0, 0, 3;
    %load/vec4 v0x5556fdc4a330_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5556fdc49f30, 4;
    %store/vec4 v0x5556fdc49fd0_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5556fdc4c240;
T_9 ;
    %vpi_call 6 111 "$readmemb", "regdata.dat", v0x5556fdc4c9a0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5556fdc4c240;
T_10 ;
    %wait E_0x5556fdbbcc00;
    %load/vec4 v0x5556fdc4cb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5556fdc4ca40_0;
    %load/vec4 v0x5556fdc4cc10_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5556fdc4c9a0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5556fdc48370;
T_11 ;
    %wait E_0x5556fdc48630;
    %load/vec4 v0x5556fdc48b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x5556fdc486c0_0;
    %assign/vec4 v0x5556fdc48a70_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x5556fdc487c0_0;
    %assign/vec4 v0x5556fdc48a70_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x5556fdc488a0_0;
    %assign/vec4 v0x5556fdc48a70_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x5556fdc48990_0;
    %assign/vec4 v0x5556fdc48a70_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5556fdc4a510;
T_12 ;
    %wait E_0x5556fdc29a20;
    %load/vec4 v0x5556fdc4aad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5556fdc4aa00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5556fdc4a910_0;
    %assign/vec4 v0x5556fdc4aa00_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5556fdc4ac20;
T_13 ;
    %wait E_0x5556fdc4af30;
    %load/vec4 v0x5556fdc4b260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5556fdc4b1a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5556fdc4b090_0;
    %assign/vec4 v0x5556fdc4b1a0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5556fdc4b3b0;
T_14 ;
    %wait E_0x5556fdc4b670;
    %load/vec4 v0x5556fdc4b980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5556fdc4b890_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5556fdc4b7d0_0;
    %assign/vec4 v0x5556fdc4b890_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5556fdc4bad0;
T_15 ;
    %wait E_0x5556fdc4bde0;
    %load/vec4 v0x5556fdc4c0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5556fdc4c000_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5556fdc4bf40_0;
    %assign/vec4 v0x5556fdc4c000_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5556fdc4fae0;
T_16 ;
    %wait E_0x5556fdc4feb0;
    %load/vec4 v0x5556fdc50040_0;
    %parti/s 6, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_16.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_16.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_16.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_16.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_16.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_16.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_16.6, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/z;
    %jmp/1 T_16.7, 4;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/z;
    %jmp/1 T_16.8, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_16.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/z;
    %jmp/1 T_16.10, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_16.11, 4;
    %jmp T_16.13;
T_16.0 ;
    %load/vec4 v0x5556fdc50040_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x5556fdc4ff10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc50420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc50820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc501f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc50aa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc506f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50510_0, 0, 1;
    %jmp T_16.13;
T_16.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5556fdc4ff10_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556fdc50420_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc50820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc501f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc506f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50aa0_0, 0, 1;
    %jmp T_16.13;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc501f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc506f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5556fdc4ff10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc50420_0, 0, 2;
    %jmp T_16.13;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc501f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc506f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc50420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50510_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5556fdc4ff10_0, 0, 3;
    %load/vec4 v0x5556fdc50b90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
    %jmp T_16.15;
T_16.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
T_16.15 ;
    %jmp T_16.13;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc501f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc506f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc50420_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50510_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5556fdc4ff10_0, 0, 3;
    %load/vec4 v0x5556fdc50b90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
    %jmp T_16.17;
T_16.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
T_16.17 ;
    %jmp T_16.13;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc501f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc506f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc50420_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5556fdc4ff10_0, 0, 3;
    %jmp T_16.13;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc50100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc501f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc50600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc506f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc50420_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5556fdc4ff10_0, 0, 3;
    %jmp T_16.13;
T_16.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc501f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc50820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50600_0, 0, 1;
    %load/vec4 v0x5556fdc50040_0;
    %parti/s 2, 4, 4;
    %store/vec4 v0x5556fdc506f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5556fdc50420_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5556fdc4ff10_0, 0, 3;
    %jmp T_16.13;
T_16.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc501f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc50a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc506f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc50420_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5556fdc4ff10_0, 0, 3;
    %jmp T_16.13;
T_16.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc501f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc50a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc506f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc50510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc50420_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5556fdc4ff10_0, 0, 3;
    %jmp T_16.13;
T_16.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc501f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc50820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc506f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5556fdc50420_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5556fdc4ff10_0, 0, 3;
    %jmp T_16.13;
T_16.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc501f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc50910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50600_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc506f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc50510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc502e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556fdc50420_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5556fdc4ff10_0, 0, 3;
    %jmp T_16.13;
T_16.13 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5556fdc1dc30;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc52520_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc52520_0, 0, 1;
    %delay 3000, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5556fdc1dc30;
T_18 ;
    %vpi_call 2 24 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556fdc52d20_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556fdc52d20_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5556fdc1dc30;
T_19 ;
    %delay 54000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
