/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 0 0 192 128)
	(text "MULTIPLEX" (rect 63 0 143 16)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 112 25 124)(font "Arial" ))
	(port
		(pt 0 40)
		(input)
		(text "data_in[15..0]" (rect 0 0 76 14)(font "Arial" (font_size 8)))
		(text "data_in[15..0]" (rect 20 33 83 46)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 16 40)(line_width 3))
	)
	(port
		(pt 0 56)
		(input)
		(text "sload_data" (rect 0 0 62 14)(font "Arial" (font_size 8)))
		(text "sload_data" (rect 20 49 71 62)(font "Arial" (font_size 8)))
		(line (pt 0 56)(pt 16 56))
	)
	(port
		(pt 0 80)
		(input)
		(text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8)))
		(text "clock" (rect 20 73 43 86)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 192 40)
		(output)
		(text "result[17..0]" (rect 0 0 67 14)(font "Arial" (font_size 8)))
		(text "result[17..0]" (rect 116 33 171 46)(font "Arial" (font_size 8)))
		(line (pt 192 40)(pt 176 40)(line_width 3))
	)
	(port
		(pt 192 56)
		(output)
		(text "result_valid" (rect 0 0 64 14)(font "Arial" (font_size 8)))
		(text "result_valid" (rect 118 49 171 62)(font "Arial" (font_size 8)))
		(line (pt 192 56)(pt 176 56))
	)
	(drawing
		(text "data_in=signed" (rect 104 67 279 147)(font "Arial" (font_size 8)))
		(text "coefficient=signed" (rect 88 79 263 171)(font "Arial" (font_size 8)))
		(text "Total Latency = 5" (rect 95 91 270 195)(font "Arial" (font_size 8)))
		(line (pt 0 0)(pt 194 0))
		(line (pt 194 0)(pt 194 130))
		(line (pt 0 130)(pt 194 130))
		(line (pt 0 0)(pt 0 130))
		(line (pt 16 24)(pt 178 24))
		(line (pt 178 24)(pt 178 106))
		(line (pt 16 106)(pt 178 106))
		(line (pt 16 24)(pt 16 106))
	)
)
