% no web link and note

@article{20212210429416,
	author = {Hasan, Mehedi and Hussain, Md. Shahbaz and Hossain, Mainul and Hasan, Mohd. and Zaman, Hasan U. and Islam, Sharnali},
	copyright = {Compendex},
	issn = {00457906},
	journal = {Computers and Electrical Engineering},
	key = {Adders},
	keywords = {Electronics industry;},
	language = {English},
	title = {A high-speed and scalable XOR-XNOR-based hybrid full adder design},
	url = {http://dx.doi.org/10.1016/j.compeleceng.2021.107200},
	volume = {93},
	year = {2021},
	bdsk-url-1 = {http://dx.doi.org/10.1016/j.compeleceng.2021.107200}
}

@article{9068497,  
	author={Kandpal, Jyoti and Tomar, Abhishek and Agarwal, Mayur and Sharma, K. K.},  
	journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},   
	title={High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XORâ€“XNOR Cell},   
	year={2020},  
	volume={28},  
	number={6},  
	pages={1413-1422},  
	doi={10.1109/TVLSI.2020.2983850}
}

@book{weste2015cmos,
  title={CMOS VLSI design: a circuits and systems perspective},
  author={Weste, Neil HE and Harris, David},
  year={2015},
  publisher={Pearson Education India}
}

@article{18743001 ,
language = {English},
	copyright = {Copyright 2019, The Institution of Engineering and Technology},
	title = {Ultra-low-voltage GDI-based hybrid full adder design for area and energy-efficient computing systems},
	journal = {IET Circuits Devices Syst. (UK)},
	author = {Sanapala, K. and Sakthivel, R.},
	volume = { 13},
	number = { 4},
	year = {2019/07/},
	pages = {465 - 70},
	issn = {1751-858X},
	address = {UK},
	keywords = {adders;CMOS logic circuits;integrated circuit layout;logic design;low-power electronics;Monte Carlo methods;},
	URL = {http://dx.doi.org/10.1049/iet-cds.2018.5559},
} 






