// Seed: 3339507389
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  inout id_2;
  inout id_1;
  assign id_3 = id_4[1];
  uwire id_4;
  logic id_5;
endmodule
