;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB 0, 200
	SLT @14, @1
	SLT @14, @1
	SUB 0, 200
	SPL 0, <-2
	SUB 520, 60
	SUB @0, <-0
	SUB 520, 60
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	SUB -13, 0
	ADD @0, <-4
	SPL 0, <-54
	SLT 210, @61
	JMZ <130, 9
	SUB 520, 60
	SUB @10, @1
	SUB @10, @1
	SUB 12, @10
	SUB @0, <-0
	SUB @0, <-0
	ADD #70, <1
	SUB @121, 103
	MOV -1, <-20
	SPL 0, <-54
	SUB @129, -103
	SUB #72, @200
	SUB @129, -103
	SUB #72, @200
	SPL 0, <-2
	ADD 130, 30
	SPL 0, <-2
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <-2
	MOV -1, <-20
	SUB @127, 106
	CMP -207, <-120
	SUB @121, 106
