
KPL_STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006724  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  080068c4  080068c4  000078c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069bc  080069bc  00008098  2**0
                  CONTENTS
  4 .ARM          00000008  080069bc  080069bc  000079bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080069c4  080069c4  00008098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069c4  080069c4  000079c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080069c8  080069c8  000079c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  080069cc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c80  20000098  08006a64  00008098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d18  08006a64  00008d18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016ea1  00000000  00000000  000080c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037f3  00000000  00000000  0001ef69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001430  00000000  00000000  00022760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f86  00000000  00000000  00023b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001938d  00000000  00000000  00024b16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017178  00000000  00000000  0003dea3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098672  00000000  00000000  0005501b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ed68d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000590c  00000000  00000000  000ed6d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000f2fdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000098 	.word	0x20000098
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080068ac 	.word	0x080068ac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000009c 	.word	0x2000009c
 80001dc:	080068ac 	.word	0x080068ac

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <ScanColumns>:

void KeyPad_Init(void) {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9, GPIO_PIN_RESET);
}

uint8_t ScanColumns(uint8_t row) {
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	4603      	mov	r3, r0
 8000588:	71fb      	strb	r3, [r7, #7]
    switch (row) {
 800058a:	79fb      	ldrb	r3, [r7, #7]
 800058c:	2b03      	cmp	r3, #3
 800058e:	f200 80c0 	bhi.w	8000712 <ScanColumns+0x192>
 8000592:	a201      	add	r2, pc, #4	@ (adr r2, 8000598 <ScanColumns+0x18>)
 8000594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000598:	080005a9 	.word	0x080005a9
 800059c:	08000605 	.word	0x08000605
 80005a0:	0800065f 	.word	0x0800065f
 80005a4:	080006b9 	.word	0x080006b9
        case 0:
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET) return keyMap[0][0];
 80005a8:	2101      	movs	r1, #1
 80005aa:	4861      	ldr	r0, [pc, #388]	@ (8000730 <ScanColumns+0x1b0>)
 80005ac:	f001 fcac 	bl	8001f08 <HAL_GPIO_ReadPin>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d101      	bne.n	80005ba <ScanColumns+0x3a>
 80005b6:	2343      	movs	r3, #67	@ 0x43
 80005b8:	e0b5      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == GPIO_PIN_RESET) return keyMap[0][1];
 80005ba:	2102      	movs	r1, #2
 80005bc:	485c      	ldr	r0, [pc, #368]	@ (8000730 <ScanColumns+0x1b0>)
 80005be:	f001 fca3 	bl	8001f08 <HAL_GPIO_ReadPin>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d101      	bne.n	80005cc <ScanColumns+0x4c>
 80005c8:	2337      	movs	r3, #55	@ 0x37
 80005ca:	e0ac      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_RESET) return keyMap[0][2];
 80005cc:	2104      	movs	r1, #4
 80005ce:	4858      	ldr	r0, [pc, #352]	@ (8000730 <ScanColumns+0x1b0>)
 80005d0:	f001 fc9a 	bl	8001f08 <HAL_GPIO_ReadPin>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d101      	bne.n	80005de <ScanColumns+0x5e>
 80005da:	2334      	movs	r3, #52	@ 0x34
 80005dc:	e0a3      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == GPIO_PIN_RESET) return keyMap[0][3];
 80005de:	2108      	movs	r1, #8
 80005e0:	4853      	ldr	r0, [pc, #332]	@ (8000730 <ScanColumns+0x1b0>)
 80005e2:	f001 fc91 	bl	8001f08 <HAL_GPIO_ReadPin>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d101      	bne.n	80005f0 <ScanColumns+0x70>
 80005ec:	2331      	movs	r3, #49	@ 0x31
 80005ee:	e09a      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) return keyMap[0][4];
 80005f0:	2110      	movs	r1, #16
 80005f2:	484f      	ldr	r0, [pc, #316]	@ (8000730 <ScanColumns+0x1b0>)
 80005f4:	f001 fc88 	bl	8001f08 <HAL_GPIO_ReadPin>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	f040 808b 	bne.w	8000716 <ScanColumns+0x196>
 8000600:	2341      	movs	r3, #65	@ 0x41
 8000602:	e090      	b.n	8000726 <ScanColumns+0x1a6>
            break;
        case 1:
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET) return keyMap[1][0];
 8000604:	2101      	movs	r1, #1
 8000606:	484a      	ldr	r0, [pc, #296]	@ (8000730 <ScanColumns+0x1b0>)
 8000608:	f001 fc7e 	bl	8001f08 <HAL_GPIO_ReadPin>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d101      	bne.n	8000616 <ScanColumns+0x96>
 8000612:	2330      	movs	r3, #48	@ 0x30
 8000614:	e087      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == GPIO_PIN_RESET) return keyMap[1][1];
 8000616:	2102      	movs	r1, #2
 8000618:	4845      	ldr	r0, [pc, #276]	@ (8000730 <ScanColumns+0x1b0>)
 800061a:	f001 fc75 	bl	8001f08 <HAL_GPIO_ReadPin>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d101      	bne.n	8000628 <ScanColumns+0xa8>
 8000624:	2338      	movs	r3, #56	@ 0x38
 8000626:	e07e      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_RESET) return keyMap[1][2];
 8000628:	2104      	movs	r1, #4
 800062a:	4841      	ldr	r0, [pc, #260]	@ (8000730 <ScanColumns+0x1b0>)
 800062c:	f001 fc6c 	bl	8001f08 <HAL_GPIO_ReadPin>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d101      	bne.n	800063a <ScanColumns+0xba>
 8000636:	2335      	movs	r3, #53	@ 0x35
 8000638:	e075      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == GPIO_PIN_RESET) return keyMap[1][3];
 800063a:	2108      	movs	r1, #8
 800063c:	483c      	ldr	r0, [pc, #240]	@ (8000730 <ScanColumns+0x1b0>)
 800063e:	f001 fc63 	bl	8001f08 <HAL_GPIO_ReadPin>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d101      	bne.n	800064c <ScanColumns+0xcc>
 8000648:	2332      	movs	r3, #50	@ 0x32
 800064a:	e06c      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) return keyMap[1][4];
 800064c:	2110      	movs	r1, #16
 800064e:	4838      	ldr	r0, [pc, #224]	@ (8000730 <ScanColumns+0x1b0>)
 8000650:	f001 fc5a 	bl	8001f08 <HAL_GPIO_ReadPin>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d15f      	bne.n	800071a <ScanColumns+0x19a>
 800065a:	2342      	movs	r3, #66	@ 0x42
 800065c:	e063      	b.n	8000726 <ScanColumns+0x1a6>
            break;
        case 2:
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET) return keyMap[2][0];
 800065e:	2101      	movs	r1, #1
 8000660:	4833      	ldr	r0, [pc, #204]	@ (8000730 <ScanColumns+0x1b0>)
 8000662:	f001 fc51 	bl	8001f08 <HAL_GPIO_ReadPin>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d101      	bne.n	8000670 <ScanColumns+0xf0>
 800066c:	2345      	movs	r3, #69	@ 0x45
 800066e:	e05a      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == GPIO_PIN_RESET) return keyMap[2][1];
 8000670:	2102      	movs	r1, #2
 8000672:	482f      	ldr	r0, [pc, #188]	@ (8000730 <ScanColumns+0x1b0>)
 8000674:	f001 fc48 	bl	8001f08 <HAL_GPIO_ReadPin>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d101      	bne.n	8000682 <ScanColumns+0x102>
 800067e:	2339      	movs	r3, #57	@ 0x39
 8000680:	e051      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_RESET) return keyMap[2][2];
 8000682:	2104      	movs	r1, #4
 8000684:	482a      	ldr	r0, [pc, #168]	@ (8000730 <ScanColumns+0x1b0>)
 8000686:	f001 fc3f 	bl	8001f08 <HAL_GPIO_ReadPin>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d101      	bne.n	8000694 <ScanColumns+0x114>
 8000690:	2336      	movs	r3, #54	@ 0x36
 8000692:	e048      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == GPIO_PIN_RESET) return keyMap[2][3];
 8000694:	2108      	movs	r1, #8
 8000696:	4826      	ldr	r0, [pc, #152]	@ (8000730 <ScanColumns+0x1b0>)
 8000698:	f001 fc36 	bl	8001f08 <HAL_GPIO_ReadPin>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d101      	bne.n	80006a6 <ScanColumns+0x126>
 80006a2:	2333      	movs	r3, #51	@ 0x33
 80006a4:	e03f      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) return keyMap[2][4];
 80006a6:	2110      	movs	r1, #16
 80006a8:	4821      	ldr	r0, [pc, #132]	@ (8000730 <ScanColumns+0x1b0>)
 80006aa:	f001 fc2d 	bl	8001f08 <HAL_GPIO_ReadPin>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d134      	bne.n	800071e <ScanColumns+0x19e>
 80006b4:	2344      	movs	r3, #68	@ 0x44
 80006b6:	e036      	b.n	8000726 <ScanColumns+0x1a6>
            break;
        case 3:
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET) return keyMap[3][0];
 80006b8:	2101      	movs	r1, #1
 80006ba:	481d      	ldr	r0, [pc, #116]	@ (8000730 <ScanColumns+0x1b0>)
 80006bc:	f001 fc24 	bl	8001f08 <HAL_GPIO_ReadPin>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d101      	bne.n	80006ca <ScanColumns+0x14a>
 80006c6:	2354      	movs	r3, #84	@ 0x54
 80006c8:	e02d      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == GPIO_PIN_RESET) return keyMap[3][1];
 80006ca:	2102      	movs	r1, #2
 80006cc:	4818      	ldr	r0, [pc, #96]	@ (8000730 <ScanColumns+0x1b0>)
 80006ce:	f001 fc1b 	bl	8001f08 <HAL_GPIO_ReadPin>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d101      	bne.n	80006dc <ScanColumns+0x15c>
 80006d8:	2350      	movs	r3, #80	@ 0x50
 80006da:	e024      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_RESET) return keyMap[3][2];
 80006dc:	2104      	movs	r1, #4
 80006de:	4814      	ldr	r0, [pc, #80]	@ (8000730 <ScanColumns+0x1b0>)
 80006e0:	f001 fc12 	bl	8001f08 <HAL_GPIO_ReadPin>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d101      	bne.n	80006ee <ScanColumns+0x16e>
 80006ea:	2324      	movs	r3, #36	@ 0x24
 80006ec:	e01b      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == GPIO_PIN_RESET) return keyMap[3][3];
 80006ee:	2108      	movs	r1, #8
 80006f0:	480f      	ldr	r0, [pc, #60]	@ (8000730 <ScanColumns+0x1b0>)
 80006f2:	f001 fc09 	bl	8001f08 <HAL_GPIO_ReadPin>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d101      	bne.n	8000700 <ScanColumns+0x180>
 80006fc:	234c      	movs	r3, #76	@ 0x4c
 80006fe:	e012      	b.n	8000726 <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) return keyMap[3][4];
 8000700:	2110      	movs	r1, #16
 8000702:	480b      	ldr	r0, [pc, #44]	@ (8000730 <ScanColumns+0x1b0>)
 8000704:	f001 fc00 	bl	8001f08 <HAL_GPIO_ReadPin>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d109      	bne.n	8000722 <ScanColumns+0x1a2>
 800070e:	2346      	movs	r3, #70	@ 0x46
 8000710:	e009      	b.n	8000726 <ScanColumns+0x1a6>
            break;
        default:
            return 0xFF;
 8000712:	23ff      	movs	r3, #255	@ 0xff
 8000714:	e007      	b.n	8000726 <ScanColumns+0x1a6>
            break;
 8000716:	bf00      	nop
 8000718:	e004      	b.n	8000724 <ScanColumns+0x1a4>
            break;
 800071a:	bf00      	nop
 800071c:	e002      	b.n	8000724 <ScanColumns+0x1a4>
            break;
 800071e:	bf00      	nop
 8000720:	e000      	b.n	8000724 <ScanColumns+0x1a4>
            break;
 8000722:	bf00      	nop
    }
    return 0xFF;  // No key pressed
 8000724:	23ff      	movs	r3, #255	@ 0xff
}
 8000726:	4618      	mov	r0, r3
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40020400 	.word	0x40020400

08000734 <KeyPad_Scan>:



uint8_t KeyPad_Scan(void) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
    uint8_t key;

    // Scan row 1
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800073a:	2200      	movs	r2, #0
 800073c:	2140      	movs	r1, #64	@ 0x40
 800073e:	482c      	ldr	r0, [pc, #176]	@ (80007f0 <KeyPad_Scan+0xbc>)
 8000740:	f001 fbfa 	bl	8001f38 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9, GPIO_PIN_SET);
 8000744:	2201      	movs	r2, #1
 8000746:	f44f 7160 	mov.w	r1, #896	@ 0x380
 800074a:	4829      	ldr	r0, [pc, #164]	@ (80007f0 <KeyPad_Scan+0xbc>)
 800074c:	f001 fbf4 	bl	8001f38 <HAL_GPIO_WritePin>
    key = ScanColumns(0);
 8000750:	2000      	movs	r0, #0
 8000752:	f7ff ff15 	bl	8000580 <ScanColumns>
 8000756:	4603      	mov	r3, r0
 8000758:	71fb      	strb	r3, [r7, #7]
    if (key != 0xFF) return key;
 800075a:	79fb      	ldrb	r3, [r7, #7]
 800075c:	2bff      	cmp	r3, #255	@ 0xff
 800075e:	d001      	beq.n	8000764 <KeyPad_Scan+0x30>
 8000760:	79fb      	ldrb	r3, [r7, #7]
 8000762:	e041      	b.n	80007e8 <KeyPad_Scan+0xb4>

    // Scan row 2
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000764:	2200      	movs	r2, #0
 8000766:	2180      	movs	r1, #128	@ 0x80
 8000768:	4821      	ldr	r0, [pc, #132]	@ (80007f0 <KeyPad_Scan+0xbc>)
 800076a:	f001 fbe5 	bl	8001f38 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6 | GPIO_PIN_8 | GPIO_PIN_9, GPIO_PIN_SET);
 800076e:	2201      	movs	r2, #1
 8000770:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8000774:	481e      	ldr	r0, [pc, #120]	@ (80007f0 <KeyPad_Scan+0xbc>)
 8000776:	f001 fbdf 	bl	8001f38 <HAL_GPIO_WritePin>
    key = ScanColumns(1);
 800077a:	2001      	movs	r0, #1
 800077c:	f7ff ff00 	bl	8000580 <ScanColumns>
 8000780:	4603      	mov	r3, r0
 8000782:	71fb      	strb	r3, [r7, #7]
    if (key != 0xFF) return key;
 8000784:	79fb      	ldrb	r3, [r7, #7]
 8000786:	2bff      	cmp	r3, #255	@ 0xff
 8000788:	d001      	beq.n	800078e <KeyPad_Scan+0x5a>
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	e02c      	b.n	80007e8 <KeyPad_Scan+0xb4>

    // Scan row 3
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000794:	4816      	ldr	r0, [pc, #88]	@ (80007f0 <KeyPad_Scan+0xbc>)
 8000796:	f001 fbcf 	bl	8001f38 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9, GPIO_PIN_SET);
 800079a:	2201      	movs	r2, #1
 800079c:	f44f 7130 	mov.w	r1, #704	@ 0x2c0
 80007a0:	4813      	ldr	r0, [pc, #76]	@ (80007f0 <KeyPad_Scan+0xbc>)
 80007a2:	f001 fbc9 	bl	8001f38 <HAL_GPIO_WritePin>
    key = ScanColumns(2);
 80007a6:	2002      	movs	r0, #2
 80007a8:	f7ff feea 	bl	8000580 <ScanColumns>
 80007ac:	4603      	mov	r3, r0
 80007ae:	71fb      	strb	r3, [r7, #7]
    if (key != 0xFF) return key;
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	2bff      	cmp	r3, #255	@ 0xff
 80007b4:	d001      	beq.n	80007ba <KeyPad_Scan+0x86>
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	e016      	b.n	80007e8 <KeyPad_Scan+0xb4>

    // Scan row 4
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80007ba:	2200      	movs	r2, #0
 80007bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007c0:	480b      	ldr	r0, [pc, #44]	@ (80007f0 <KeyPad_Scan+0xbc>)
 80007c2:	f001 fbb9 	bl	8001f38 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8, GPIO_PIN_SET);
 80007c6:	2201      	movs	r2, #1
 80007c8:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 80007cc:	4808      	ldr	r0, [pc, #32]	@ (80007f0 <KeyPad_Scan+0xbc>)
 80007ce:	f001 fbb3 	bl	8001f38 <HAL_GPIO_WritePin>
    key = ScanColumns(3);
 80007d2:	2003      	movs	r0, #3
 80007d4:	f7ff fed4 	bl	8000580 <ScanColumns>
 80007d8:	4603      	mov	r3, r0
 80007da:	71fb      	strb	r3, [r7, #7]
    if (key != 0xFF) return key;
 80007dc:	79fb      	ldrb	r3, [r7, #7]
 80007de:	2bff      	cmp	r3, #255	@ 0xff
 80007e0:	d001      	beq.n	80007e6 <KeyPad_Scan+0xb2>
 80007e2:	79fb      	ldrb	r3, [r7, #7]
 80007e4:	e000      	b.n	80007e8 <KeyPad_Scan+0xb4>

    return 0xFF;  // No key pressed
 80007e6:	23ff      	movs	r3, #255	@ 0xff
}
 80007e8:	4618      	mov	r0, r3
 80007ea:	3708      	adds	r7, #8
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	40020400 	.word	0x40020400

080007f4 <formatTotalLiters>:

void formatTotalLiters(uint32_t total, uint32_t* buffer1, uint32_t* buffer2)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b085      	sub	sp, #20
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	60f8      	str	r0, [r7, #12]
 80007fc:	60b9      	str	r1, [r7, #8]
 80007fe:	607a      	str	r2, [r7, #4]
	if (total < 100000000) {
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4a16      	ldr	r2, [pc, #88]	@ (800085c <formatTotalLiters+0x68>)
 8000804:	4293      	cmp	r3, r2
 8000806:	d815      	bhi.n	8000834 <formatTotalLiters+0x40>

		* buffer1 = total / 1000000;
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	4a15      	ldr	r2, [pc, #84]	@ (8000860 <formatTotalLiters+0x6c>)
 800080c:	fba2 2303 	umull	r2, r3, r2, r3
 8000810:	0c9a      	lsrs	r2, r3, #18
 8000812:	68bb      	ldr	r3, [r7, #8]
 8000814:	601a      	str	r2, [r3, #0]
		* buffer2 = total % 1000000;
 8000816:	68fa      	ldr	r2, [r7, #12]
 8000818:	4b11      	ldr	r3, [pc, #68]	@ (8000860 <formatTotalLiters+0x6c>)
 800081a:	fba3 1302 	umull	r1, r3, r3, r2
 800081e:	0c9b      	lsrs	r3, r3, #18
 8000820:	4910      	ldr	r1, [pc, #64]	@ (8000864 <formatTotalLiters+0x70>)
 8000822:	fb01 f303 	mul.w	r3, r1, r3
 8000826:	1ad3      	subs	r3, r2, r3
 8000828:	687a      	ldr	r2, [r7, #4]
 800082a:	6013      	str	r3, [r2, #0]
		LEDPointFlag = 3;
 800082c:	4b0e      	ldr	r3, [pc, #56]	@ (8000868 <formatTotalLiters+0x74>)
 800082e:	2203      	movs	r2, #3
 8000830:	601a      	str	r2, [r3, #0]
	} else {
		* buffer1 = total / 100000000;
		* buffer2 = 0;
		LEDPointFlag = 2;
	}
}
 8000832:	e00c      	b.n	800084e <formatTotalLiters+0x5a>
		* buffer1 = total / 100000000;
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	4a0d      	ldr	r2, [pc, #52]	@ (800086c <formatTotalLiters+0x78>)
 8000838:	fba2 2303 	umull	r2, r3, r2, r3
 800083c:	0e5a      	lsrs	r2, r3, #25
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	601a      	str	r2, [r3, #0]
		* buffer2 = 0;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	2200      	movs	r2, #0
 8000846:	601a      	str	r2, [r3, #0]
		LEDPointFlag = 2;
 8000848:	4b07      	ldr	r3, [pc, #28]	@ (8000868 <formatTotalLiters+0x74>)
 800084a:	2202      	movs	r2, #2
 800084c:	601a      	str	r2, [r3, #0]
}
 800084e:	bf00      	nop
 8000850:	3714      	adds	r7, #20
 8000852:	46bd      	mov	sp, r7
 8000854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	05f5e0ff 	.word	0x05f5e0ff
 8000860:	431bde83 	.word	0x431bde83
 8000864:	000f4240 	.word	0x000f4240
 8000868:	20000034 	.word	0x20000034
 800086c:	55e63b89 	.word	0x55e63b89

08000870 <KeyLogic>:


void KeyLogic() {
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
    TickType_t currentMillis = xTaskGetTickCount();
 8000876:	f003 ff47 	bl	8004708 <xTaskGetTickCount>
 800087a:	6078      	str	r0, [r7, #4]
    uint8_t currentKey = KeyPad_Scan();
 800087c:	f7ff ff5a 	bl	8000734 <KeyPad_Scan>
 8000880:	4603      	mov	r3, r0
 8000882:	70fb      	strb	r3, [r7, #3]

    switch (keyState) {
 8000884:	4bb1      	ldr	r3, [pc, #708]	@ (8000b4c <KeyLogic+0x2dc>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	2b03      	cmp	r3, #3
 800088a:	d85a      	bhi.n	8000942 <KeyLogic+0xd2>
 800088c:	a201      	add	r2, pc, #4	@ (adr r2, 8000894 <KeyLogic+0x24>)
 800088e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000892:	bf00      	nop
 8000894:	080008a5 	.word	0x080008a5
 8000898:	080008bf 	.word	0x080008bf
 800089c:	080008eb 	.word	0x080008eb
 80008a0:	0800091b 	.word	0x0800091b
        case KEY_IDLE:
            if (currentKey != 0xFF) {
 80008a4:	78fb      	ldrb	r3, [r7, #3]
 80008a6:	2bff      	cmp	r3, #255	@ 0xff
 80008a8:	d044      	beq.n	8000934 <KeyLogic+0xc4>
                lastKeyPressed = currentKey;
 80008aa:	4aa9      	ldr	r2, [pc, #676]	@ (8000b50 <KeyLogic+0x2e0>)
 80008ac:	78fb      	ldrb	r3, [r7, #3]
 80008ae:	7013      	strb	r3, [r2, #0]
                lastDebounceTime = currentMillis;
 80008b0:	4aa8      	ldr	r2, [pc, #672]	@ (8000b54 <KeyLogic+0x2e4>)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	6013      	str	r3, [r2, #0]
                keyState = KEY_DEBOUNCING;
 80008b6:	4ba5      	ldr	r3, [pc, #660]	@ (8000b4c <KeyLogic+0x2dc>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	701a      	strb	r2, [r3, #0]
            }
            break;
 80008bc:	e03a      	b.n	8000934 <KeyLogic+0xc4>

        case KEY_DEBOUNCING:
            if (currentMillis - lastDebounceTime >= DEBOUNCE_DELAY) {
 80008be:	4ba5      	ldr	r3, [pc, #660]	@ (8000b54 <KeyLogic+0x2e4>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	687a      	ldr	r2, [r7, #4]
 80008c4:	1ad3      	subs	r3, r2, r3
 80008c6:	2b31      	cmp	r3, #49	@ 0x31
 80008c8:	d936      	bls.n	8000938 <KeyLogic+0xc8>
                if (currentKey == lastKeyPressed) {
 80008ca:	4ba1      	ldr	r3, [pc, #644]	@ (8000b50 <KeyLogic+0x2e0>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	78fa      	ldrb	r2, [r7, #3]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d106      	bne.n	80008e2 <KeyLogic+0x72>
                    keyState = KEY_PRESSED;
 80008d4:	4b9d      	ldr	r3, [pc, #628]	@ (8000b4c <KeyLogic+0x2dc>)
 80008d6:	2202      	movs	r2, #2
 80008d8:	701a      	strb	r2, [r3, #0]
                    lastKeyPressTime = currentMillis;
 80008da:	4a9f      	ldr	r2, [pc, #636]	@ (8000b58 <KeyLogic+0x2e8>)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	6013      	str	r3, [r2, #0]
                } else {
                    keyState = KEY_IDLE;
                }
            }
            break;
 80008e0:	e02a      	b.n	8000938 <KeyLogic+0xc8>
                    keyState = KEY_IDLE;
 80008e2:	4b9a      	ldr	r3, [pc, #616]	@ (8000b4c <KeyLogic+0x2dc>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	701a      	strb	r2, [r3, #0]
            break;
 80008e8:	e026      	b.n	8000938 <KeyLogic+0xc8>

        case KEY_PRESSED:
            if (currentKey == lastKeyPressed) {
 80008ea:	4b99      	ldr	r3, [pc, #612]	@ (8000b50 <KeyLogic+0x2e0>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	78fa      	ldrb	r2, [r7, #3]
 80008f0:	429a      	cmp	r2, r3
 80008f2:	d10a      	bne.n	800090a <KeyLogic+0x9a>
                if (currentMillis - lastKeyPressTime >= HOLD_DELAY) {
 80008f4:	4b98      	ldr	r3, [pc, #608]	@ (8000b58 <KeyLogic+0x2e8>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	687a      	ldr	r2, [r7, #4]
 80008fa:	1ad3      	subs	r3, r2, r3
 80008fc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000900:	d31c      	bcc.n	800093c <KeyLogic+0xcc>
                    keyState = KEY_HOLDING;
 8000902:	4b92      	ldr	r3, [pc, #584]	@ (8000b4c <KeyLogic+0x2dc>)
 8000904:	2203      	movs	r2, #3
 8000906:	701a      	strb	r2, [r3, #0]
                }
            } else {
                keyPressed = lastKeyPressed;
                keyState = KEY_IDLE;
            }
            break;
 8000908:	e018      	b.n	800093c <KeyLogic+0xcc>
                keyPressed = lastKeyPressed;
 800090a:	4b91      	ldr	r3, [pc, #580]	@ (8000b50 <KeyLogic+0x2e0>)
 800090c:	781a      	ldrb	r2, [r3, #0]
 800090e:	4b93      	ldr	r3, [pc, #588]	@ (8000b5c <KeyLogic+0x2ec>)
 8000910:	701a      	strb	r2, [r3, #0]
                keyState = KEY_IDLE;
 8000912:	4b8e      	ldr	r3, [pc, #568]	@ (8000b4c <KeyLogic+0x2dc>)
 8000914:	2200      	movs	r2, #0
 8000916:	701a      	strb	r2, [r3, #0]
            break;
 8000918:	e010      	b.n	800093c <KeyLogic+0xcc>

        case KEY_HOLDING:
            if (currentKey != lastKeyPressed) {
 800091a:	4b8d      	ldr	r3, [pc, #564]	@ (8000b50 <KeyLogic+0x2e0>)
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	78fa      	ldrb	r2, [r7, #3]
 8000920:	429a      	cmp	r2, r3
 8000922:	d00d      	beq.n	8000940 <KeyLogic+0xd0>
                keyPressed = lastKeyPressed;
 8000924:	4b8a      	ldr	r3, [pc, #552]	@ (8000b50 <KeyLogic+0x2e0>)
 8000926:	781a      	ldrb	r2, [r3, #0]
 8000928:	4b8c      	ldr	r3, [pc, #560]	@ (8000b5c <KeyLogic+0x2ec>)
 800092a:	701a      	strb	r2, [r3, #0]
                keyState = KEY_IDLE;
 800092c:	4b87      	ldr	r3, [pc, #540]	@ (8000b4c <KeyLogic+0x2dc>)
 800092e:	2200      	movs	r2, #0
 8000930:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000932:	e005      	b.n	8000940 <KeyLogic+0xd0>
            break;
 8000934:	bf00      	nop
 8000936:	e004      	b.n	8000942 <KeyLogic+0xd2>
            break;
 8000938:	bf00      	nop
 800093a:	e002      	b.n	8000942 <KeyLogic+0xd2>
            break;
 800093c:	bf00      	nop
 800093e:	e000      	b.n	8000942 <KeyLogic+0xd2>
            break;
 8000940:	bf00      	nop
    }

    if (keyPressed != 0xFF) {
 8000942:	4b86      	ldr	r3, [pc, #536]	@ (8000b5c <KeyLogic+0x2ec>)
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	2bff      	cmp	r3, #255	@ 0xff
 8000948:	f000 815a 	beq.w	8000c00 <KeyLogic+0x390>
        if (seqState == SEQ_NUMBER) {
 800094c:	4b84      	ldr	r3, [pc, #528]	@ (8000b60 <KeyLogic+0x2f0>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b06      	cmp	r3, #6
 8000952:	d12a      	bne.n	80009aa <KeyLogic+0x13a>
            if (keyPressed >= '0' && keyPressed <= '9') {
 8000954:	4b81      	ldr	r3, [pc, #516]	@ (8000b5c <KeyLogic+0x2ec>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	2b2f      	cmp	r3, #47	@ 0x2f
 800095a:	d91c      	bls.n	8000996 <KeyLogic+0x126>
 800095c:	4b7f      	ldr	r3, [pc, #508]	@ (8000b5c <KeyLogic+0x2ec>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	2b39      	cmp	r3, #57	@ 0x39
 8000962:	d818      	bhi.n	8000996 <KeyLogic+0x126>
                if (numberOfDigits < 6) {
 8000964:	4b7f      	ldr	r3, [pc, #508]	@ (8000b64 <KeyLogic+0x2f4>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	2b05      	cmp	r3, #5
 800096a:	f200 8146 	bhi.w	8000bfa <KeyLogic+0x38a>
                    accumulatedNumber = accumulatedNumber * 10 + (keyPressed - '0');
 800096e:	4b7e      	ldr	r3, [pc, #504]	@ (8000b68 <KeyLogic+0x2f8>)
 8000970:	681a      	ldr	r2, [r3, #0]
 8000972:	4613      	mov	r3, r2
 8000974:	009b      	lsls	r3, r3, #2
 8000976:	4413      	add	r3, r2
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	461a      	mov	r2, r3
 800097c:	4b77      	ldr	r3, [pc, #476]	@ (8000b5c <KeyLogic+0x2ec>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	4413      	add	r3, r2
 8000982:	3b30      	subs	r3, #48	@ 0x30
 8000984:	4a78      	ldr	r2, [pc, #480]	@ (8000b68 <KeyLogic+0x2f8>)
 8000986:	6013      	str	r3, [r2, #0]
                    numberOfDigits++;
 8000988:	4b76      	ldr	r3, [pc, #472]	@ (8000b64 <KeyLogic+0x2f4>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	3301      	adds	r3, #1
 800098e:	b2da      	uxtb	r2, r3
 8000990:	4b74      	ldr	r3, [pc, #464]	@ (8000b64 <KeyLogic+0x2f4>)
 8000992:	701a      	strb	r2, [r3, #0]
                if (numberOfDigits < 6) {
 8000994:	e131      	b.n	8000bfa <KeyLogic+0x38a>
                }
            } else {
                seqState = SEQ_IDLE;
 8000996:	4b72      	ldr	r3, [pc, #456]	@ (8000b60 <KeyLogic+0x2f0>)
 8000998:	2200      	movs	r2, #0
 800099a:	701a      	strb	r2, [r3, #0]
                numberOfDigits = 0;
 800099c:	4b71      	ldr	r3, [pc, #452]	@ (8000b64 <KeyLogic+0x2f4>)
 800099e:	2200      	movs	r2, #0
 80009a0:	701a      	strb	r2, [r3, #0]
                accumulatedNumber = 0;
 80009a2:	4b71      	ldr	r3, [pc, #452]	@ (8000b68 <KeyLogic+0x2f8>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	e127      	b.n	8000bfa <KeyLogic+0x38a>
            }
        } else {
            switch (keyPressed) {
 80009aa:	4b6c      	ldr	r3, [pc, #432]	@ (8000b5c <KeyLogic+0x2ec>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	3b24      	subs	r3, #36	@ 0x24
 80009b0:	2b30      	cmp	r3, #48	@ 0x30
 80009b2:	f200 8109 	bhi.w	8000bc8 <KeyLogic+0x358>
 80009b6:	a201      	add	r2, pc, #4	@ (adr r2, 80009bc <KeyLogic+0x14c>)
 80009b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009bc:	08000b33 	.word	0x08000b33
 80009c0:	08000bc9 	.word	0x08000bc9
 80009c4:	08000bc9 	.word	0x08000bc9
 80009c8:	08000bc9 	.word	0x08000bc9
 80009cc:	08000bc9 	.word	0x08000bc9
 80009d0:	08000bc9 	.word	0x08000bc9
 80009d4:	08000bc9 	.word	0x08000bc9
 80009d8:	08000bc9 	.word	0x08000bc9
 80009dc:	08000bc9 	.word	0x08000bc9
 80009e0:	08000bc9 	.word	0x08000bc9
 80009e4:	08000bc9 	.word	0x08000bc9
 80009e8:	08000bc9 	.word	0x08000bc9
 80009ec:	08000bc9 	.word	0x08000bc9
 80009f0:	08000bc9 	.word	0x08000bc9
 80009f4:	08000bc9 	.word	0x08000bc9
 80009f8:	08000bc9 	.word	0x08000bc9
 80009fc:	08000bc9 	.word	0x08000bc9
 8000a00:	08000bc9 	.word	0x08000bc9
 8000a04:	08000bc9 	.word	0x08000bc9
 8000a08:	08000bc9 	.word	0x08000bc9
 8000a0c:	08000bc9 	.word	0x08000bc9
 8000a10:	08000bc9 	.word	0x08000bc9
 8000a14:	08000bc9 	.word	0x08000bc9
 8000a18:	08000bc9 	.word	0x08000bc9
 8000a1c:	08000bc9 	.word	0x08000bc9
 8000a20:	08000bc9 	.word	0x08000bc9
 8000a24:	08000bc9 	.word	0x08000bc9
 8000a28:	08000bc9 	.word	0x08000bc9
 8000a2c:	08000bc9 	.word	0x08000bc9
 8000a30:	08000a81 	.word	0x08000a81
 8000a34:	08000aa9 	.word	0x08000aa9
 8000a38:	08000acf 	.word	0x08000acf
 8000a3c:	08000b99 	.word	0x08000b99
 8000a40:	08000af5 	.word	0x08000af5
 8000a44:	08000bb1 	.word	0x08000bb1
 8000a48:	08000bc9 	.word	0x08000bc9
 8000a4c:	08000bc9 	.word	0x08000bc9
 8000a50:	08000bc9 	.word	0x08000bc9
 8000a54:	08000bc9 	.word	0x08000bc9
 8000a58:	08000bc9 	.word	0x08000bc9
 8000a5c:	08000b81 	.word	0x08000b81
 8000a60:	08000bc9 	.word	0x08000bc9
 8000a64:	08000bc9 	.word	0x08000bc9
 8000a68:	08000bc9 	.word	0x08000bc9
 8000a6c:	08000bc9 	.word	0x08000bc9
 8000a70:	08000bc9 	.word	0x08000bc9
 8000a74:	08000bc9 	.word	0x08000bc9
 8000a78:	08000bc9 	.word	0x08000bc9
 8000a7c:	08000b1b 	.word	0x08000b1b
                case 'A':
                    snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 0);
 8000a80:	2300      	movs	r3, #0
 8000a82:	4a3a      	ldr	r2, [pc, #232]	@ (8000b6c <KeyLogic+0x2fc>)
 8000a84:	2107      	movs	r1, #7
 8000a86:	483a      	ldr	r0, [pc, #232]	@ (8000b70 <KeyLogic+0x300>)
 8000a88:	f005 fa06 	bl	8005e98 <sniprintf>
                    snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 10000);
 8000a8c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000a90:	4a36      	ldr	r2, [pc, #216]	@ (8000b6c <KeyLogic+0x2fc>)
 8000a92:	2107      	movs	r1, #7
 8000a94:	4837      	ldr	r0, [pc, #220]	@ (8000b74 <KeyLogic+0x304>)
 8000a96:	f005 f9ff 	bl	8005e98 <sniprintf>
                    snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 0);
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	4a33      	ldr	r2, [pc, #204]	@ (8000b6c <KeyLogic+0x2fc>)
 8000a9e:	2107      	movs	r1, #7
 8000aa0:	4835      	ldr	r0, [pc, #212]	@ (8000b78 <KeyLogic+0x308>)
 8000aa2:	f005 f9f9 	bl	8005e98 <sniprintf>
                    break;
 8000aa6:	e0a8      	b.n	8000bfa <KeyLogic+0x38a>
                case 'B':
                    snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 0);
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	4a30      	ldr	r2, [pc, #192]	@ (8000b6c <KeyLogic+0x2fc>)
 8000aac:	2107      	movs	r1, #7
 8000aae:	4830      	ldr	r0, [pc, #192]	@ (8000b70 <KeyLogic+0x300>)
 8000ab0:	f005 f9f2 	bl	8005e98 <sniprintf>
                    snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 100000);
 8000ab4:	4b31      	ldr	r3, [pc, #196]	@ (8000b7c <KeyLogic+0x30c>)
 8000ab6:	4a2d      	ldr	r2, [pc, #180]	@ (8000b6c <KeyLogic+0x2fc>)
 8000ab8:	2107      	movs	r1, #7
 8000aba:	482e      	ldr	r0, [pc, #184]	@ (8000b74 <KeyLogic+0x304>)
 8000abc:	f005 f9ec 	bl	8005e98 <sniprintf>
                    snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 0);
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	4a2a      	ldr	r2, [pc, #168]	@ (8000b6c <KeyLogic+0x2fc>)
 8000ac4:	2107      	movs	r1, #7
 8000ac6:	482c      	ldr	r0, [pc, #176]	@ (8000b78 <KeyLogic+0x308>)
 8000ac8:	f005 f9e6 	bl	8005e98 <sniprintf>
                    break;
 8000acc:	e095      	b.n	8000bfa <KeyLogic+0x38a>
                case 'C':
                    snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 0);
 8000ace:	2300      	movs	r3, #0
 8000ad0:	4a26      	ldr	r2, [pc, #152]	@ (8000b6c <KeyLogic+0x2fc>)
 8000ad2:	2107      	movs	r1, #7
 8000ad4:	4826      	ldr	r0, [pc, #152]	@ (8000b70 <KeyLogic+0x300>)
 8000ad6:	f005 f9df 	bl	8005e98 <sniprintf>
                    snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8000ada:	2300      	movs	r3, #0
 8000adc:	4a23      	ldr	r2, [pc, #140]	@ (8000b6c <KeyLogic+0x2fc>)
 8000ade:	2107      	movs	r1, #7
 8000ae0:	4824      	ldr	r0, [pc, #144]	@ (8000b74 <KeyLogic+0x304>)
 8000ae2:	f005 f9d9 	bl	8005e98 <sniprintf>
                    snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 1);
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	4a20      	ldr	r2, [pc, #128]	@ (8000b6c <KeyLogic+0x2fc>)
 8000aea:	2107      	movs	r1, #7
 8000aec:	4822      	ldr	r0, [pc, #136]	@ (8000b78 <KeyLogic+0x308>)
 8000aee:	f005 f9d3 	bl	8005e98 <sniprintf>
                    break;
 8000af2:	e082      	b.n	8000bfa <KeyLogic+0x38a>
                case 'E':
                    snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 0);
 8000af4:	2300      	movs	r3, #0
 8000af6:	4a1d      	ldr	r2, [pc, #116]	@ (8000b6c <KeyLogic+0x2fc>)
 8000af8:	2107      	movs	r1, #7
 8000afa:	481d      	ldr	r0, [pc, #116]	@ (8000b70 <KeyLogic+0x300>)
 8000afc:	f005 f9cc 	bl	8005e98 <sniprintf>
                    snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8000b00:	2300      	movs	r3, #0
 8000b02:	4a1a      	ldr	r2, [pc, #104]	@ (8000b6c <KeyLogic+0x2fc>)
 8000b04:	2107      	movs	r1, #7
 8000b06:	481b      	ldr	r0, [pc, #108]	@ (8000b74 <KeyLogic+0x304>)
 8000b08:	f005 f9c6 	bl	8005e98 <sniprintf>
                    snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 100);
 8000b0c:	2364      	movs	r3, #100	@ 0x64
 8000b0e:	4a17      	ldr	r2, [pc, #92]	@ (8000b6c <KeyLogic+0x2fc>)
 8000b10:	2107      	movs	r1, #7
 8000b12:	4819      	ldr	r0, [pc, #100]	@ (8000b78 <KeyLogic+0x308>)
 8000b14:	f005 f9c0 	bl	8005e98 <sniprintf>
                    break;
 8000b18:	e06f      	b.n	8000bfa <KeyLogic+0x38a>
                case 'T':
                    if (seqState == SEQ_IDLE) {
 8000b1a:	4b11      	ldr	r3, [pc, #68]	@ (8000b60 <KeyLogic+0x2f0>)
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d103      	bne.n	8000b2a <KeyLogic+0x2ba>
                        seqState = SEQ_PRESSED_T;
 8000b22:	4b0f      	ldr	r3, [pc, #60]	@ (8000b60 <KeyLogic+0x2f0>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	701a      	strb	r2, [r3, #0]
                    } else {
                        seqState = SEQ_IDLE;
                    }
                    break;
 8000b28:	e067      	b.n	8000bfa <KeyLogic+0x38a>
                        seqState = SEQ_IDLE;
 8000b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b60 <KeyLogic+0x2f0>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	701a      	strb	r2, [r3, #0]
                    break;
 8000b30:	e063      	b.n	8000bfa <KeyLogic+0x38a>
                case '$':
                    if (seqState == SEQ_PRESSED_T) {
 8000b32:	4b0b      	ldr	r3, [pc, #44]	@ (8000b60 <KeyLogic+0x2f0>)
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d103      	bne.n	8000b42 <KeyLogic+0x2d2>
                        seqState = SEQ_PRESSED_T_$;
 8000b3a:	4b09      	ldr	r3, [pc, #36]	@ (8000b60 <KeyLogic+0x2f0>)
 8000b3c:	2203      	movs	r2, #3
 8000b3e:	701a      	strb	r2, [r3, #0]
                    } else {
                        seqState = SEQ_IDLE;
                    }
                    break;
 8000b40:	e05b      	b.n	8000bfa <KeyLogic+0x38a>
                        seqState = SEQ_IDLE;
 8000b42:	4b07      	ldr	r3, [pc, #28]	@ (8000b60 <KeyLogic+0x2f0>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	701a      	strb	r2, [r3, #0]
                    break;
 8000b48:	e057      	b.n	8000bfa <KeyLogic+0x38a>
 8000b4a:	bf00      	nop
 8000b4c:	200000cc 	.word	0x200000cc
 8000b50:	20000001 	.word	0x20000001
 8000b54:	200000b4 	.word	0x200000b4
 8000b58:	200000b8 	.word	0x200000b8
 8000b5c:	20000000 	.word	0x20000000
 8000b60:	200000cd 	.word	0x200000cd
 8000b64:	200000c0 	.word	0x200000c0
 8000b68:	200000bc 	.word	0x200000bc
 8000b6c:	080068c4 	.word	0x080068c4
 8000b70:	20000018 	.word	0x20000018
 8000b74:	2000001f 	.word	0x2000001f
 8000b78:	20000026 	.word	0x20000026
 8000b7c:	000186a0 	.word	0x000186a0
                case 'L':
                    if (seqState == SEQ_PRESSED_T) {
 8000b80:	4b21      	ldr	r3, [pc, #132]	@ (8000c08 <KeyLogic+0x398>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d103      	bne.n	8000b90 <KeyLogic+0x320>
                        seqState = SEQ_PRESSED_T_L;
 8000b88:	4b1f      	ldr	r3, [pc, #124]	@ (8000c08 <KeyLogic+0x398>)
 8000b8a:	2202      	movs	r2, #2
 8000b8c:	701a      	strb	r2, [r3, #0]
                    } else {
                        seqState = SEQ_IDLE;
                    }
                    break;
 8000b8e:	e034      	b.n	8000bfa <KeyLogic+0x38a>
                        seqState = SEQ_IDLE;
 8000b90:	4b1d      	ldr	r3, [pc, #116]	@ (8000c08 <KeyLogic+0x398>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	701a      	strb	r2, [r3, #0]
                    break;
 8000b96:	e030      	b.n	8000bfa <KeyLogic+0x38a>
                case 'D':
                    if (seqState == SEQ_PRESSED_T) {
 8000b98:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <KeyLogic+0x398>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b01      	cmp	r3, #1
 8000b9e:	d103      	bne.n	8000ba8 <KeyLogic+0x338>
                        seqState = SEQ_PRESSED_T_F3;
 8000ba0:	4b19      	ldr	r3, [pc, #100]	@ (8000c08 <KeyLogic+0x398>)
 8000ba2:	2204      	movs	r2, #4
 8000ba4:	701a      	strb	r2, [r3, #0]
                    } else {
                        seqState = SEQ_IDLE;
                    }
                    break;
 8000ba6:	e028      	b.n	8000bfa <KeyLogic+0x38a>
                        seqState = SEQ_IDLE;
 8000ba8:	4b17      	ldr	r3, [pc, #92]	@ (8000c08 <KeyLogic+0x398>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	701a      	strb	r2, [r3, #0]
                    break;
 8000bae:	e024      	b.n	8000bfa <KeyLogic+0x38a>
                case 'F':
                    if (seqState == SEQ_PRESSED_T) {
 8000bb0:	4b15      	ldr	r3, [pc, #84]	@ (8000c08 <KeyLogic+0x398>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d103      	bne.n	8000bc0 <KeyLogic+0x350>
                        seqState = SEQ_PRESSED_T_F4;
 8000bb8:	4b13      	ldr	r3, [pc, #76]	@ (8000c08 <KeyLogic+0x398>)
 8000bba:	2205      	movs	r2, #5
 8000bbc:	701a      	strb	r2, [r3, #0]
                    } else {
                        seqState = SEQ_IDLE;
                    }
                    break;
 8000bbe:	e01c      	b.n	8000bfa <KeyLogic+0x38a>
                        seqState = SEQ_IDLE;
 8000bc0:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <KeyLogic+0x398>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	701a      	strb	r2, [r3, #0]
                    break;
 8000bc6:	e018      	b.n	8000bfa <KeyLogic+0x38a>
                default:
                    if (keyPressed >= '0' && keyPressed <= '9') {
 8000bc8:	4b10      	ldr	r3, [pc, #64]	@ (8000c0c <KeyLogic+0x39c>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	2b2f      	cmp	r3, #47	@ 0x2f
 8000bce:	d910      	bls.n	8000bf2 <KeyLogic+0x382>
 8000bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8000c0c <KeyLogic+0x39c>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	2b39      	cmp	r3, #57	@ 0x39
 8000bd6:	d80c      	bhi.n	8000bf2 <KeyLogic+0x382>
                        seqState = SEQ_NUMBER;
 8000bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8000c08 <KeyLogic+0x398>)
 8000bda:	2206      	movs	r2, #6
 8000bdc:	701a      	strb	r2, [r3, #0]
                        accumulatedNumber = keyPressed - '0';
 8000bde:	4b0b      	ldr	r3, [pc, #44]	@ (8000c0c <KeyLogic+0x39c>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	3b30      	subs	r3, #48	@ 0x30
 8000be4:	461a      	mov	r2, r3
 8000be6:	4b0a      	ldr	r3, [pc, #40]	@ (8000c10 <KeyLogic+0x3a0>)
 8000be8:	601a      	str	r2, [r3, #0]
                        numberOfDigits = 1;
 8000bea:	4b0a      	ldr	r3, [pc, #40]	@ (8000c14 <KeyLogic+0x3a4>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	701a      	strb	r2, [r3, #0]
                    } else {
                        seqState = SEQ_IDLE;
                    }
                    break;
 8000bf0:	e002      	b.n	8000bf8 <KeyLogic+0x388>
                        seqState = SEQ_IDLE;
 8000bf2:	4b05      	ldr	r3, [pc, #20]	@ (8000c08 <KeyLogic+0x398>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	701a      	strb	r2, [r3, #0]
                    break;
 8000bf8:	bf00      	nop
            }
        }
        keyPressed = 0xFF;
 8000bfa:	4b04      	ldr	r3, [pc, #16]	@ (8000c0c <KeyLogic+0x39c>)
 8000bfc:	22ff      	movs	r2, #255	@ 0xff
 8000bfe:	701a      	strb	r2, [r3, #0]
    }
}
 8000c00:	bf00      	nop
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	200000cd 	.word	0x200000cd
 8000c0c:	20000000 	.word	0x20000000
 8000c10:	200000bc 	.word	0x200000bc
 8000c14:	200000c0 	.word	0x200000c0

08000c18 <KeyLogic_Action>:

void KeyLogic_Action() {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b088      	sub	sp, #32
 8000c1c:	af00      	add	r7, sp, #0
    char buffer[7];
    switch (seqState) {
 8000c1e:	4b7d      	ldr	r3, [pc, #500]	@ (8000e14 <KeyLogic_Action+0x1fc>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	2b06      	cmp	r3, #6
 8000c24:	f200 80df 	bhi.w	8000de6 <KeyLogic_Action+0x1ce>
 8000c28:	a201      	add	r2, pc, #4	@ (adr r2, 8000c30 <KeyLogic_Action+0x18>)
 8000c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c2e:	bf00      	nop
 8000c30:	08000c4d 	.word	0x08000c4d
 8000c34:	08000c73 	.word	0x08000c73
 8000c38:	08000cbf 	.word	0x08000cbf
 8000c3c:	08000c99 	.word	0x08000c99
 8000c40:	08000d5b 	.word	0x08000d5b
 8000c44:	08000d81 	.word	0x08000d81
 8000c48:	08000da7 	.word	0x08000da7
        case SEQ_IDLE:
            snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 0);
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	4a72      	ldr	r2, [pc, #456]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000c50:	2107      	movs	r1, #7
 8000c52:	4872      	ldr	r0, [pc, #456]	@ (8000e1c <KeyLogic_Action+0x204>)
 8000c54:	f005 f920 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8000c58:	2300      	movs	r3, #0
 8000c5a:	4a6f      	ldr	r2, [pc, #444]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000c5c:	2107      	movs	r1, #7
 8000c5e:	4870      	ldr	r0, [pc, #448]	@ (8000e20 <KeyLogic_Action+0x208>)
 8000c60:	f005 f91a 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 0);
 8000c64:	2300      	movs	r3, #0
 8000c66:	4a6c      	ldr	r2, [pc, #432]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000c68:	2107      	movs	r1, #7
 8000c6a:	486e      	ldr	r0, [pc, #440]	@ (8000e24 <KeyLogic_Action+0x20c>)
 8000c6c:	f005 f914 	bl	8005e98 <sniprintf>
            break;
 8000c70:	e0cc      	b.n	8000e0c <KeyLogic_Action+0x1f4>
        case SEQ_PRESSED_T:
            snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 0);
 8000c72:	2300      	movs	r3, #0
 8000c74:	4a68      	ldr	r2, [pc, #416]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000c76:	2107      	movs	r1, #7
 8000c78:	4868      	ldr	r0, [pc, #416]	@ (8000e1c <KeyLogic_Action+0x204>)
 8000c7a:	f005 f90d 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8000c7e:	2300      	movs	r3, #0
 8000c80:	4a65      	ldr	r2, [pc, #404]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000c82:	2107      	movs	r1, #7
 8000c84:	4866      	ldr	r0, [pc, #408]	@ (8000e20 <KeyLogic_Action+0x208>)
 8000c86:	f005 f907 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 999999);
 8000c8a:	4b67      	ldr	r3, [pc, #412]	@ (8000e28 <KeyLogic_Action+0x210>)
 8000c8c:	4a62      	ldr	r2, [pc, #392]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000c8e:	2107      	movs	r1, #7
 8000c90:	4864      	ldr	r0, [pc, #400]	@ (8000e24 <KeyLogic_Action+0x20c>)
 8000c92:	f005 f901 	bl	8005e98 <sniprintf>
            break;
 8000c96:	e0b9      	b.n	8000e0c <KeyLogic_Action+0x1f4>
        case SEQ_PRESSED_T_$:
            snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 0);
 8000c98:	2300      	movs	r3, #0
 8000c9a:	4a5f      	ldr	r2, [pc, #380]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000c9c:	2107      	movs	r1, #7
 8000c9e:	485f      	ldr	r0, [pc, #380]	@ (8000e1c <KeyLogic_Action+0x204>)
 8000ca0:	f005 f8fa 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	4a5c      	ldr	r2, [pc, #368]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000ca8:	2107      	movs	r1, #7
 8000caa:	485d      	ldr	r0, [pc, #372]	@ (8000e20 <KeyLogic_Action+0x208>)
 8000cac:	f005 f8f4 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 111111);
 8000cb0:	4b5e      	ldr	r3, [pc, #376]	@ (8000e2c <KeyLogic_Action+0x214>)
 8000cb2:	4a59      	ldr	r2, [pc, #356]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000cb4:	2107      	movs	r1, #7
 8000cb6:	485b      	ldr	r0, [pc, #364]	@ (8000e24 <KeyLogic_Action+0x20c>)
 8000cb8:	f005 f8ee 	bl	8005e98 <sniprintf>
            break;
 8000cbc:	e0a6      	b.n	8000e0c <KeyLogic_Action+0x1f4>
        case SEQ_PRESSED_T_L:
            // Format the total liters into two parts
            formatTotalLiters(totalLiters, &row1, &row2);
 8000cbe:	4b5c      	ldr	r3, [pc, #368]	@ (8000e30 <KeyLogic_Action+0x218>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a5c      	ldr	r2, [pc, #368]	@ (8000e34 <KeyLogic_Action+0x21c>)
 8000cc4:	495c      	ldr	r1, [pc, #368]	@ (8000e38 <KeyLogic_Action+0x220>)
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff fd94 	bl	80007f4 <formatTotalLiters>

            // Ensure the combined string fits into the buffer
            char row1Str[7]; // Buffer to hold formatted row1 string
            snprintf(row1Str, sizeof(row1Str), "%06ld", row1);
 8000ccc:	4b5a      	ldr	r3, [pc, #360]	@ (8000e38 <KeyLogic_Action+0x220>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f107 000c 	add.w	r0, r7, #12
 8000cd4:	4a59      	ldr	r2, [pc, #356]	@ (8000e3c <KeyLogic_Action+0x224>)
 8000cd6:	2107      	movs	r1, #7
 8000cd8:	f005 f8de 	bl	8005e98 <sniprintf>

            // Combine "L.. " with the last two digits of row1
            char combinedStr[8]; // Buffer to hold combined string "L.. " and last two digits of row1
            snprintf(combinedStr, sizeof(combinedStr), "L.. %02ld", row1 % 100); // Extract last two digits of row1
 8000cdc:	4b56      	ldr	r3, [pc, #344]	@ (8000e38 <KeyLogic_Action+0x220>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	4b57      	ldr	r3, [pc, #348]	@ (8000e40 <KeyLogic_Action+0x228>)
 8000ce2:	fba3 1302 	umull	r1, r3, r3, r2
 8000ce6:	095b      	lsrs	r3, r3, #5
 8000ce8:	2164      	movs	r1, #100	@ 0x64
 8000cea:	fb01 f303 	mul.w	r3, r1, r3
 8000cee:	1ad3      	subs	r3, r2, r3
 8000cf0:	1d38      	adds	r0, r7, #4
 8000cf2:	4a54      	ldr	r2, [pc, #336]	@ (8000e44 <KeyLogic_Action+0x22c>)
 8000cf4:	2108      	movs	r1, #8
 8000cf6:	f005 f8cf 	bl	8005e98 <sniprintf>

            // Fill SevenSegBuffer[0] with combinedStr and pad with spaces if necessary
            for (int i = 0; i < 6; ++i) {
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61fb      	str	r3, [r7, #28]
 8000cfe:	e019      	b.n	8000d34 <KeyLogic_Action+0x11c>
                if (i < strlen(combinedStr)) {
 8000d00:	1d3b      	adds	r3, r7, #4
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fa6c 	bl	80001e0 <strlen>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	69fb      	ldr	r3, [r7, #28]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d909      	bls.n	8000d24 <KeyLogic_Action+0x10c>
                    SevenSegBuffer[0][i] = combinedStr[i];
 8000d10:	1d3a      	adds	r2, r7, #4
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	4413      	add	r3, r2
 8000d16:	7819      	ldrb	r1, [r3, #0]
 8000d18:	4a40      	ldr	r2, [pc, #256]	@ (8000e1c <KeyLogic_Action+0x204>)
 8000d1a:	69fb      	ldr	r3, [r7, #28]
 8000d1c:	4413      	add	r3, r2
 8000d1e:	460a      	mov	r2, r1
 8000d20:	701a      	strb	r2, [r3, #0]
 8000d22:	e004      	b.n	8000d2e <KeyLogic_Action+0x116>
                } else {
                    SevenSegBuffer[0][i] = ' '; // Pad with spaces
 8000d24:	4a3d      	ldr	r2, [pc, #244]	@ (8000e1c <KeyLogic_Action+0x204>)
 8000d26:	69fb      	ldr	r3, [r7, #28]
 8000d28:	4413      	add	r3, r2
 8000d2a:	2220      	movs	r2, #32
 8000d2c:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < 6; ++i) {
 8000d2e:	69fb      	ldr	r3, [r7, #28]
 8000d30:	3301      	adds	r3, #1
 8000d32:	61fb      	str	r3, [r7, #28]
 8000d34:	69fb      	ldr	r3, [r7, #28]
 8000d36:	2b05      	cmp	r3, #5
 8000d38:	dde2      	ble.n	8000d00 <KeyLogic_Action+0xe8>
                }
            }


            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06ld", row2);
 8000d3a:	4b3e      	ldr	r3, [pc, #248]	@ (8000e34 <KeyLogic_Action+0x21c>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a3f      	ldr	r2, [pc, #252]	@ (8000e3c <KeyLogic_Action+0x224>)
 8000d40:	2107      	movs	r1, #7
 8000d42:	4837      	ldr	r0, [pc, #220]	@ (8000e20 <KeyLogic_Action+0x208>)
 8000d44:	f005 f8a8 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "TOTAL");
 8000d48:	4a3f      	ldr	r2, [pc, #252]	@ (8000e48 <KeyLogic_Action+0x230>)
 8000d4a:	2107      	movs	r1, #7
 8000d4c:	4835      	ldr	r0, [pc, #212]	@ (8000e24 <KeyLogic_Action+0x20c>)
 8000d4e:	f005 f8a3 	bl	8005e98 <sniprintf>


            LEDPointFlag = 3;
 8000d52:	4b3e      	ldr	r3, [pc, #248]	@ (8000e4c <KeyLogic_Action+0x234>)
 8000d54:	2203      	movs	r2, #3
 8000d56:	601a      	str	r2, [r3, #0]
            break;
 8000d58:	e058      	b.n	8000e0c <KeyLogic_Action+0x1f4>



        case SEQ_PRESSED_T_F3:
            snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 333333);
 8000d5a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e50 <KeyLogic_Action+0x238>)
 8000d5c:	4a2e      	ldr	r2, [pc, #184]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000d5e:	2107      	movs	r1, #7
 8000d60:	482e      	ldr	r0, [pc, #184]	@ (8000e1c <KeyLogic_Action+0x204>)
 8000d62:	f005 f899 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8000d66:	2300      	movs	r3, #0
 8000d68:	4a2b      	ldr	r2, [pc, #172]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000d6a:	2107      	movs	r1, #7
 8000d6c:	482c      	ldr	r0, [pc, #176]	@ (8000e20 <KeyLogic_Action+0x208>)
 8000d6e:	f005 f893 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 0);
 8000d72:	2300      	movs	r3, #0
 8000d74:	4a28      	ldr	r2, [pc, #160]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000d76:	2107      	movs	r1, #7
 8000d78:	482a      	ldr	r0, [pc, #168]	@ (8000e24 <KeyLogic_Action+0x20c>)
 8000d7a:	f005 f88d 	bl	8005e98 <sniprintf>
            break;
 8000d7e:	e045      	b.n	8000e0c <KeyLogic_Action+0x1f4>
        case SEQ_PRESSED_T_F4:
            snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 444444);
 8000d80:	4b34      	ldr	r3, [pc, #208]	@ (8000e54 <KeyLogic_Action+0x23c>)
 8000d82:	4a25      	ldr	r2, [pc, #148]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000d84:	2107      	movs	r1, #7
 8000d86:	4825      	ldr	r0, [pc, #148]	@ (8000e1c <KeyLogic_Action+0x204>)
 8000d88:	f005 f886 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4a22      	ldr	r2, [pc, #136]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000d90:	2107      	movs	r1, #7
 8000d92:	4823      	ldr	r0, [pc, #140]	@ (8000e20 <KeyLogic_Action+0x208>)
 8000d94:	f005 f880 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 0);
 8000d98:	2300      	movs	r3, #0
 8000d9a:	4a1f      	ldr	r2, [pc, #124]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000d9c:	2107      	movs	r1, #7
 8000d9e:	4821      	ldr	r0, [pc, #132]	@ (8000e24 <KeyLogic_Action+0x20c>)
 8000da0:	f005 f87a 	bl	8005e98 <sniprintf>
            break;
 8000da4:	e032      	b.n	8000e0c <KeyLogic_Action+0x1f4>
        case SEQ_NUMBER:
            snprintf(buffer, sizeof(buffer), "%06ld", accumulatedNumber);
 8000da6:	4b2c      	ldr	r3, [pc, #176]	@ (8000e58 <KeyLogic_Action+0x240>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f107 0014 	add.w	r0, r7, #20
 8000dae:	4a23      	ldr	r2, [pc, #140]	@ (8000e3c <KeyLogic_Action+0x224>)
 8000db0:	2107      	movs	r1, #7
 8000db2:	f005 f871 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%s", buffer);
 8000db6:	f107 0314 	add.w	r3, r7, #20
 8000dba:	4a28      	ldr	r2, [pc, #160]	@ (8000e5c <KeyLogic_Action+0x244>)
 8000dbc:	2107      	movs	r1, #7
 8000dbe:	4817      	ldr	r0, [pc, #92]	@ (8000e1c <KeyLogic_Action+0x204>)
 8000dc0:	f005 f86a 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	4a14      	ldr	r2, [pc, #80]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000dc8:	2107      	movs	r1, #7
 8000dca:	4815      	ldr	r0, [pc, #84]	@ (8000e20 <KeyLogic_Action+0x208>)
 8000dcc:	f005 f864 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 0);
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	4a11      	ldr	r2, [pc, #68]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000dd4:	2107      	movs	r1, #7
 8000dd6:	4813      	ldr	r0, [pc, #76]	@ (8000e24 <KeyLogic_Action+0x20c>)
 8000dd8:	f005 f85e 	bl	8005e98 <sniprintf>
            LEDPointFlag = -1;
 8000ddc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e4c <KeyLogic_Action+0x234>)
 8000dde:	f04f 32ff 	mov.w	r2, #4294967295
 8000de2:	601a      	str	r2, [r3, #0]
            break;
 8000de4:	e012      	b.n	8000e0c <KeyLogic_Action+0x1f4>
        default:
            snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 0);
 8000de6:	2300      	movs	r3, #0
 8000de8:	4a0b      	ldr	r2, [pc, #44]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000dea:	2107      	movs	r1, #7
 8000dec:	480b      	ldr	r0, [pc, #44]	@ (8000e1c <KeyLogic_Action+0x204>)
 8000dee:	f005 f853 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8000df2:	2300      	movs	r3, #0
 8000df4:	4a08      	ldr	r2, [pc, #32]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000df6:	2107      	movs	r1, #7
 8000df8:	4809      	ldr	r0, [pc, #36]	@ (8000e20 <KeyLogic_Action+0x208>)
 8000dfa:	f005 f84d 	bl	8005e98 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 0);
 8000dfe:	2300      	movs	r3, #0
 8000e00:	4a05      	ldr	r2, [pc, #20]	@ (8000e18 <KeyLogic_Action+0x200>)
 8000e02:	2107      	movs	r1, #7
 8000e04:	4807      	ldr	r0, [pc, #28]	@ (8000e24 <KeyLogic_Action+0x20c>)
 8000e06:	f005 f847 	bl	8005e98 <sniprintf>
            break;
 8000e0a:	bf00      	nop
    }
}
 8000e0c:	bf00      	nop
 8000e0e:	3720      	adds	r7, #32
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	200000cd 	.word	0x200000cd
 8000e18:	080068c4 	.word	0x080068c4
 8000e1c:	20000018 	.word	0x20000018
 8000e20:	2000001f 	.word	0x2000001f
 8000e24:	20000026 	.word	0x20000026
 8000e28:	000f423f 	.word	0x000f423f
 8000e2c:	0001b207 	.word	0x0001b207
 8000e30:	20000030 	.word	0x20000030
 8000e34:	200000c8 	.word	0x200000c8
 8000e38:	200000c4 	.word	0x200000c4
 8000e3c:	080068cc 	.word	0x080068cc
 8000e40:	51eb851f 	.word	0x51eb851f
 8000e44:	080068d4 	.word	0x080068d4
 8000e48:	080068e0 	.word	0x080068e0
 8000e4c:	20000034 	.word	0x20000034
 8000e50:	00051615 	.word	0x00051615
 8000e54:	0006c81c 	.word	0x0006c81c
 8000e58:	200000bc 	.word	0x200000bc
 8000e5c:	080068e8 	.word	0x080068e8

08000e60 <CharToSegment>:
char SevenSegBuffer[3][7] = {"123456", "654321", "987654"};
uint8_t displayBuffer[2][5];  // Double buffer
volatile uint8_t currentBufferIndex = 0;


uint8_t CharToSegment(char c) {
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
    if (c >= '0' && c <= '9') {
 8000e6a:	79fb      	ldrb	r3, [r7, #7]
 8000e6c:	2b2f      	cmp	r3, #47	@ 0x2f
 8000e6e:	d907      	bls.n	8000e80 <CharToSegment+0x20>
 8000e70:	79fb      	ldrb	r3, [r7, #7]
 8000e72:	2b39      	cmp	r3, #57	@ 0x39
 8000e74:	d804      	bhi.n	8000e80 <CharToSegment+0x20>
        return digitMapWithOutDP[c - '0'];
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	3b30      	subs	r3, #48	@ 0x30
 8000e7a:	4a14      	ldr	r2, [pc, #80]	@ (8000ecc <CharToSegment+0x6c>)
 8000e7c:	5cd3      	ldrb	r3, [r2, r3]
 8000e7e:	e01e      	b.n	8000ebe <CharToSegment+0x5e>
    } else if (c == 'L') {
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	2b4c      	cmp	r3, #76	@ 0x4c
 8000e84:	d102      	bne.n	8000e8c <CharToSegment+0x2c>
        return specialCharMap[0];
 8000e86:	4b12      	ldr	r3, [pc, #72]	@ (8000ed0 <CharToSegment+0x70>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	e018      	b.n	8000ebe <CharToSegment+0x5e>
    } else if (c == '.') {
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	2b2e      	cmp	r3, #46	@ 0x2e
 8000e90:	d102      	bne.n	8000e98 <CharToSegment+0x38>
        return specialCharMap[1];
 8000e92:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed0 <CharToSegment+0x70>)
 8000e94:	785b      	ldrb	r3, [r3, #1]
 8000e96:	e012      	b.n	8000ebe <CharToSegment+0x5e>
    } else if (c == 'T') {
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	2b54      	cmp	r3, #84	@ 0x54
 8000e9c:	d102      	bne.n	8000ea4 <CharToSegment+0x44>
            return specialCharMap[2];
 8000e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed0 <CharToSegment+0x70>)
 8000ea0:	789b      	ldrb	r3, [r3, #2]
 8000ea2:	e00c      	b.n	8000ebe <CharToSegment+0x5e>
    } else if (c == 'O') {
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
 8000ea6:	2b4f      	cmp	r3, #79	@ 0x4f
 8000ea8:	d102      	bne.n	8000eb0 <CharToSegment+0x50>
            return specialCharMap[3];
 8000eaa:	4b09      	ldr	r3, [pc, #36]	@ (8000ed0 <CharToSegment+0x70>)
 8000eac:	78db      	ldrb	r3, [r3, #3]
 8000eae:	e006      	b.n	8000ebe <CharToSegment+0x5e>
    } else if (c == 'A') {
 8000eb0:	79fb      	ldrb	r3, [r7, #7]
 8000eb2:	2b41      	cmp	r3, #65	@ 0x41
 8000eb4:	d102      	bne.n	8000ebc <CharToSegment+0x5c>
            return specialCharMap[4];
 8000eb6:	4b06      	ldr	r3, [pc, #24]	@ (8000ed0 <CharToSegment+0x70>)
 8000eb8:	791b      	ldrb	r3, [r3, #4]
 8000eba:	e000      	b.n	8000ebe <CharToSegment+0x5e>
    } else {
        return 0b11111111; // Blank
 8000ebc:	23ff      	movs	r3, #255	@ 0xff
    }
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	370c      	adds	r7, #12
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	20000004 	.word	0x20000004
 8000ed0:	20000010 	.word	0x20000010

08000ed4 <SevenSegLEDsHandler>:

uint8_t* SevenSegLEDsHandler(char buffer[3][7], uint8_t scan_state) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	460b      	mov	r3, r1
 8000ede:	70fb      	strb	r3, [r7, #3]
    static uint8_t output[3];
    for (int i = 0; i < 3; i++) {
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	e035      	b.n	8000f52 <SevenSegLEDsHandler+0x7e>
        int len = strlen(buffer[i]);
 8000ee6:	68fa      	ldr	r2, [r7, #12]
 8000ee8:	4613      	mov	r3, r2
 8000eea:	00db      	lsls	r3, r3, #3
 8000eec:	1a9b      	subs	r3, r3, r2
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff f974 	bl	80001e0 <strlen>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	60bb      	str	r3, [r7, #8]
        if (scan_state < 6) {
 8000efc:	78fb      	ldrb	r3, [r7, #3]
 8000efe:	2b05      	cmp	r3, #5
 8000f00:	d81f      	bhi.n	8000f42 <SevenSegLEDsHandler+0x6e>
            if (scan_state < len) {
 8000f02:	78fb      	ldrb	r3, [r7, #3]
 8000f04:	68ba      	ldr	r2, [r7, #8]
 8000f06:	429a      	cmp	r2, r3
 8000f08:	dd15      	ble.n	8000f36 <SevenSegLEDsHandler+0x62>
                output[i] = CharToSegment(buffer[i][len - 1 - scan_state]);
 8000f0a:	68fa      	ldr	r2, [r7, #12]
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	00db      	lsls	r3, r3, #3
 8000f10:	1a9b      	subs	r3, r3, r2
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	441a      	add	r2, r3
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	1e59      	subs	r1, r3, #1
 8000f1a:	78fb      	ldrb	r3, [r7, #3]
 8000f1c:	1acb      	subs	r3, r1, r3
 8000f1e:	5cd3      	ldrb	r3, [r2, r3]
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ff9d 	bl	8000e60 <CharToSegment>
 8000f26:	4603      	mov	r3, r0
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4a0e      	ldr	r2, [pc, #56]	@ (8000f64 <SevenSegLEDsHandler+0x90>)
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	4413      	add	r3, r2
 8000f30:	460a      	mov	r2, r1
 8000f32:	701a      	strb	r2, [r3, #0]
 8000f34:	e00a      	b.n	8000f4c <SevenSegLEDsHandler+0x78>
            } else {
                output[i] = 0b11111111; // Blank
 8000f36:	4a0b      	ldr	r2, [pc, #44]	@ (8000f64 <SevenSegLEDsHandler+0x90>)
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	22ff      	movs	r2, #255	@ 0xff
 8000f3e:	701a      	strb	r2, [r3, #0]
 8000f40:	e004      	b.n	8000f4c <SevenSegLEDsHandler+0x78>
            }
        } else {
            output[i] = 0b11111111; // Blank
 8000f42:	4a08      	ldr	r2, [pc, #32]	@ (8000f64 <SevenSegLEDsHandler+0x90>)
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	4413      	add	r3, r2
 8000f48:	22ff      	movs	r2, #255	@ 0xff
 8000f4a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 3; i++) {
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	3301      	adds	r3, #1
 8000f50:	60fb      	str	r3, [r7, #12]
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	2b02      	cmp	r3, #2
 8000f56:	ddc6      	ble.n	8000ee6 <SevenSegLEDsHandler+0x12>
        }
    }
    return output;
 8000f58:	4b02      	ldr	r3, [pc, #8]	@ (8000f64 <SevenSegLEDsHandler+0x90>)
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	200000dc 	.word	0x200000dc

08000f68 <UpdateDisplayBuffer>:

void UpdateDisplayBuffer(char buffer[3][7], uint8_t scan_state, uint8_t bufferIndex) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	460b      	mov	r3, r1
 8000f72:	70fb      	strb	r3, [r7, #3]
 8000f74:	4613      	mov	r3, r2
 8000f76:	70bb      	strb	r3, [r7, #2]
    uint8_t* curr_digit = SevenSegLEDsHandler(buffer, scan_state);
 8000f78:	78fb      	ldrb	r3, [r7, #3]
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f7ff ffa9 	bl	8000ed4 <SevenSegLEDsHandler>
 8000f82:	60b8      	str	r0, [r7, #8]
    uint8_t curr_scan;
    switch (scan_state) {
 8000f84:	78fb      	ldrb	r3, [r7, #3]
 8000f86:	2b05      	cmp	r3, #5
 8000f88:	d820      	bhi.n	8000fcc <UpdateDisplayBuffer+0x64>
 8000f8a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f90 <UpdateDisplayBuffer+0x28>)
 8000f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f90:	08000fa9 	.word	0x08000fa9
 8000f94:	08000faf 	.word	0x08000faf
 8000f98:	08000fb5 	.word	0x08000fb5
 8000f9c:	08000fbb 	.word	0x08000fbb
 8000fa0:	08000fc1 	.word	0x08000fc1
 8000fa4:	08000fc7 	.word	0x08000fc7
        case 0:
            curr_scan = 0b11111110;
 8000fa8:	23fe      	movs	r3, #254	@ 0xfe
 8000faa:	73fb      	strb	r3, [r7, #15]
            break;
 8000fac:	e011      	b.n	8000fd2 <UpdateDisplayBuffer+0x6a>
        case 1:
            curr_scan = 0b11111101;
 8000fae:	23fd      	movs	r3, #253	@ 0xfd
 8000fb0:	73fb      	strb	r3, [r7, #15]
            break;
 8000fb2:	e00e      	b.n	8000fd2 <UpdateDisplayBuffer+0x6a>
        case 2:
            curr_scan = 0b11111011;
 8000fb4:	23fb      	movs	r3, #251	@ 0xfb
 8000fb6:	73fb      	strb	r3, [r7, #15]
            break;
 8000fb8:	e00b      	b.n	8000fd2 <UpdateDisplayBuffer+0x6a>
        case 3:
            curr_scan = 0b11110111;
 8000fba:	23f7      	movs	r3, #247	@ 0xf7
 8000fbc:	73fb      	strb	r3, [r7, #15]
            break;
 8000fbe:	e008      	b.n	8000fd2 <UpdateDisplayBuffer+0x6a>
        case 4:
            curr_scan = 0b11101111;
 8000fc0:	23ef      	movs	r3, #239	@ 0xef
 8000fc2:	73fb      	strb	r3, [r7, #15]
            break;
 8000fc4:	e005      	b.n	8000fd2 <UpdateDisplayBuffer+0x6a>
        case 5:
            curr_scan = 0b11011111;
 8000fc6:	23df      	movs	r3, #223	@ 0xdf
 8000fc8:	73fb      	strb	r3, [r7, #15]
            break;
 8000fca:	e002      	b.n	8000fd2 <UpdateDisplayBuffer+0x6a>
        default:
            curr_scan = 0b11111111;
 8000fcc:	23ff      	movs	r3, #255	@ 0xff
 8000fce:	73fb      	strb	r3, [r7, #15]
            break;
 8000fd0:	bf00      	nop
    }
    if (LEDPointFlag >= 0 && LEDPointFlag <= 5) {
 8000fd2:	4b57      	ldr	r3, [pc, #348]	@ (8001130 <UpdateDisplayBuffer+0x1c8>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	db72      	blt.n	80010c0 <UpdateDisplayBuffer+0x158>
 8000fda:	4b55      	ldr	r3, [pc, #340]	@ (8001130 <UpdateDisplayBuffer+0x1c8>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	2b05      	cmp	r3, #5
 8000fe0:	dc6e      	bgt.n	80010c0 <UpdateDisplayBuffer+0x158>
        if (scan_state == LEDPointFlag) {
 8000fe2:	78fa      	ldrb	r2, [r7, #3]
 8000fe4:	4b52      	ldr	r3, [pc, #328]	@ (8001130 <UpdateDisplayBuffer+0x1c8>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	d136      	bne.n	800105a <UpdateDisplayBuffer+0xf2>
            displayBuffer[bufferIndex][0] = 0b11111111; // Skip bit
 8000fec:	78ba      	ldrb	r2, [r7, #2]
 8000fee:	4951      	ldr	r1, [pc, #324]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	4413      	add	r3, r2
 8000ff6:	440b      	add	r3, r1
 8000ff8:	22ff      	movs	r2, #255	@ 0xff
 8000ffa:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][1] = curr_digit[2];
 8000ffc:	78ba      	ldrb	r2, [r7, #2]
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	7898      	ldrb	r0, [r3, #2]
 8001002:	494c      	ldr	r1, [pc, #304]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 8001004:	4613      	mov	r3, r2
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	4413      	add	r3, r2
 800100a:	440b      	add	r3, r1
 800100c:	3301      	adds	r3, #1
 800100e:	4602      	mov	r2, r0
 8001010:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][2] = curr_scan;
 8001012:	78ba      	ldrb	r2, [r7, #2]
 8001014:	4947      	ldr	r1, [pc, #284]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 8001016:	4613      	mov	r3, r2
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	4413      	add	r3, r2
 800101c:	440b      	add	r3, r1
 800101e:	3302      	adds	r3, #2
 8001020:	7bfa      	ldrb	r2, [r7, #15]
 8001022:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][3] = curr_digit[1] & 0b01111111; // Add DP
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	3301      	adds	r3, #1
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	78ba      	ldrb	r2, [r7, #2]
 800102c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001030:	b2d8      	uxtb	r0, r3
 8001032:	4940      	ldr	r1, [pc, #256]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 8001034:	4613      	mov	r3, r2
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	4413      	add	r3, r2
 800103a:	440b      	add	r3, r1
 800103c:	3303      	adds	r3, #3
 800103e:	4602      	mov	r2, r0
 8001040:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][4] = curr_digit[0];
 8001042:	78ba      	ldrb	r2, [r7, #2]
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	7818      	ldrb	r0, [r3, #0]
 8001048:	493a      	ldr	r1, [pc, #232]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 800104a:	4613      	mov	r3, r2
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	4413      	add	r3, r2
 8001050:	440b      	add	r3, r1
 8001052:	3304      	adds	r3, #4
 8001054:	4602      	mov	r2, r0
 8001056:	701a      	strb	r2, [r3, #0]
        if (scan_state == LEDPointFlag) {
 8001058:	e065      	b.n	8001126 <UpdateDisplayBuffer+0x1be>
        } else {
            displayBuffer[bufferIndex][0] = 0b11111111; // Skip bit
 800105a:	78ba      	ldrb	r2, [r7, #2]
 800105c:	4935      	ldr	r1, [pc, #212]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 800105e:	4613      	mov	r3, r2
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	4413      	add	r3, r2
 8001064:	440b      	add	r3, r1
 8001066:	22ff      	movs	r2, #255	@ 0xff
 8001068:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][1] = curr_digit[2];
 800106a:	78ba      	ldrb	r2, [r7, #2]
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	7898      	ldrb	r0, [r3, #2]
 8001070:	4930      	ldr	r1, [pc, #192]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 8001072:	4613      	mov	r3, r2
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	4413      	add	r3, r2
 8001078:	440b      	add	r3, r1
 800107a:	3301      	adds	r3, #1
 800107c:	4602      	mov	r2, r0
 800107e:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][2] = curr_scan;
 8001080:	78ba      	ldrb	r2, [r7, #2]
 8001082:	492c      	ldr	r1, [pc, #176]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 8001084:	4613      	mov	r3, r2
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	4413      	add	r3, r2
 800108a:	440b      	add	r3, r1
 800108c:	3302      	adds	r3, #2
 800108e:	7bfa      	ldrb	r2, [r7, #15]
 8001090:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][3] = curr_digit[1];
 8001092:	78ba      	ldrb	r2, [r7, #2]
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	7858      	ldrb	r0, [r3, #1]
 8001098:	4926      	ldr	r1, [pc, #152]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 800109a:	4613      	mov	r3, r2
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	4413      	add	r3, r2
 80010a0:	440b      	add	r3, r1
 80010a2:	3303      	adds	r3, #3
 80010a4:	4602      	mov	r2, r0
 80010a6:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][4] = curr_digit[0];
 80010a8:	78ba      	ldrb	r2, [r7, #2]
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	7818      	ldrb	r0, [r3, #0]
 80010ae:	4921      	ldr	r1, [pc, #132]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 80010b0:	4613      	mov	r3, r2
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	4413      	add	r3, r2
 80010b6:	440b      	add	r3, r1
 80010b8:	3304      	adds	r3, #4
 80010ba:	4602      	mov	r2, r0
 80010bc:	701a      	strb	r2, [r3, #0]
        if (scan_state == LEDPointFlag) {
 80010be:	e032      	b.n	8001126 <UpdateDisplayBuffer+0x1be>
        }
    } else {
        displayBuffer[bufferIndex][0] = 0b11111111; // Skip bit
 80010c0:	78ba      	ldrb	r2, [r7, #2]
 80010c2:	491c      	ldr	r1, [pc, #112]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 80010c4:	4613      	mov	r3, r2
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	4413      	add	r3, r2
 80010ca:	440b      	add	r3, r1
 80010cc:	22ff      	movs	r2, #255	@ 0xff
 80010ce:	701a      	strb	r2, [r3, #0]
        displayBuffer[bufferIndex][1] = curr_digit[2];
 80010d0:	78ba      	ldrb	r2, [r7, #2]
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	7898      	ldrb	r0, [r3, #2]
 80010d6:	4917      	ldr	r1, [pc, #92]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 80010d8:	4613      	mov	r3, r2
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	4413      	add	r3, r2
 80010de:	440b      	add	r3, r1
 80010e0:	3301      	adds	r3, #1
 80010e2:	4602      	mov	r2, r0
 80010e4:	701a      	strb	r2, [r3, #0]
        displayBuffer[bufferIndex][2] = curr_scan;
 80010e6:	78ba      	ldrb	r2, [r7, #2]
 80010e8:	4912      	ldr	r1, [pc, #72]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 80010ea:	4613      	mov	r3, r2
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	4413      	add	r3, r2
 80010f0:	440b      	add	r3, r1
 80010f2:	3302      	adds	r3, #2
 80010f4:	7bfa      	ldrb	r2, [r7, #15]
 80010f6:	701a      	strb	r2, [r3, #0]
        displayBuffer[bufferIndex][3] = curr_digit[1];
 80010f8:	78ba      	ldrb	r2, [r7, #2]
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	7858      	ldrb	r0, [r3, #1]
 80010fe:	490d      	ldr	r1, [pc, #52]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 8001100:	4613      	mov	r3, r2
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	4413      	add	r3, r2
 8001106:	440b      	add	r3, r1
 8001108:	3303      	adds	r3, #3
 800110a:	4602      	mov	r2, r0
 800110c:	701a      	strb	r2, [r3, #0]
        displayBuffer[bufferIndex][4] = curr_digit[0];
 800110e:	78ba      	ldrb	r2, [r7, #2]
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	7818      	ldrb	r0, [r3, #0]
 8001114:	4907      	ldr	r1, [pc, #28]	@ (8001134 <UpdateDisplayBuffer+0x1cc>)
 8001116:	4613      	mov	r3, r2
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	4413      	add	r3, r2
 800111c:	440b      	add	r3, r1
 800111e:	3304      	adds	r3, #4
 8001120:	4602      	mov	r2, r0
 8001122:	701a      	strb	r2, [r3, #0]
    }
}
 8001124:	bf00      	nop
 8001126:	bf00      	nop
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20000034 	.word	0x20000034
 8001134:	200000d0 	.word	0x200000d0

08001138 <SevenSegLEDsScan>:


void SevenSegLEDsScan() {
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
    uint8_t bufferIndex = (currentBufferIndex + 1) % 2;
 800113e:	4b1d      	ldr	r3, [pc, #116]	@ (80011b4 <SevenSegLEDsScan+0x7c>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	b2db      	uxtb	r3, r3
 8001144:	3301      	adds	r3, #1
 8001146:	2b00      	cmp	r3, #0
 8001148:	f003 0301 	and.w	r3, r3, #1
 800114c:	bfb8      	it	lt
 800114e:	425b      	neglt	r3, r3
 8001150:	71fb      	strb	r3, [r7, #7]
    UpdateDisplayBuffer(SevenSegBuffer, SevenSegScanState, bufferIndex);
 8001152:	4b19      	ldr	r3, [pc, #100]	@ (80011b8 <SevenSegLEDsScan+0x80>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	b2db      	uxtb	r3, r3
 8001158:	79fa      	ldrb	r2, [r7, #7]
 800115a:	4619      	mov	r1, r3
 800115c:	4817      	ldr	r0, [pc, #92]	@ (80011bc <SevenSegLEDsScan+0x84>)
 800115e:	f7ff ff03 	bl	8000f68 <UpdateDisplayBuffer>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001162:	b672      	cpsid	i
}
 8001164:	bf00      	nop

    __disable_irq();  // Disable interrupts
    ShiftOut_SPI(displayBuffer[currentBufferIndex], 5);
 8001166:	4b13      	ldr	r3, [pc, #76]	@ (80011b4 <SevenSegLEDsScan+0x7c>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	b2db      	uxtb	r3, r3
 800116c:	461a      	mov	r2, r3
 800116e:	4613      	mov	r3, r2
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	4413      	add	r3, r2
 8001174:	4a12      	ldr	r2, [pc, #72]	@ (80011c0 <SevenSegLEDsScan+0x88>)
 8001176:	4413      	add	r3, r2
 8001178:	2105      	movs	r1, #5
 800117a:	4618      	mov	r0, r3
 800117c:	f000 f824 	bl	80011c8 <ShiftOut_SPI>
    currentBufferIndex = bufferIndex;  // Swap buffers
 8001180:	4a0c      	ldr	r2, [pc, #48]	@ (80011b4 <SevenSegLEDsScan+0x7c>)
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001186:	b662      	cpsie	i
}
 8001188:	bf00      	nop
    __enable_irq();   // Enable interrupts

    SevenSegScanState = (SevenSegScanState + 1) % 6;
 800118a:	4b0b      	ldr	r3, [pc, #44]	@ (80011b8 <SevenSegLEDsScan+0x80>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	b2db      	uxtb	r3, r3
 8001190:	1c5a      	adds	r2, r3, #1
 8001192:	4b0c      	ldr	r3, [pc, #48]	@ (80011c4 <SevenSegLEDsScan+0x8c>)
 8001194:	fb83 3102 	smull	r3, r1, r3, r2
 8001198:	17d3      	asrs	r3, r2, #31
 800119a:	1ac9      	subs	r1, r1, r3
 800119c:	460b      	mov	r3, r1
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	440b      	add	r3, r1
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	1ad1      	subs	r1, r2, r3
 80011a6:	b2ca      	uxtb	r2, r1
 80011a8:	4b03      	ldr	r3, [pc, #12]	@ (80011b8 <SevenSegLEDsScan+0x80>)
 80011aa:	701a      	strb	r2, [r3, #0]
}
 80011ac:	bf00      	nop
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	200000da 	.word	0x200000da
 80011b8:	200000ce 	.word	0x200000ce
 80011bc:	20000018 	.word	0x20000018
 80011c0:	200000d0 	.word	0x200000d0
 80011c4:	2aaaaaab 	.word	0x2aaaaaab

080011c8 <ShiftOut_SPI>:
 */

#include "SPI_shift.h"
extern SPI_HandleTypeDef hspi1;
void ShiftOut_SPI(uint8_t *data, size_t size)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(Latch_SPI1_GPIO_Port, Latch_SPI1_Pin, GPIO_PIN_RESET); // Pull STCP (Latch) low
 80011d2:	2200      	movs	r2, #0
 80011d4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011d8:	4823      	ldr	r0, [pc, #140]	@ (8001268 <ShiftOut_SPI+0xa0>)
 80011da:	f000 fead 	bl	8001f38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OE_GPIO_Port, OE_Pin, GPIO_PIN_SET);
 80011de:	2201      	movs	r2, #1
 80011e0:	2180      	movs	r1, #128	@ 0x80
 80011e2:	4822      	ldr	r0, [pc, #136]	@ (800126c <ShiftOut_SPI+0xa4>)
 80011e4:	f000 fea8 	bl	8001f38 <HAL_GPIO_WritePin>
	 for (volatile int i = 0; i < 1000; i++) __NOP();
 80011e8:	2300      	movs	r3, #0
 80011ea:	60fb      	str	r3, [r7, #12]
 80011ec:	e003      	b.n	80011f6 <ShiftOut_SPI+0x2e>
 80011ee:	bf00      	nop
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	3301      	adds	r3, #1
 80011f4:	60fb      	str	r3, [r7, #12]
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80011fc:	dbf7      	blt.n	80011ee <ShiftOut_SPI+0x26>
//	osDelay(1);
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80011fe:	bf00      	nop
 8001200:	481b      	ldr	r0, [pc, #108]	@ (8001270 <ShiftOut_SPI+0xa8>)
 8001202:	f001 fcf5 	bl	8002bf0 <HAL_SPI_GetState>
 8001206:	4603      	mov	r3, r0
 8001208:	2b01      	cmp	r3, #1
 800120a:	d1f9      	bne.n	8001200 <ShiftOut_SPI+0x38>
    if (HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY) != HAL_OK)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	b29a      	uxth	r2, r3
 8001210:	f04f 33ff 	mov.w	r3, #4294967295
 8001214:	6879      	ldr	r1, [r7, #4]
 8001216:	4816      	ldr	r0, [pc, #88]	@ (8001270 <ShiftOut_SPI+0xa8>)
 8001218:	f001 fba7 	bl	800296a <HAL_SPI_Transmit>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <ShiftOut_SPI+0x5e>
    {
    	Error_Handler();
 8001222:	f000 f9e5 	bl	80015f0 <Error_Handler>
    }
//    osDelay(1);
    for (volatile int i = 0; i < 1000; i++) __NOP();
 8001226:	2300      	movs	r3, #0
 8001228:	60bb      	str	r3, [r7, #8]
 800122a:	e003      	b.n	8001234 <ShiftOut_SPI+0x6c>
 800122c:	bf00      	nop
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	3301      	adds	r3, #1
 8001232:	60bb      	str	r3, [r7, #8]
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800123a:	dbf7      	blt.n	800122c <ShiftOut_SPI+0x64>
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800123c:	bf00      	nop
 800123e:	480c      	ldr	r0, [pc, #48]	@ (8001270 <ShiftOut_SPI+0xa8>)
 8001240:	f001 fcd6 	bl	8002bf0 <HAL_SPI_GetState>
 8001244:	4603      	mov	r3, r0
 8001246:	2b01      	cmp	r3, #1
 8001248:	d1f9      	bne.n	800123e <ShiftOut_SPI+0x76>
    HAL_GPIO_WritePin(Latch_SPI1_GPIO_Port, Latch_SPI1_Pin, GPIO_PIN_SET); // Pull STCP (Latch) high
 800124a:	2201      	movs	r2, #1
 800124c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001250:	4805      	ldr	r0, [pc, #20]	@ (8001268 <ShiftOut_SPI+0xa0>)
 8001252:	f000 fe71 	bl	8001f38 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(OE_GPIO_Port, OE_Pin, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	2180      	movs	r1, #128	@ 0x80
 800125a:	4804      	ldr	r0, [pc, #16]	@ (800126c <ShiftOut_SPI+0xa4>)
 800125c:	f000 fe6c 	bl	8001f38 <HAL_GPIO_WritePin>

}
 8001260:	bf00      	nop
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40020400 	.word	0x40020400
 800126c:	40020800 	.word	0x40020800
 8001270:	200000e0 	.word	0x200000e0

08001274 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001278:	f000 fb9e 	bl	80019b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800127c:	f000 f828 	bl	80012d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001280:	f000 f8fa 	bl	8001478 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001284:	f000 f88c 	bl	80013a0 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001288:	f000 f8c0 	bl	800140c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800128c:	f002 f852 	bl	8003334 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Led3x6Task */
  Led3x6TaskHandle = osThreadNew(Led3x6Run, NULL, &Led3x6Task_attributes);
 8001290:	4a09      	ldr	r2, [pc, #36]	@ (80012b8 <main+0x44>)
 8001292:	2100      	movs	r1, #0
 8001294:	4809      	ldr	r0, [pc, #36]	@ (80012bc <main+0x48>)
 8001296:	f002 f897 	bl	80033c8 <osThreadNew>
 800129a:	4603      	mov	r3, r0
 800129c:	4a08      	ldr	r2, [pc, #32]	@ (80012c0 <main+0x4c>)
 800129e:	6013      	str	r3, [r2, #0]

  /* creation of KeyPad4x5Task */
  KeyPad4x5TaskHandle = osThreadNew(KeyPad4x5Run, NULL, &KeyPad4x5Task_attributes);
 80012a0:	4a08      	ldr	r2, [pc, #32]	@ (80012c4 <main+0x50>)
 80012a2:	2100      	movs	r1, #0
 80012a4:	4808      	ldr	r0, [pc, #32]	@ (80012c8 <main+0x54>)
 80012a6:	f002 f88f 	bl	80033c8 <osThreadNew>
 80012aa:	4603      	mov	r3, r0
 80012ac:	4a07      	ldr	r2, [pc, #28]	@ (80012cc <main+0x58>)
 80012ae:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80012b0:	f002 f864 	bl	800337c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012b4:	bf00      	nop
 80012b6:	e7fd      	b.n	80012b4 <main+0x40>
 80012b8:	08006928 	.word	0x08006928
 80012bc:	0800157d 	.word	0x0800157d
 80012c0:	20000190 	.word	0x20000190
 80012c4:	0800694c 	.word	0x0800694c
 80012c8:	080015b9 	.word	0x080015b9
 80012cc:	20000194 	.word	0x20000194

080012d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b094      	sub	sp, #80	@ 0x50
 80012d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d6:	f107 0320 	add.w	r3, r7, #32
 80012da:	2230      	movs	r2, #48	@ 0x30
 80012dc:	2100      	movs	r1, #0
 80012de:	4618      	mov	r0, r3
 80012e0:	f004 fe0e 	bl	8005f00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e4:	f107 030c 	add.w	r3, r7, #12
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]
 80012f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012f4:	2300      	movs	r3, #0
 80012f6:	60bb      	str	r3, [r7, #8]
 80012f8:	4b27      	ldr	r3, [pc, #156]	@ (8001398 <SystemClock_Config+0xc8>)
 80012fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fc:	4a26      	ldr	r2, [pc, #152]	@ (8001398 <SystemClock_Config+0xc8>)
 80012fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001302:	6413      	str	r3, [r2, #64]	@ 0x40
 8001304:	4b24      	ldr	r3, [pc, #144]	@ (8001398 <SystemClock_Config+0xc8>)
 8001306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001308:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800130c:	60bb      	str	r3, [r7, #8]
 800130e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001310:	2300      	movs	r3, #0
 8001312:	607b      	str	r3, [r7, #4]
 8001314:	4b21      	ldr	r3, [pc, #132]	@ (800139c <SystemClock_Config+0xcc>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a20      	ldr	r2, [pc, #128]	@ (800139c <SystemClock_Config+0xcc>)
 800131a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800131e:	6013      	str	r3, [r2, #0]
 8001320:	4b1e      	ldr	r3, [pc, #120]	@ (800139c <SystemClock_Config+0xcc>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001328:	607b      	str	r3, [r7, #4]
 800132a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800132c:	2302      	movs	r3, #2
 800132e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001330:	2301      	movs	r3, #1
 8001332:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001334:	2310      	movs	r3, #16
 8001336:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001338:	2302      	movs	r3, #2
 800133a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800133c:	2300      	movs	r3, #0
 800133e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001340:	2308      	movs	r3, #8
 8001342:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001344:	2364      	movs	r3, #100	@ 0x64
 8001346:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001348:	2302      	movs	r3, #2
 800134a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800134c:	2304      	movs	r3, #4
 800134e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001350:	f107 0320 	add.w	r3, r7, #32
 8001354:	4618      	mov	r0, r3
 8001356:	f000 fe09 	bl	8001f6c <HAL_RCC_OscConfig>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001360:	f000 f946 	bl	80015f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001364:	230f      	movs	r3, #15
 8001366:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001368:	2302      	movs	r3, #2
 800136a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001370:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001374:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001376:	2300      	movs	r3, #0
 8001378:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800137a:	f107 030c 	add.w	r3, r7, #12
 800137e:	2103      	movs	r1, #3
 8001380:	4618      	mov	r0, r3
 8001382:	f001 f86b 	bl	800245c <HAL_RCC_ClockConfig>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800138c:	f000 f930 	bl	80015f0 <Error_Handler>
  }
}
 8001390:	bf00      	nop
 8001392:	3750      	adds	r7, #80	@ 0x50
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	40023800 	.word	0x40023800
 800139c:	40007000 	.word	0x40007000

080013a0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013a4:	4b17      	ldr	r3, [pc, #92]	@ (8001404 <MX_SPI1_Init+0x64>)
 80013a6:	4a18      	ldr	r2, [pc, #96]	@ (8001408 <MX_SPI1_Init+0x68>)
 80013a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013aa:	4b16      	ldr	r3, [pc, #88]	@ (8001404 <MX_SPI1_Init+0x64>)
 80013ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013b2:	4b14      	ldr	r3, [pc, #80]	@ (8001404 <MX_SPI1_Init+0x64>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013b8:	4b12      	ldr	r3, [pc, #72]	@ (8001404 <MX_SPI1_Init+0x64>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013be:	4b11      	ldr	r3, [pc, #68]	@ (8001404 <MX_SPI1_Init+0x64>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001404 <MX_SPI1_Init+0x64>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001404 <MX_SPI1_Init+0x64>)
 80013cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80013d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001404 <MX_SPI1_Init+0x64>)
 80013d4:	2220      	movs	r2, #32
 80013d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001404 <MX_SPI1_Init+0x64>)
 80013da:	2200      	movs	r2, #0
 80013dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013de:	4b09      	ldr	r3, [pc, #36]	@ (8001404 <MX_SPI1_Init+0x64>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013e4:	4b07      	ldr	r3, [pc, #28]	@ (8001404 <MX_SPI1_Init+0x64>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013ea:	4b06      	ldr	r3, [pc, #24]	@ (8001404 <MX_SPI1_Init+0x64>)
 80013ec:	220a      	movs	r2, #10
 80013ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013f0:	4804      	ldr	r0, [pc, #16]	@ (8001404 <MX_SPI1_Init+0x64>)
 80013f2:	f001 fa31 	bl	8002858 <HAL_SPI_Init>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013fc:	f000 f8f8 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001400:	bf00      	nop
 8001402:	bd80      	pop	{r7, pc}
 8001404:	200000e0 	.word	0x200000e0
 8001408:	40013000 	.word	0x40013000

0800140c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001410:	4b17      	ldr	r3, [pc, #92]	@ (8001470 <MX_SPI2_Init+0x64>)
 8001412:	4a18      	ldr	r2, [pc, #96]	@ (8001474 <MX_SPI2_Init+0x68>)
 8001414:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001416:	4b16      	ldr	r3, [pc, #88]	@ (8001470 <MX_SPI2_Init+0x64>)
 8001418:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800141c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800141e:	4b14      	ldr	r3, [pc, #80]	@ (8001470 <MX_SPI2_Init+0x64>)
 8001420:	2200      	movs	r2, #0
 8001422:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001424:	4b12      	ldr	r3, [pc, #72]	@ (8001470 <MX_SPI2_Init+0x64>)
 8001426:	2200      	movs	r2, #0
 8001428:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800142a:	4b11      	ldr	r3, [pc, #68]	@ (8001470 <MX_SPI2_Init+0x64>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001430:	4b0f      	ldr	r3, [pc, #60]	@ (8001470 <MX_SPI2_Init+0x64>)
 8001432:	2200      	movs	r2, #0
 8001434:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001436:	4b0e      	ldr	r3, [pc, #56]	@ (8001470 <MX_SPI2_Init+0x64>)
 8001438:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800143c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800143e:	4b0c      	ldr	r3, [pc, #48]	@ (8001470 <MX_SPI2_Init+0x64>)
 8001440:	2200      	movs	r2, #0
 8001442:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001444:	4b0a      	ldr	r3, [pc, #40]	@ (8001470 <MX_SPI2_Init+0x64>)
 8001446:	2200      	movs	r2, #0
 8001448:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800144a:	4b09      	ldr	r3, [pc, #36]	@ (8001470 <MX_SPI2_Init+0x64>)
 800144c:	2200      	movs	r2, #0
 800144e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001450:	4b07      	ldr	r3, [pc, #28]	@ (8001470 <MX_SPI2_Init+0x64>)
 8001452:	2200      	movs	r2, #0
 8001454:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001456:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <MX_SPI2_Init+0x64>)
 8001458:	220a      	movs	r2, #10
 800145a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800145c:	4804      	ldr	r0, [pc, #16]	@ (8001470 <MX_SPI2_Init+0x64>)
 800145e:	f001 f9fb 	bl	8002858 <HAL_SPI_Init>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001468:	f000 f8c2 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800146c:	bf00      	nop
 800146e:	bd80      	pop	{r7, pc}
 8001470:	20000138 	.word	0x20000138
 8001474:	40003800 	.word	0x40003800

08001478 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08a      	sub	sp, #40	@ 0x28
 800147c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147e:	f107 0314 	add.w	r3, r7, #20
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	613b      	str	r3, [r7, #16]
 8001492:	4b37      	ldr	r3, [pc, #220]	@ (8001570 <MX_GPIO_Init+0xf8>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001496:	4a36      	ldr	r2, [pc, #216]	@ (8001570 <MX_GPIO_Init+0xf8>)
 8001498:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800149c:	6313      	str	r3, [r2, #48]	@ 0x30
 800149e:	4b34      	ldr	r3, [pc, #208]	@ (8001570 <MX_GPIO_Init+0xf8>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014a6:	613b      	str	r3, [r7, #16]
 80014a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	60fb      	str	r3, [r7, #12]
 80014ae:	4b30      	ldr	r3, [pc, #192]	@ (8001570 <MX_GPIO_Init+0xf8>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b2:	4a2f      	ldr	r2, [pc, #188]	@ (8001570 <MX_GPIO_Init+0xf8>)
 80014b4:	f043 0304 	orr.w	r3, r3, #4
 80014b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001570 <MX_GPIO_Init+0xf8>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	f003 0304 	and.w	r3, r3, #4
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	60bb      	str	r3, [r7, #8]
 80014ca:	4b29      	ldr	r3, [pc, #164]	@ (8001570 <MX_GPIO_Init+0xf8>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	4a28      	ldr	r2, [pc, #160]	@ (8001570 <MX_GPIO_Init+0xf8>)
 80014d0:	f043 0301 	orr.w	r3, r3, #1
 80014d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d6:	4b26      	ldr	r3, [pc, #152]	@ (8001570 <MX_GPIO_Init+0xf8>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	60bb      	str	r3, [r7, #8]
 80014e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	607b      	str	r3, [r7, #4]
 80014e6:	4b22      	ldr	r3, [pc, #136]	@ (8001570 <MX_GPIO_Init+0xf8>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	4a21      	ldr	r2, [pc, #132]	@ (8001570 <MX_GPIO_Init+0xf8>)
 80014ec:	f043 0302 	orr.w	r3, r3, #2
 80014f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001570 <MX_GPIO_Init+0xf8>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Latch_SPI1_Pin|OUT0_Pin|OUT1_Pin|OUT2_Pin
 80014fe:	2200      	movs	r2, #0
 8001500:	f244 31c0 	movw	r1, #17344	@ 0x43c0
 8001504:	481b      	ldr	r0, [pc, #108]	@ (8001574 <MX_GPIO_Init+0xfc>)
 8001506:	f000 fd17 	bl	8001f38 <HAL_GPIO_WritePin>
                          |OUT3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OE_GPIO_Port, OE_Pin, GPIO_PIN_RESET);
 800150a:	2200      	movs	r2, #0
 800150c:	2180      	movs	r1, #128	@ 0x80
 800150e:	481a      	ldr	r0, [pc, #104]	@ (8001578 <MX_GPIO_Init+0x100>)
 8001510:	f000 fd12 	bl	8001f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin
                           D4_Pin */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin
 8001514:	231f      	movs	r3, #31
 8001516:	617b      	str	r3, [r7, #20]
                          |D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001518:	2300      	movs	r3, #0
 800151a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800151c:	2301      	movs	r3, #1
 800151e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001520:	f107 0314 	add.w	r3, r7, #20
 8001524:	4619      	mov	r1, r3
 8001526:	4813      	ldr	r0, [pc, #76]	@ (8001574 <MX_GPIO_Init+0xfc>)
 8001528:	f000 fb6a 	bl	8001c00 <HAL_GPIO_Init>

  /*Configure GPIO pins : Latch_SPI1_Pin OUT0_Pin OUT1_Pin OUT2_Pin
                           OUT3_Pin */
  GPIO_InitStruct.Pin = Latch_SPI1_Pin|OUT0_Pin|OUT1_Pin|OUT2_Pin
 800152c:	f244 33c0 	movw	r3, #17344	@ 0x43c0
 8001530:	617b      	str	r3, [r7, #20]
                          |OUT3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001532:	2301      	movs	r3, #1
 8001534:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001536:	2300      	movs	r3, #0
 8001538:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800153a:	2300      	movs	r3, #0
 800153c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800153e:	f107 0314 	add.w	r3, r7, #20
 8001542:	4619      	mov	r1, r3
 8001544:	480b      	ldr	r0, [pc, #44]	@ (8001574 <MX_GPIO_Init+0xfc>)
 8001546:	f000 fb5b 	bl	8001c00 <HAL_GPIO_Init>

  /*Configure GPIO pin : OE_Pin */
  GPIO_InitStruct.Pin = OE_Pin;
 800154a:	2380      	movs	r3, #128	@ 0x80
 800154c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800154e:	2301      	movs	r3, #1
 8001550:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001552:	2300      	movs	r3, #0
 8001554:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001556:	2300      	movs	r3, #0
 8001558:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OE_GPIO_Port, &GPIO_InitStruct);
 800155a:	f107 0314 	add.w	r3, r7, #20
 800155e:	4619      	mov	r1, r3
 8001560:	4805      	ldr	r0, [pc, #20]	@ (8001578 <MX_GPIO_Init+0x100>)
 8001562:	f000 fb4d 	bl	8001c00 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001566:	bf00      	nop
 8001568:	3728      	adds	r7, #40	@ 0x28
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40023800 	.word	0x40023800
 8001574:	40020400 	.word	0x40020400
 8001578:	40020800 	.word	0x40020800

0800157c <Led3x6Run>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Led3x6Run */
void Led3x6Run(void *argument)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */

	uint8_t clear_buffer[5] = {0b11111111,0b11111111,0b11111111,0b11111111,0b11111111};
 8001584:	4a0b      	ldr	r2, [pc, #44]	@ (80015b4 <Led3x6Run+0x38>)
 8001586:	f107 0308 	add.w	r3, r7, #8
 800158a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800158e:	6018      	str	r0, [r3, #0]
 8001590:	3304      	adds	r3, #4
 8001592:	7019      	strb	r1, [r3, #0]
  for(;;)
  {
	  SevenSegLEDsScan();
 8001594:	f7ff fdd0 	bl	8001138 <SevenSegLEDsScan>
	  osDelay(1);
 8001598:	2001      	movs	r0, #1
 800159a:	f001 ffa7 	bl	80034ec <osDelay>
	  ShiftOut_SPI(clear_buffer, 5);
 800159e:	f107 0308 	add.w	r3, r7, #8
 80015a2:	2105      	movs	r1, #5
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff fe0f 	bl	80011c8 <ShiftOut_SPI>

//	  SevenSegLEDsScan();
	  osDelay(1);
 80015aa:	2001      	movs	r0, #1
 80015ac:	f001 ff9e 	bl	80034ec <osDelay>
	  SevenSegLEDsScan();
 80015b0:	bf00      	nop
 80015b2:	e7ef      	b.n	8001594 <Led3x6Run+0x18>
 80015b4:	08006908 	.word	0x08006908

080015b8 <KeyPad4x5Run>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_KeyPad4x5Run */
void KeyPad4x5Run(void *argument)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN KeyPad4x5Run */
  /* Infinite loop */
  for(;;)
  {
	 KeyLogic();
 80015c0:	f7ff f956 	bl	8000870 <KeyLogic>
	 KeyLogic_Action();
 80015c4:	f7ff fb28 	bl	8000c18 <KeyLogic_Action>
	 osDelay(1);
 80015c8:	2001      	movs	r0, #1
 80015ca:	f001 ff8f 	bl	80034ec <osDelay>
	 KeyLogic();
 80015ce:	bf00      	nop
 80015d0:	e7f6      	b.n	80015c0 <KeyPad4x5Run+0x8>

080015d2 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b082      	sub	sp, #8
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015e2:	d101      	bne.n	80015e8 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80015e4:	f000 fa0a 	bl	80019fc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015e8:	bf00      	nop
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80015f4:	b672      	cpsid	i
}
 80015f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <Error_Handler+0x8>

080015fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	607b      	str	r3, [r7, #4]
 8001606:	4b12      	ldr	r3, [pc, #72]	@ (8001650 <HAL_MspInit+0x54>)
 8001608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800160a:	4a11      	ldr	r2, [pc, #68]	@ (8001650 <HAL_MspInit+0x54>)
 800160c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001610:	6453      	str	r3, [r2, #68]	@ 0x44
 8001612:	4b0f      	ldr	r3, [pc, #60]	@ (8001650 <HAL_MspInit+0x54>)
 8001614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001616:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800161a:	607b      	str	r3, [r7, #4]
 800161c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	603b      	str	r3, [r7, #0]
 8001622:	4b0b      	ldr	r3, [pc, #44]	@ (8001650 <HAL_MspInit+0x54>)
 8001624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001626:	4a0a      	ldr	r2, [pc, #40]	@ (8001650 <HAL_MspInit+0x54>)
 8001628:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800162c:	6413      	str	r3, [r2, #64]	@ 0x40
 800162e:	4b08      	ldr	r3, [pc, #32]	@ (8001650 <HAL_MspInit+0x54>)
 8001630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001632:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001636:	603b      	str	r3, [r7, #0]
 8001638:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	210f      	movs	r1, #15
 800163e:	f06f 0001 	mvn.w	r0, #1
 8001642:	f000 fab3 	bl	8001bac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40023800 	.word	0x40023800

08001654 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b08c      	sub	sp, #48	@ 0x30
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165c:	f107 031c 	add.w	r3, r7, #28
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
 800166a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a41      	ldr	r2, [pc, #260]	@ (8001778 <HAL_SPI_MspInit+0x124>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d12c      	bne.n	80016d0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	61bb      	str	r3, [r7, #24]
 800167a:	4b40      	ldr	r3, [pc, #256]	@ (800177c <HAL_SPI_MspInit+0x128>)
 800167c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167e:	4a3f      	ldr	r2, [pc, #252]	@ (800177c <HAL_SPI_MspInit+0x128>)
 8001680:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001684:	6453      	str	r3, [r2, #68]	@ 0x44
 8001686:	4b3d      	ldr	r3, [pc, #244]	@ (800177c <HAL_SPI_MspInit+0x128>)
 8001688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800168e:	61bb      	str	r3, [r7, #24]
 8001690:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
 8001696:	4b39      	ldr	r3, [pc, #228]	@ (800177c <HAL_SPI_MspInit+0x128>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169a:	4a38      	ldr	r2, [pc, #224]	@ (800177c <HAL_SPI_MspInit+0x128>)
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016a2:	4b36      	ldr	r3, [pc, #216]	@ (800177c <HAL_SPI_MspInit+0x128>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	617b      	str	r3, [r7, #20]
 80016ac:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80016ae:	23a0      	movs	r3, #160	@ 0xa0
 80016b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b2:	2302      	movs	r3, #2
 80016b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ba:	2303      	movs	r3, #3
 80016bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016be:	2305      	movs	r3, #5
 80016c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c2:	f107 031c 	add.w	r3, r7, #28
 80016c6:	4619      	mov	r1, r3
 80016c8:	482d      	ldr	r0, [pc, #180]	@ (8001780 <HAL_SPI_MspInit+0x12c>)
 80016ca:	f000 fa99 	bl	8001c00 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80016ce:	e04f      	b.n	8001770 <HAL_SPI_MspInit+0x11c>
  else if(hspi->Instance==SPI2)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a2b      	ldr	r2, [pc, #172]	@ (8001784 <HAL_SPI_MspInit+0x130>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d14a      	bne.n	8001770 <HAL_SPI_MspInit+0x11c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016da:	2300      	movs	r3, #0
 80016dc:	613b      	str	r3, [r7, #16]
 80016de:	4b27      	ldr	r3, [pc, #156]	@ (800177c <HAL_SPI_MspInit+0x128>)
 80016e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e2:	4a26      	ldr	r2, [pc, #152]	@ (800177c <HAL_SPI_MspInit+0x128>)
 80016e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ea:	4b24      	ldr	r3, [pc, #144]	@ (800177c <HAL_SPI_MspInit+0x128>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016f2:	613b      	str	r3, [r7, #16]
 80016f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	4b20      	ldr	r3, [pc, #128]	@ (800177c <HAL_SPI_MspInit+0x128>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fe:	4a1f      	ldr	r2, [pc, #124]	@ (800177c <HAL_SPI_MspInit+0x128>)
 8001700:	f043 0304 	orr.w	r3, r3, #4
 8001704:	6313      	str	r3, [r2, #48]	@ 0x30
 8001706:	4b1d      	ldr	r3, [pc, #116]	@ (800177c <HAL_SPI_MspInit+0x128>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170a:	f003 0304 	and.w	r3, r3, #4
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	60bb      	str	r3, [r7, #8]
 8001716:	4b19      	ldr	r3, [pc, #100]	@ (800177c <HAL_SPI_MspInit+0x128>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	4a18      	ldr	r2, [pc, #96]	@ (800177c <HAL_SPI_MspInit+0x128>)
 800171c:	f043 0302 	orr.w	r3, r3, #2
 8001720:	6313      	str	r3, [r2, #48]	@ 0x30
 8001722:	4b16      	ldr	r3, [pc, #88]	@ (800177c <HAL_SPI_MspInit+0x128>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	60bb      	str	r3, [r7, #8]
 800172c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800172e:	2308      	movs	r3, #8
 8001730:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001732:	2302      	movs	r3, #2
 8001734:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001736:	2300      	movs	r3, #0
 8001738:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173a:	2303      	movs	r3, #3
 800173c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800173e:	2305      	movs	r3, #5
 8001740:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001742:	f107 031c 	add.w	r3, r7, #28
 8001746:	4619      	mov	r1, r3
 8001748:	480f      	ldr	r0, [pc, #60]	@ (8001788 <HAL_SPI_MspInit+0x134>)
 800174a:	f000 fa59 	bl	8001c00 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800174e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001752:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001754:	2302      	movs	r3, #2
 8001756:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175c:	2303      	movs	r3, #3
 800175e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001760:	2305      	movs	r3, #5
 8001762:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001764:	f107 031c 	add.w	r3, r7, #28
 8001768:	4619      	mov	r1, r3
 800176a:	4808      	ldr	r0, [pc, #32]	@ (800178c <HAL_SPI_MspInit+0x138>)
 800176c:	f000 fa48 	bl	8001c00 <HAL_GPIO_Init>
}
 8001770:	bf00      	nop
 8001772:	3730      	adds	r7, #48	@ 0x30
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40013000 	.word	0x40013000
 800177c:	40023800 	.word	0x40023800
 8001780:	40020000 	.word	0x40020000
 8001784:	40003800 	.word	0x40003800
 8001788:	40020800 	.word	0x40020800
 800178c:	40020400 	.word	0x40020400

08001790 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08e      	sub	sp, #56	@ 0x38
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001798:	2300      	movs	r3, #0
 800179a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800179c:	2300      	movs	r3, #0
 800179e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80017a0:	2300      	movs	r3, #0
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	4b34      	ldr	r3, [pc, #208]	@ (8001878 <HAL_InitTick+0xe8>)
 80017a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a8:	4a33      	ldr	r2, [pc, #204]	@ (8001878 <HAL_InitTick+0xe8>)
 80017aa:	f043 0301 	orr.w	r3, r3, #1
 80017ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80017b0:	4b31      	ldr	r3, [pc, #196]	@ (8001878 <HAL_InitTick+0xe8>)
 80017b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b4:	f003 0301 	and.w	r3, r3, #1
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80017bc:	f107 0210 	add.w	r2, r7, #16
 80017c0:	f107 0314 	add.w	r3, r7, #20
 80017c4:	4611      	mov	r1, r2
 80017c6:	4618      	mov	r0, r3
 80017c8:	f001 f814 	bl	80027f4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80017cc:	6a3b      	ldr	r3, [r7, #32]
 80017ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80017d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d103      	bne.n	80017de <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80017d6:	f000 fff9 	bl	80027cc <HAL_RCC_GetPCLK1Freq>
 80017da:	6378      	str	r0, [r7, #52]	@ 0x34
 80017dc:	e004      	b.n	80017e8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80017de:	f000 fff5 	bl	80027cc <HAL_RCC_GetPCLK1Freq>
 80017e2:	4603      	mov	r3, r0
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80017e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017ea:	4a24      	ldr	r2, [pc, #144]	@ (800187c <HAL_InitTick+0xec>)
 80017ec:	fba2 2303 	umull	r2, r3, r2, r3
 80017f0:	0c9b      	lsrs	r3, r3, #18
 80017f2:	3b01      	subs	r3, #1
 80017f4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80017f6:	4b22      	ldr	r3, [pc, #136]	@ (8001880 <HAL_InitTick+0xf0>)
 80017f8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017fc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80017fe:	4b20      	ldr	r3, [pc, #128]	@ (8001880 <HAL_InitTick+0xf0>)
 8001800:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001804:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001806:	4a1e      	ldr	r2, [pc, #120]	@ (8001880 <HAL_InitTick+0xf0>)
 8001808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800180a:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 800180c:	4b1c      	ldr	r3, [pc, #112]	@ (8001880 <HAL_InitTick+0xf0>)
 800180e:	2200      	movs	r2, #0
 8001810:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001812:	4b1b      	ldr	r3, [pc, #108]	@ (8001880 <HAL_InitTick+0xf0>)
 8001814:	2200      	movs	r2, #0
 8001816:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001818:	4b19      	ldr	r3, [pc, #100]	@ (8001880 <HAL_InitTick+0xf0>)
 800181a:	2200      	movs	r2, #0
 800181c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 800181e:	4818      	ldr	r0, [pc, #96]	@ (8001880 <HAL_InitTick+0xf0>)
 8001820:	f001 fad0 	bl	8002dc4 <HAL_TIM_Base_Init>
 8001824:	4603      	mov	r3, r0
 8001826:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800182a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800182e:	2b00      	cmp	r3, #0
 8001830:	d11b      	bne.n	800186a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001832:	4813      	ldr	r0, [pc, #76]	@ (8001880 <HAL_InitTick+0xf0>)
 8001834:	f001 fb20 	bl	8002e78 <HAL_TIM_Base_Start_IT>
 8001838:	4603      	mov	r3, r0
 800183a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800183e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001842:	2b00      	cmp	r3, #0
 8001844:	d111      	bne.n	800186a <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001846:	201c      	movs	r0, #28
 8001848:	f000 f9cc 	bl	8001be4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2b0f      	cmp	r3, #15
 8001850:	d808      	bhi.n	8001864 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001852:	2200      	movs	r2, #0
 8001854:	6879      	ldr	r1, [r7, #4]
 8001856:	201c      	movs	r0, #28
 8001858:	f000 f9a8 	bl	8001bac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800185c:	4a09      	ldr	r2, [pc, #36]	@ (8001884 <HAL_InitTick+0xf4>)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6013      	str	r3, [r2, #0]
 8001862:	e002      	b.n	800186a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800186a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800186e:	4618      	mov	r0, r3
 8001870:	3738      	adds	r7, #56	@ 0x38
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40023800 	.word	0x40023800
 800187c:	431bde83 	.word	0x431bde83
 8001880:	20000198 	.word	0x20000198
 8001884:	2000003c 	.word	0x2000003c

08001888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800188c:	bf00      	nop
 800188e:	e7fd      	b.n	800188c <NMI_Handler+0x4>

08001890 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <HardFault_Handler+0x4>

08001898 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800189c:	bf00      	nop
 800189e:	e7fd      	b.n	800189c <MemManage_Handler+0x4>

080018a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018a4:	bf00      	nop
 80018a6:	e7fd      	b.n	80018a4 <BusFault_Handler+0x4>

080018a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018ac:	bf00      	nop
 80018ae:	e7fd      	b.n	80018ac <UsageFault_Handler+0x4>

080018b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018b4:	bf00      	nop
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
	...

080018c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018c4:	4802      	ldr	r0, [pc, #8]	@ (80018d0 <TIM2_IRQHandler+0x10>)
 80018c6:	f001 fb39 	bl	8002f3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018ca:	bf00      	nop
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	20000198 	.word	0x20000198

080018d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018dc:	4a14      	ldr	r2, [pc, #80]	@ (8001930 <_sbrk+0x5c>)
 80018de:	4b15      	ldr	r3, [pc, #84]	@ (8001934 <_sbrk+0x60>)
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018e8:	4b13      	ldr	r3, [pc, #76]	@ (8001938 <_sbrk+0x64>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d102      	bne.n	80018f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018f0:	4b11      	ldr	r3, [pc, #68]	@ (8001938 <_sbrk+0x64>)
 80018f2:	4a12      	ldr	r2, [pc, #72]	@ (800193c <_sbrk+0x68>)
 80018f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018f6:	4b10      	ldr	r3, [pc, #64]	@ (8001938 <_sbrk+0x64>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4413      	add	r3, r2
 80018fe:	693a      	ldr	r2, [r7, #16]
 8001900:	429a      	cmp	r2, r3
 8001902:	d207      	bcs.n	8001914 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001904:	f004 fb5a 	bl	8005fbc <__errno>
 8001908:	4603      	mov	r3, r0
 800190a:	220c      	movs	r2, #12
 800190c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800190e:	f04f 33ff 	mov.w	r3, #4294967295
 8001912:	e009      	b.n	8001928 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001914:	4b08      	ldr	r3, [pc, #32]	@ (8001938 <_sbrk+0x64>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800191a:	4b07      	ldr	r3, [pc, #28]	@ (8001938 <_sbrk+0x64>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4413      	add	r3, r2
 8001922:	4a05      	ldr	r2, [pc, #20]	@ (8001938 <_sbrk+0x64>)
 8001924:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001926:	68fb      	ldr	r3, [r7, #12]
}
 8001928:	4618      	mov	r0, r3
 800192a:	3718      	adds	r7, #24
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	20020000 	.word	0x20020000
 8001934:	00000400 	.word	0x00000400
 8001938:	200001e0 	.word	0x200001e0
 800193c:	20004d18 	.word	0x20004d18

08001940 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001944:	4b06      	ldr	r3, [pc, #24]	@ (8001960 <SystemInit+0x20>)
 8001946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800194a:	4a05      	ldr	r2, [pc, #20]	@ (8001960 <SystemInit+0x20>)
 800194c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001950:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001954:	bf00      	nop
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	e000ed00 	.word	0xe000ed00

08001964 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001964:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800199c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001968:	f7ff ffea 	bl	8001940 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800196c:	480c      	ldr	r0, [pc, #48]	@ (80019a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800196e:	490d      	ldr	r1, [pc, #52]	@ (80019a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001970:	4a0d      	ldr	r2, [pc, #52]	@ (80019a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001972:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001974:	e002      	b.n	800197c <LoopCopyDataInit>

08001976 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001976:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001978:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800197a:	3304      	adds	r3, #4

0800197c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800197c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800197e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001980:	d3f9      	bcc.n	8001976 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001982:	4a0a      	ldr	r2, [pc, #40]	@ (80019ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001984:	4c0a      	ldr	r4, [pc, #40]	@ (80019b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001986:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001988:	e001      	b.n	800198e <LoopFillZerobss>

0800198a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800198a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800198c:	3204      	adds	r2, #4

0800198e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800198e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001990:	d3fb      	bcc.n	800198a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001992:	f004 fb19 	bl	8005fc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001996:	f7ff fc6d 	bl	8001274 <main>
  bx  lr    
 800199a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800199c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019a4:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 80019a8:	080069cc 	.word	0x080069cc
  ldr r2, =_sbss
 80019ac:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 80019b0:	20004d18 	.word	0x20004d18

080019b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019b4:	e7fe      	b.n	80019b4 <ADC_IRQHandler>
	...

080019b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019bc:	4b0e      	ldr	r3, [pc, #56]	@ (80019f8 <HAL_Init+0x40>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a0d      	ldr	r2, [pc, #52]	@ (80019f8 <HAL_Init+0x40>)
 80019c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019c8:	4b0b      	ldr	r3, [pc, #44]	@ (80019f8 <HAL_Init+0x40>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a0a      	ldr	r2, [pc, #40]	@ (80019f8 <HAL_Init+0x40>)
 80019ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019d4:	4b08      	ldr	r3, [pc, #32]	@ (80019f8 <HAL_Init+0x40>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a07      	ldr	r2, [pc, #28]	@ (80019f8 <HAL_Init+0x40>)
 80019da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019e0:	2003      	movs	r0, #3
 80019e2:	f000 f8d8 	bl	8001b96 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019e6:	200f      	movs	r0, #15
 80019e8:	f7ff fed2 	bl	8001790 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019ec:	f7ff fe06 	bl	80015fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40023c00 	.word	0x40023c00

080019fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a00:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <HAL_IncTick+0x20>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	461a      	mov	r2, r3
 8001a06:	4b06      	ldr	r3, [pc, #24]	@ (8001a20 <HAL_IncTick+0x24>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	4a04      	ldr	r2, [pc, #16]	@ (8001a20 <HAL_IncTick+0x24>)
 8001a0e:	6013      	str	r3, [r2, #0]
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	20000040 	.word	0x20000040
 8001a20:	200001e4 	.word	0x200001e4

08001a24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  return uwTick;
 8001a28:	4b03      	ldr	r3, [pc, #12]	@ (8001a38 <HAL_GetTick+0x14>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	200001e4 	.word	0x200001e4

08001a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f003 0307 	and.w	r3, r3, #7
 8001a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a80 <__NVIC_SetPriorityGrouping+0x44>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a52:	68ba      	ldr	r2, [r7, #8]
 8001a54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a58:	4013      	ands	r3, r2
 8001a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a6e:	4a04      	ldr	r2, [pc, #16]	@ (8001a80 <__NVIC_SetPriorityGrouping+0x44>)
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	60d3      	str	r3, [r2, #12]
}
 8001a74:	bf00      	nop
 8001a76:	3714      	adds	r7, #20
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr
 8001a80:	e000ed00 	.word	0xe000ed00

08001a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a88:	4b04      	ldr	r3, [pc, #16]	@ (8001a9c <__NVIC_GetPriorityGrouping+0x18>)
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	0a1b      	lsrs	r3, r3, #8
 8001a8e:	f003 0307 	and.w	r3, r3, #7
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	e000ed00 	.word	0xe000ed00

08001aa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	db0b      	blt.n	8001aca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ab2:	79fb      	ldrb	r3, [r7, #7]
 8001ab4:	f003 021f 	and.w	r2, r3, #31
 8001ab8:	4907      	ldr	r1, [pc, #28]	@ (8001ad8 <__NVIC_EnableIRQ+0x38>)
 8001aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abe:	095b      	lsrs	r3, r3, #5
 8001ac0:	2001      	movs	r0, #1
 8001ac2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	e000e100 	.word	0xe000e100

08001adc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	6039      	str	r1, [r7, #0]
 8001ae6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	db0a      	blt.n	8001b06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	b2da      	uxtb	r2, r3
 8001af4:	490c      	ldr	r1, [pc, #48]	@ (8001b28 <__NVIC_SetPriority+0x4c>)
 8001af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afa:	0112      	lsls	r2, r2, #4
 8001afc:	b2d2      	uxtb	r2, r2
 8001afe:	440b      	add	r3, r1
 8001b00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b04:	e00a      	b.n	8001b1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	b2da      	uxtb	r2, r3
 8001b0a:	4908      	ldr	r1, [pc, #32]	@ (8001b2c <__NVIC_SetPriority+0x50>)
 8001b0c:	79fb      	ldrb	r3, [r7, #7]
 8001b0e:	f003 030f 	and.w	r3, r3, #15
 8001b12:	3b04      	subs	r3, #4
 8001b14:	0112      	lsls	r2, r2, #4
 8001b16:	b2d2      	uxtb	r2, r2
 8001b18:	440b      	add	r3, r1
 8001b1a:	761a      	strb	r2, [r3, #24]
}
 8001b1c:	bf00      	nop
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	e000e100 	.word	0xe000e100
 8001b2c:	e000ed00 	.word	0xe000ed00

08001b30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b089      	sub	sp, #36	@ 0x24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f003 0307 	and.w	r3, r3, #7
 8001b42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	f1c3 0307 	rsb	r3, r3, #7
 8001b4a:	2b04      	cmp	r3, #4
 8001b4c:	bf28      	it	cs
 8001b4e:	2304      	movcs	r3, #4
 8001b50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	3304      	adds	r3, #4
 8001b56:	2b06      	cmp	r3, #6
 8001b58:	d902      	bls.n	8001b60 <NVIC_EncodePriority+0x30>
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	3b03      	subs	r3, #3
 8001b5e:	e000      	b.n	8001b62 <NVIC_EncodePriority+0x32>
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b64:	f04f 32ff 	mov.w	r2, #4294967295
 8001b68:	69bb      	ldr	r3, [r7, #24]
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	43da      	mvns	r2, r3
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	401a      	ands	r2, r3
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b78:	f04f 31ff 	mov.w	r1, #4294967295
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b82:	43d9      	mvns	r1, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b88:	4313      	orrs	r3, r2
         );
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3724      	adds	r7, #36	@ 0x24
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b082      	sub	sp, #8
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f7ff ff4c 	bl	8001a3c <__NVIC_SetPriorityGrouping>
}
 8001ba4:	bf00      	nop
 8001ba6:	3708      	adds	r7, #8
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
 8001bb8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bbe:	f7ff ff61 	bl	8001a84 <__NVIC_GetPriorityGrouping>
 8001bc2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	68b9      	ldr	r1, [r7, #8]
 8001bc8:	6978      	ldr	r0, [r7, #20]
 8001bca:	f7ff ffb1 	bl	8001b30 <NVIC_EncodePriority>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bd4:	4611      	mov	r1, r2
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7ff ff80 	bl	8001adc <__NVIC_SetPriority>
}
 8001bdc:	bf00      	nop
 8001bde:	3718      	adds	r7, #24
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff ff54 	bl	8001aa0 <__NVIC_EnableIRQ>
}
 8001bf8:	bf00      	nop
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b089      	sub	sp, #36	@ 0x24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c12:	2300      	movs	r3, #0
 8001c14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c16:	2300      	movs	r3, #0
 8001c18:	61fb      	str	r3, [r7, #28]
 8001c1a:	e159      	b.n	8001ed0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	697a      	ldr	r2, [r7, #20]
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c30:	693a      	ldr	r2, [r7, #16]
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	f040 8148 	bne.w	8001eca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f003 0303 	and.w	r3, r3, #3
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d005      	beq.n	8001c52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d130      	bne.n	8001cb4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	2203      	movs	r2, #3
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	43db      	mvns	r3, r3
 8001c64:	69ba      	ldr	r2, [r7, #24]
 8001c66:	4013      	ands	r3, r2
 8001c68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	68da      	ldr	r2, [r3, #12]
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	fa02 f303 	lsl.w	r3, r2, r3
 8001c76:	69ba      	ldr	r2, [r7, #24]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c88:	2201      	movs	r2, #1
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	43db      	mvns	r3, r3
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	4013      	ands	r3, r2
 8001c96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	091b      	lsrs	r3, r3, #4
 8001c9e:	f003 0201 	and.w	r2, r3, #1
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca8:	69ba      	ldr	r2, [r7, #24]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	69ba      	ldr	r2, [r7, #24]
 8001cb2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f003 0303 	and.w	r3, r3, #3
 8001cbc:	2b03      	cmp	r3, #3
 8001cbe:	d017      	beq.n	8001cf0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	2203      	movs	r2, #3
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	69ba      	ldr	r2, [r7, #24]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	689a      	ldr	r2, [r3, #8]
 8001cdc:	69fb      	ldr	r3, [r7, #28]
 8001cde:	005b      	lsls	r3, r3, #1
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	69ba      	ldr	r2, [r7, #24]
 8001cee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f003 0303 	and.w	r3, r3, #3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d123      	bne.n	8001d44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	08da      	lsrs	r2, r3, #3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	3208      	adds	r2, #8
 8001d04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	f003 0307 	and.w	r3, r3, #7
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	220f      	movs	r2, #15
 8001d14:	fa02 f303 	lsl.w	r3, r2, r3
 8001d18:	43db      	mvns	r3, r3
 8001d1a:	69ba      	ldr	r2, [r7, #24]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	691a      	ldr	r2, [r3, #16]
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	f003 0307 	and.w	r3, r3, #7
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	08da      	lsrs	r2, r3, #3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	3208      	adds	r2, #8
 8001d3e:	69b9      	ldr	r1, [r7, #24]
 8001d40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	2203      	movs	r2, #3
 8001d50:	fa02 f303 	lsl.w	r3, r2, r3
 8001d54:	43db      	mvns	r3, r3
 8001d56:	69ba      	ldr	r2, [r7, #24]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f003 0203 	and.w	r2, r3, #3
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	f000 80a2 	beq.w	8001eca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	4b57      	ldr	r3, [pc, #348]	@ (8001ee8 <HAL_GPIO_Init+0x2e8>)
 8001d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d8e:	4a56      	ldr	r2, [pc, #344]	@ (8001ee8 <HAL_GPIO_Init+0x2e8>)
 8001d90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d94:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d96:	4b54      	ldr	r3, [pc, #336]	@ (8001ee8 <HAL_GPIO_Init+0x2e8>)
 8001d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d9e:	60fb      	str	r3, [r7, #12]
 8001da0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001da2:	4a52      	ldr	r2, [pc, #328]	@ (8001eec <HAL_GPIO_Init+0x2ec>)
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	089b      	lsrs	r3, r3, #2
 8001da8:	3302      	adds	r3, #2
 8001daa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	f003 0303 	and.w	r3, r3, #3
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	220f      	movs	r2, #15
 8001dba:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a49      	ldr	r2, [pc, #292]	@ (8001ef0 <HAL_GPIO_Init+0x2f0>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d019      	beq.n	8001e02 <HAL_GPIO_Init+0x202>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4a48      	ldr	r2, [pc, #288]	@ (8001ef4 <HAL_GPIO_Init+0x2f4>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d013      	beq.n	8001dfe <HAL_GPIO_Init+0x1fe>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4a47      	ldr	r2, [pc, #284]	@ (8001ef8 <HAL_GPIO_Init+0x2f8>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d00d      	beq.n	8001dfa <HAL_GPIO_Init+0x1fa>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a46      	ldr	r2, [pc, #280]	@ (8001efc <HAL_GPIO_Init+0x2fc>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d007      	beq.n	8001df6 <HAL_GPIO_Init+0x1f6>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a45      	ldr	r2, [pc, #276]	@ (8001f00 <HAL_GPIO_Init+0x300>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d101      	bne.n	8001df2 <HAL_GPIO_Init+0x1f2>
 8001dee:	2304      	movs	r3, #4
 8001df0:	e008      	b.n	8001e04 <HAL_GPIO_Init+0x204>
 8001df2:	2307      	movs	r3, #7
 8001df4:	e006      	b.n	8001e04 <HAL_GPIO_Init+0x204>
 8001df6:	2303      	movs	r3, #3
 8001df8:	e004      	b.n	8001e04 <HAL_GPIO_Init+0x204>
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	e002      	b.n	8001e04 <HAL_GPIO_Init+0x204>
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e000      	b.n	8001e04 <HAL_GPIO_Init+0x204>
 8001e02:	2300      	movs	r3, #0
 8001e04:	69fa      	ldr	r2, [r7, #28]
 8001e06:	f002 0203 	and.w	r2, r2, #3
 8001e0a:	0092      	lsls	r2, r2, #2
 8001e0c:	4093      	lsls	r3, r2
 8001e0e:	69ba      	ldr	r2, [r7, #24]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e14:	4935      	ldr	r1, [pc, #212]	@ (8001eec <HAL_GPIO_Init+0x2ec>)
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	089b      	lsrs	r3, r3, #2
 8001e1a:	3302      	adds	r3, #2
 8001e1c:	69ba      	ldr	r2, [r7, #24]
 8001e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e22:	4b38      	ldr	r3, [pc, #224]	@ (8001f04 <HAL_GPIO_Init+0x304>)
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	43db      	mvns	r3, r3
 8001e2c:	69ba      	ldr	r2, [r7, #24]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e46:	4a2f      	ldr	r2, [pc, #188]	@ (8001f04 <HAL_GPIO_Init+0x304>)
 8001e48:	69bb      	ldr	r3, [r7, #24]
 8001e4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e4c:	4b2d      	ldr	r3, [pc, #180]	@ (8001f04 <HAL_GPIO_Init+0x304>)
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	43db      	mvns	r3, r3
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e70:	4a24      	ldr	r2, [pc, #144]	@ (8001f04 <HAL_GPIO_Init+0x304>)
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e76:	4b23      	ldr	r3, [pc, #140]	@ (8001f04 <HAL_GPIO_Init+0x304>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	43db      	mvns	r3, r3
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	4013      	ands	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d003      	beq.n	8001e9a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001e92:	69ba      	ldr	r2, [r7, #24]
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e9a:	4a1a      	ldr	r2, [pc, #104]	@ (8001f04 <HAL_GPIO_Init+0x304>)
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ea0:	4b18      	ldr	r3, [pc, #96]	@ (8001f04 <HAL_GPIO_Init+0x304>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	69ba      	ldr	r2, [r7, #24]
 8001eac:	4013      	ands	r3, r2
 8001eae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ec4:	4a0f      	ldr	r2, [pc, #60]	@ (8001f04 <HAL_GPIO_Init+0x304>)
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	3301      	adds	r3, #1
 8001ece:	61fb      	str	r3, [r7, #28]
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	2b0f      	cmp	r3, #15
 8001ed4:	f67f aea2 	bls.w	8001c1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ed8:	bf00      	nop
 8001eda:	bf00      	nop
 8001edc:	3724      	adds	r7, #36	@ 0x24
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	40023800 	.word	0x40023800
 8001eec:	40013800 	.word	0x40013800
 8001ef0:	40020000 	.word	0x40020000
 8001ef4:	40020400 	.word	0x40020400
 8001ef8:	40020800 	.word	0x40020800
 8001efc:	40020c00 	.word	0x40020c00
 8001f00:	40021000 	.word	0x40021000
 8001f04:	40013c00 	.word	0x40013c00

08001f08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	460b      	mov	r3, r1
 8001f12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	691a      	ldr	r2, [r3, #16]
 8001f18:	887b      	ldrh	r3, [r7, #2]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d002      	beq.n	8001f26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f20:	2301      	movs	r3, #1
 8001f22:	73fb      	strb	r3, [r7, #15]
 8001f24:	e001      	b.n	8001f2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f26:	2300      	movs	r3, #0
 8001f28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3714      	adds	r7, #20
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	460b      	mov	r3, r1
 8001f42:	807b      	strh	r3, [r7, #2]
 8001f44:	4613      	mov	r3, r2
 8001f46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f48:	787b      	ldrb	r3, [r7, #1]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f4e:	887a      	ldrh	r2, [r7, #2]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f54:	e003      	b.n	8001f5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f56:	887b      	ldrh	r3, [r7, #2]
 8001f58:	041a      	lsls	r2, r3, #16
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	619a      	str	r2, [r3, #24]
}
 8001f5e:	bf00      	nop
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
	...

08001f6c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b086      	sub	sp, #24
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d101      	bne.n	8001f7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e267      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d075      	beq.n	8002076 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f8a:	4b88      	ldr	r3, [pc, #544]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	f003 030c 	and.w	r3, r3, #12
 8001f92:	2b04      	cmp	r3, #4
 8001f94:	d00c      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f96:	4b85      	ldr	r3, [pc, #532]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f9e:	2b08      	cmp	r3, #8
 8001fa0:	d112      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fa2:	4b82      	ldr	r3, [pc, #520]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001faa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001fae:	d10b      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb0:	4b7e      	ldr	r3, [pc, #504]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d05b      	beq.n	8002074 <HAL_RCC_OscConfig+0x108>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d157      	bne.n	8002074 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e242      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fd0:	d106      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x74>
 8001fd2:	4b76      	ldr	r3, [pc, #472]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a75      	ldr	r2, [pc, #468]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8001fd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fdc:	6013      	str	r3, [r2, #0]
 8001fde:	e01d      	b.n	800201c <HAL_RCC_OscConfig+0xb0>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fe8:	d10c      	bne.n	8002004 <HAL_RCC_OscConfig+0x98>
 8001fea:	4b70      	ldr	r3, [pc, #448]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a6f      	ldr	r2, [pc, #444]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8001ff0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ff4:	6013      	str	r3, [r2, #0]
 8001ff6:	4b6d      	ldr	r3, [pc, #436]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a6c      	ldr	r2, [pc, #432]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8001ffc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002000:	6013      	str	r3, [r2, #0]
 8002002:	e00b      	b.n	800201c <HAL_RCC_OscConfig+0xb0>
 8002004:	4b69      	ldr	r3, [pc, #420]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a68      	ldr	r2, [pc, #416]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 800200a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800200e:	6013      	str	r3, [r2, #0]
 8002010:	4b66      	ldr	r3, [pc, #408]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a65      	ldr	r2, [pc, #404]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8002016:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800201a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d013      	beq.n	800204c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002024:	f7ff fcfe 	bl	8001a24 <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800202c:	f7ff fcfa 	bl	8001a24 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b64      	cmp	r3, #100	@ 0x64
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e207      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800203e:	4b5b      	ldr	r3, [pc, #364]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d0f0      	beq.n	800202c <HAL_RCC_OscConfig+0xc0>
 800204a:	e014      	b.n	8002076 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204c:	f7ff fcea 	bl	8001a24 <HAL_GetTick>
 8002050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002052:	e008      	b.n	8002066 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002054:	f7ff fce6 	bl	8001a24 <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	2b64      	cmp	r3, #100	@ 0x64
 8002060:	d901      	bls.n	8002066 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e1f3      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002066:	4b51      	ldr	r3, [pc, #324]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d1f0      	bne.n	8002054 <HAL_RCC_OscConfig+0xe8>
 8002072:	e000      	b.n	8002076 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002074:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	2b00      	cmp	r3, #0
 8002080:	d063      	beq.n	800214a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002082:	4b4a      	ldr	r3, [pc, #296]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	f003 030c 	and.w	r3, r3, #12
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00b      	beq.n	80020a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800208e:	4b47      	ldr	r3, [pc, #284]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002096:	2b08      	cmp	r3, #8
 8002098:	d11c      	bne.n	80020d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800209a:	4b44      	ldr	r3, [pc, #272]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d116      	bne.n	80020d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020a6:	4b41      	ldr	r3, [pc, #260]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0302 	and.w	r3, r3, #2
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d005      	beq.n	80020be <HAL_RCC_OscConfig+0x152>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d001      	beq.n	80020be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e1c7      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020be:	4b3b      	ldr	r3, [pc, #236]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	00db      	lsls	r3, r3, #3
 80020cc:	4937      	ldr	r1, [pc, #220]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 80020ce:	4313      	orrs	r3, r2
 80020d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020d2:	e03a      	b.n	800214a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d020      	beq.n	800211e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020dc:	4b34      	ldr	r3, [pc, #208]	@ (80021b0 <HAL_RCC_OscConfig+0x244>)
 80020de:	2201      	movs	r2, #1
 80020e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e2:	f7ff fc9f 	bl	8001a24 <HAL_GetTick>
 80020e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020e8:	e008      	b.n	80020fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020ea:	f7ff fc9b 	bl	8001a24 <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d901      	bls.n	80020fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80020f8:	2303      	movs	r3, #3
 80020fa:	e1a8      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020fc:	4b2b      	ldr	r3, [pc, #172]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0302 	and.w	r3, r3, #2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d0f0      	beq.n	80020ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002108:	4b28      	ldr	r3, [pc, #160]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	691b      	ldr	r3, [r3, #16]
 8002114:	00db      	lsls	r3, r3, #3
 8002116:	4925      	ldr	r1, [pc, #148]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8002118:	4313      	orrs	r3, r2
 800211a:	600b      	str	r3, [r1, #0]
 800211c:	e015      	b.n	800214a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800211e:	4b24      	ldr	r3, [pc, #144]	@ (80021b0 <HAL_RCC_OscConfig+0x244>)
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002124:	f7ff fc7e 	bl	8001a24 <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800212c:	f7ff fc7a 	bl	8001a24 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e187      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800213e:	4b1b      	ldr	r3, [pc, #108]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1f0      	bne.n	800212c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0308 	and.w	r3, r3, #8
 8002152:	2b00      	cmp	r3, #0
 8002154:	d036      	beq.n	80021c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	695b      	ldr	r3, [r3, #20]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d016      	beq.n	800218c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800215e:	4b15      	ldr	r3, [pc, #84]	@ (80021b4 <HAL_RCC_OscConfig+0x248>)
 8002160:	2201      	movs	r2, #1
 8002162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002164:	f7ff fc5e 	bl	8001a24 <HAL_GetTick>
 8002168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800216a:	e008      	b.n	800217e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800216c:	f7ff fc5a 	bl	8001a24 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e167      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800217e:	4b0b      	ldr	r3, [pc, #44]	@ (80021ac <HAL_RCC_OscConfig+0x240>)
 8002180:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b00      	cmp	r3, #0
 8002188:	d0f0      	beq.n	800216c <HAL_RCC_OscConfig+0x200>
 800218a:	e01b      	b.n	80021c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800218c:	4b09      	ldr	r3, [pc, #36]	@ (80021b4 <HAL_RCC_OscConfig+0x248>)
 800218e:	2200      	movs	r2, #0
 8002190:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002192:	f7ff fc47 	bl	8001a24 <HAL_GetTick>
 8002196:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002198:	e00e      	b.n	80021b8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800219a:	f7ff fc43 	bl	8001a24 <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d907      	bls.n	80021b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e150      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
 80021ac:	40023800 	.word	0x40023800
 80021b0:	42470000 	.word	0x42470000
 80021b4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021b8:	4b88      	ldr	r3, [pc, #544]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 80021ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021bc:	f003 0302 	and.w	r3, r3, #2
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d1ea      	bne.n	800219a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0304 	and.w	r3, r3, #4
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	f000 8097 	beq.w	8002300 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021d2:	2300      	movs	r3, #0
 80021d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021d6:	4b81      	ldr	r3, [pc, #516]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 80021d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d10f      	bne.n	8002202 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	60bb      	str	r3, [r7, #8]
 80021e6:	4b7d      	ldr	r3, [pc, #500]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ea:	4a7c      	ldr	r2, [pc, #496]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 80021ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021f2:	4b7a      	ldr	r3, [pc, #488]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 80021f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021fa:	60bb      	str	r3, [r7, #8]
 80021fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021fe:	2301      	movs	r3, #1
 8002200:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002202:	4b77      	ldr	r3, [pc, #476]	@ (80023e0 <HAL_RCC_OscConfig+0x474>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800220a:	2b00      	cmp	r3, #0
 800220c:	d118      	bne.n	8002240 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800220e:	4b74      	ldr	r3, [pc, #464]	@ (80023e0 <HAL_RCC_OscConfig+0x474>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a73      	ldr	r2, [pc, #460]	@ (80023e0 <HAL_RCC_OscConfig+0x474>)
 8002214:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002218:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800221a:	f7ff fc03 	bl	8001a24 <HAL_GetTick>
 800221e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002220:	e008      	b.n	8002234 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002222:	f7ff fbff 	bl	8001a24 <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d901      	bls.n	8002234 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e10c      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002234:	4b6a      	ldr	r3, [pc, #424]	@ (80023e0 <HAL_RCC_OscConfig+0x474>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800223c:	2b00      	cmp	r3, #0
 800223e:	d0f0      	beq.n	8002222 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	2b01      	cmp	r3, #1
 8002246:	d106      	bne.n	8002256 <HAL_RCC_OscConfig+0x2ea>
 8002248:	4b64      	ldr	r3, [pc, #400]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 800224a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800224c:	4a63      	ldr	r2, [pc, #396]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 800224e:	f043 0301 	orr.w	r3, r3, #1
 8002252:	6713      	str	r3, [r2, #112]	@ 0x70
 8002254:	e01c      	b.n	8002290 <HAL_RCC_OscConfig+0x324>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	2b05      	cmp	r3, #5
 800225c:	d10c      	bne.n	8002278 <HAL_RCC_OscConfig+0x30c>
 800225e:	4b5f      	ldr	r3, [pc, #380]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 8002260:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002262:	4a5e      	ldr	r2, [pc, #376]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 8002264:	f043 0304 	orr.w	r3, r3, #4
 8002268:	6713      	str	r3, [r2, #112]	@ 0x70
 800226a:	4b5c      	ldr	r3, [pc, #368]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 800226c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800226e:	4a5b      	ldr	r2, [pc, #364]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 8002270:	f043 0301 	orr.w	r3, r3, #1
 8002274:	6713      	str	r3, [r2, #112]	@ 0x70
 8002276:	e00b      	b.n	8002290 <HAL_RCC_OscConfig+0x324>
 8002278:	4b58      	ldr	r3, [pc, #352]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 800227a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800227c:	4a57      	ldr	r2, [pc, #348]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 800227e:	f023 0301 	bic.w	r3, r3, #1
 8002282:	6713      	str	r3, [r2, #112]	@ 0x70
 8002284:	4b55      	ldr	r3, [pc, #340]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 8002286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002288:	4a54      	ldr	r2, [pc, #336]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 800228a:	f023 0304 	bic.w	r3, r3, #4
 800228e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d015      	beq.n	80022c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002298:	f7ff fbc4 	bl	8001a24 <HAL_GetTick>
 800229c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800229e:	e00a      	b.n	80022b6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022a0:	f7ff fbc0 	bl	8001a24 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e0cb      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022b6:	4b49      	ldr	r3, [pc, #292]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 80022b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ba:	f003 0302 	and.w	r3, r3, #2
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d0ee      	beq.n	80022a0 <HAL_RCC_OscConfig+0x334>
 80022c2:	e014      	b.n	80022ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022c4:	f7ff fbae 	bl	8001a24 <HAL_GetTick>
 80022c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022ca:	e00a      	b.n	80022e2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022cc:	f7ff fbaa 	bl	8001a24 <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022da:	4293      	cmp	r3, r2
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e0b5      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022e2:	4b3e      	ldr	r3, [pc, #248]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 80022e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1ee      	bne.n	80022cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022ee:	7dfb      	ldrb	r3, [r7, #23]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d105      	bne.n	8002300 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022f4:	4b39      	ldr	r3, [pc, #228]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 80022f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f8:	4a38      	ldr	r2, [pc, #224]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 80022fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	2b00      	cmp	r3, #0
 8002306:	f000 80a1 	beq.w	800244c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800230a:	4b34      	ldr	r3, [pc, #208]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f003 030c 	and.w	r3, r3, #12
 8002312:	2b08      	cmp	r3, #8
 8002314:	d05c      	beq.n	80023d0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	699b      	ldr	r3, [r3, #24]
 800231a:	2b02      	cmp	r3, #2
 800231c:	d141      	bne.n	80023a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800231e:	4b31      	ldr	r3, [pc, #196]	@ (80023e4 <HAL_RCC_OscConfig+0x478>)
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002324:	f7ff fb7e 	bl	8001a24 <HAL_GetTick>
 8002328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800232a:	e008      	b.n	800233e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800232c:	f7ff fb7a 	bl	8001a24 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b02      	cmp	r3, #2
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e087      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800233e:	4b27      	ldr	r3, [pc, #156]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1f0      	bne.n	800232c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69da      	ldr	r2, [r3, #28]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a1b      	ldr	r3, [r3, #32]
 8002352:	431a      	orrs	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002358:	019b      	lsls	r3, r3, #6
 800235a:	431a      	orrs	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002360:	085b      	lsrs	r3, r3, #1
 8002362:	3b01      	subs	r3, #1
 8002364:	041b      	lsls	r3, r3, #16
 8002366:	431a      	orrs	r2, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800236c:	061b      	lsls	r3, r3, #24
 800236e:	491b      	ldr	r1, [pc, #108]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 8002370:	4313      	orrs	r3, r2
 8002372:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002374:	4b1b      	ldr	r3, [pc, #108]	@ (80023e4 <HAL_RCC_OscConfig+0x478>)
 8002376:	2201      	movs	r2, #1
 8002378:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800237a:	f7ff fb53 	bl	8001a24 <HAL_GetTick>
 800237e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002380:	e008      	b.n	8002394 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002382:	f7ff fb4f 	bl	8001a24 <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	2b02      	cmp	r3, #2
 800238e:	d901      	bls.n	8002394 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e05c      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002394:	4b11      	ldr	r3, [pc, #68]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d0f0      	beq.n	8002382 <HAL_RCC_OscConfig+0x416>
 80023a0:	e054      	b.n	800244c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023a2:	4b10      	ldr	r3, [pc, #64]	@ (80023e4 <HAL_RCC_OscConfig+0x478>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a8:	f7ff fb3c 	bl	8001a24 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023b0:	f7ff fb38 	bl	8001a24 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e045      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023c2:	4b06      	ldr	r3, [pc, #24]	@ (80023dc <HAL_RCC_OscConfig+0x470>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d1f0      	bne.n	80023b0 <HAL_RCC_OscConfig+0x444>
 80023ce:	e03d      	b.n	800244c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	699b      	ldr	r3, [r3, #24]
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d107      	bne.n	80023e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e038      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
 80023dc:	40023800 	.word	0x40023800
 80023e0:	40007000 	.word	0x40007000
 80023e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80023e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002458 <HAL_RCC_OscConfig+0x4ec>)
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d028      	beq.n	8002448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002400:	429a      	cmp	r2, r3
 8002402:	d121      	bne.n	8002448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800240e:	429a      	cmp	r2, r3
 8002410:	d11a      	bne.n	8002448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002418:	4013      	ands	r3, r2
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800241e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002420:	4293      	cmp	r3, r2
 8002422:	d111      	bne.n	8002448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800242e:	085b      	lsrs	r3, r3, #1
 8002430:	3b01      	subs	r3, #1
 8002432:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002434:	429a      	cmp	r2, r3
 8002436:	d107      	bne.n	8002448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002442:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002444:	429a      	cmp	r2, r3
 8002446:	d001      	beq.n	800244c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e000      	b.n	800244e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3718      	adds	r7, #24
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40023800 	.word	0x40023800

0800245c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d101      	bne.n	8002470 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e0cc      	b.n	800260a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002470:	4b68      	ldr	r3, [pc, #416]	@ (8002614 <HAL_RCC_ClockConfig+0x1b8>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0307 	and.w	r3, r3, #7
 8002478:	683a      	ldr	r2, [r7, #0]
 800247a:	429a      	cmp	r2, r3
 800247c:	d90c      	bls.n	8002498 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800247e:	4b65      	ldr	r3, [pc, #404]	@ (8002614 <HAL_RCC_ClockConfig+0x1b8>)
 8002480:	683a      	ldr	r2, [r7, #0]
 8002482:	b2d2      	uxtb	r2, r2
 8002484:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002486:	4b63      	ldr	r3, [pc, #396]	@ (8002614 <HAL_RCC_ClockConfig+0x1b8>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0307 	and.w	r3, r3, #7
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	429a      	cmp	r2, r3
 8002492:	d001      	beq.n	8002498 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e0b8      	b.n	800260a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d020      	beq.n	80024e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0304 	and.w	r3, r3, #4
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d005      	beq.n	80024bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024b0:	4b59      	ldr	r3, [pc, #356]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	4a58      	ldr	r2, [pc, #352]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 80024b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80024ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0308 	and.w	r3, r3, #8
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d005      	beq.n	80024d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024c8:	4b53      	ldr	r3, [pc, #332]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	4a52      	ldr	r2, [pc, #328]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 80024ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80024d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024d4:	4b50      	ldr	r3, [pc, #320]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	494d      	ldr	r1, [pc, #308]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 80024e2:	4313      	orrs	r3, r2
 80024e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d044      	beq.n	800257c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d107      	bne.n	800250a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024fa:	4b47      	ldr	r3, [pc, #284]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d119      	bne.n	800253a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e07f      	b.n	800260a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	2b02      	cmp	r3, #2
 8002510:	d003      	beq.n	800251a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002516:	2b03      	cmp	r3, #3
 8002518:	d107      	bne.n	800252a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800251a:	4b3f      	ldr	r3, [pc, #252]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d109      	bne.n	800253a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e06f      	b.n	800260a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800252a:	4b3b      	ldr	r3, [pc, #236]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0302 	and.w	r3, r3, #2
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e067      	b.n	800260a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800253a:	4b37      	ldr	r3, [pc, #220]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	f023 0203 	bic.w	r2, r3, #3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	4934      	ldr	r1, [pc, #208]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 8002548:	4313      	orrs	r3, r2
 800254a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800254c:	f7ff fa6a 	bl	8001a24 <HAL_GetTick>
 8002550:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002552:	e00a      	b.n	800256a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002554:	f7ff fa66 	bl	8001a24 <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002562:	4293      	cmp	r3, r2
 8002564:	d901      	bls.n	800256a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e04f      	b.n	800260a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800256a:	4b2b      	ldr	r3, [pc, #172]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	f003 020c 	and.w	r2, r3, #12
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	429a      	cmp	r2, r3
 800257a:	d1eb      	bne.n	8002554 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800257c:	4b25      	ldr	r3, [pc, #148]	@ (8002614 <HAL_RCC_ClockConfig+0x1b8>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0307 	and.w	r3, r3, #7
 8002584:	683a      	ldr	r2, [r7, #0]
 8002586:	429a      	cmp	r2, r3
 8002588:	d20c      	bcs.n	80025a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800258a:	4b22      	ldr	r3, [pc, #136]	@ (8002614 <HAL_RCC_ClockConfig+0x1b8>)
 800258c:	683a      	ldr	r2, [r7, #0]
 800258e:	b2d2      	uxtb	r2, r2
 8002590:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002592:	4b20      	ldr	r3, [pc, #128]	@ (8002614 <HAL_RCC_ClockConfig+0x1b8>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0307 	and.w	r3, r3, #7
 800259a:	683a      	ldr	r2, [r7, #0]
 800259c:	429a      	cmp	r2, r3
 800259e:	d001      	beq.n	80025a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e032      	b.n	800260a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0304 	and.w	r3, r3, #4
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d008      	beq.n	80025c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025b0:	4b19      	ldr	r3, [pc, #100]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	4916      	ldr	r1, [pc, #88]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 80025be:	4313      	orrs	r3, r2
 80025c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0308 	and.w	r3, r3, #8
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d009      	beq.n	80025e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80025ce:	4b12      	ldr	r3, [pc, #72]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	691b      	ldr	r3, [r3, #16]
 80025da:	00db      	lsls	r3, r3, #3
 80025dc:	490e      	ldr	r1, [pc, #56]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80025e2:	f000 f821 	bl	8002628 <HAL_RCC_GetSysClockFreq>
 80025e6:	4602      	mov	r2, r0
 80025e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002618 <HAL_RCC_ClockConfig+0x1bc>)
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	091b      	lsrs	r3, r3, #4
 80025ee:	f003 030f 	and.w	r3, r3, #15
 80025f2:	490a      	ldr	r1, [pc, #40]	@ (800261c <HAL_RCC_ClockConfig+0x1c0>)
 80025f4:	5ccb      	ldrb	r3, [r1, r3]
 80025f6:	fa22 f303 	lsr.w	r3, r2, r3
 80025fa:	4a09      	ldr	r2, [pc, #36]	@ (8002620 <HAL_RCC_ClockConfig+0x1c4>)
 80025fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80025fe:	4b09      	ldr	r3, [pc, #36]	@ (8002624 <HAL_RCC_ClockConfig+0x1c8>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4618      	mov	r0, r3
 8002604:	f7ff f8c4 	bl	8001790 <HAL_InitTick>

  return HAL_OK;
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3710      	adds	r7, #16
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	40023c00 	.word	0x40023c00
 8002618:	40023800 	.word	0x40023800
 800261c:	08006970 	.word	0x08006970
 8002620:	20000038 	.word	0x20000038
 8002624:	2000003c 	.word	0x2000003c

08002628 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002628:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800262c:	b090      	sub	sp, #64	@ 0x40
 800262e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002630:	2300      	movs	r3, #0
 8002632:	637b      	str	r3, [r7, #52]	@ 0x34
 8002634:	2300      	movs	r3, #0
 8002636:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002638:	2300      	movs	r3, #0
 800263a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800263c:	2300      	movs	r3, #0
 800263e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002640:	4b59      	ldr	r3, [pc, #356]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	f003 030c 	and.w	r3, r3, #12
 8002648:	2b08      	cmp	r3, #8
 800264a:	d00d      	beq.n	8002668 <HAL_RCC_GetSysClockFreq+0x40>
 800264c:	2b08      	cmp	r3, #8
 800264e:	f200 80a1 	bhi.w	8002794 <HAL_RCC_GetSysClockFreq+0x16c>
 8002652:	2b00      	cmp	r3, #0
 8002654:	d002      	beq.n	800265c <HAL_RCC_GetSysClockFreq+0x34>
 8002656:	2b04      	cmp	r3, #4
 8002658:	d003      	beq.n	8002662 <HAL_RCC_GetSysClockFreq+0x3a>
 800265a:	e09b      	b.n	8002794 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800265c:	4b53      	ldr	r3, [pc, #332]	@ (80027ac <HAL_RCC_GetSysClockFreq+0x184>)
 800265e:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8002660:	e09b      	b.n	800279a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002662:	4b53      	ldr	r3, [pc, #332]	@ (80027b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002664:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002666:	e098      	b.n	800279a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002668:	4b4f      	ldr	r3, [pc, #316]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002670:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002672:	4b4d      	ldr	r3, [pc, #308]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d028      	beq.n	80026d0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800267e:	4b4a      	ldr	r3, [pc, #296]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	099b      	lsrs	r3, r3, #6
 8002684:	2200      	movs	r2, #0
 8002686:	623b      	str	r3, [r7, #32]
 8002688:	627a      	str	r2, [r7, #36]	@ 0x24
 800268a:	6a3b      	ldr	r3, [r7, #32]
 800268c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002690:	2100      	movs	r1, #0
 8002692:	4b47      	ldr	r3, [pc, #284]	@ (80027b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002694:	fb03 f201 	mul.w	r2, r3, r1
 8002698:	2300      	movs	r3, #0
 800269a:	fb00 f303 	mul.w	r3, r0, r3
 800269e:	4413      	add	r3, r2
 80026a0:	4a43      	ldr	r2, [pc, #268]	@ (80027b0 <HAL_RCC_GetSysClockFreq+0x188>)
 80026a2:	fba0 1202 	umull	r1, r2, r0, r2
 80026a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80026a8:	460a      	mov	r2, r1
 80026aa:	62ba      	str	r2, [r7, #40]	@ 0x28
 80026ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026ae:	4413      	add	r3, r2
 80026b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026b4:	2200      	movs	r2, #0
 80026b6:	61bb      	str	r3, [r7, #24]
 80026b8:	61fa      	str	r2, [r7, #28]
 80026ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026be:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80026c2:	f7fd fde5 	bl	8000290 <__aeabi_uldivmod>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	4613      	mov	r3, r2
 80026cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80026ce:	e053      	b.n	8002778 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026d0:	4b35      	ldr	r3, [pc, #212]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x180>)
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	099b      	lsrs	r3, r3, #6
 80026d6:	2200      	movs	r2, #0
 80026d8:	613b      	str	r3, [r7, #16]
 80026da:	617a      	str	r2, [r7, #20]
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80026e2:	f04f 0b00 	mov.w	fp, #0
 80026e6:	4652      	mov	r2, sl
 80026e8:	465b      	mov	r3, fp
 80026ea:	f04f 0000 	mov.w	r0, #0
 80026ee:	f04f 0100 	mov.w	r1, #0
 80026f2:	0159      	lsls	r1, r3, #5
 80026f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026f8:	0150      	lsls	r0, r2, #5
 80026fa:	4602      	mov	r2, r0
 80026fc:	460b      	mov	r3, r1
 80026fe:	ebb2 080a 	subs.w	r8, r2, sl
 8002702:	eb63 090b 	sbc.w	r9, r3, fp
 8002706:	f04f 0200 	mov.w	r2, #0
 800270a:	f04f 0300 	mov.w	r3, #0
 800270e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002712:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002716:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800271a:	ebb2 0408 	subs.w	r4, r2, r8
 800271e:	eb63 0509 	sbc.w	r5, r3, r9
 8002722:	f04f 0200 	mov.w	r2, #0
 8002726:	f04f 0300 	mov.w	r3, #0
 800272a:	00eb      	lsls	r3, r5, #3
 800272c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002730:	00e2      	lsls	r2, r4, #3
 8002732:	4614      	mov	r4, r2
 8002734:	461d      	mov	r5, r3
 8002736:	eb14 030a 	adds.w	r3, r4, sl
 800273a:	603b      	str	r3, [r7, #0]
 800273c:	eb45 030b 	adc.w	r3, r5, fp
 8002740:	607b      	str	r3, [r7, #4]
 8002742:	f04f 0200 	mov.w	r2, #0
 8002746:	f04f 0300 	mov.w	r3, #0
 800274a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800274e:	4629      	mov	r1, r5
 8002750:	028b      	lsls	r3, r1, #10
 8002752:	4621      	mov	r1, r4
 8002754:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002758:	4621      	mov	r1, r4
 800275a:	028a      	lsls	r2, r1, #10
 800275c:	4610      	mov	r0, r2
 800275e:	4619      	mov	r1, r3
 8002760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002762:	2200      	movs	r2, #0
 8002764:	60bb      	str	r3, [r7, #8]
 8002766:	60fa      	str	r2, [r7, #12]
 8002768:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800276c:	f7fd fd90 	bl	8000290 <__aeabi_uldivmod>
 8002770:	4602      	mov	r2, r0
 8002772:	460b      	mov	r3, r1
 8002774:	4613      	mov	r3, r2
 8002776:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002778:	4b0b      	ldr	r3, [pc, #44]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	0c1b      	lsrs	r3, r3, #16
 800277e:	f003 0303 	and.w	r3, r3, #3
 8002782:	3301      	adds	r3, #1
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8002788:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800278a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800278c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002790:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002792:	e002      	b.n	800279a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002794:	4b05      	ldr	r3, [pc, #20]	@ (80027ac <HAL_RCC_GetSysClockFreq+0x184>)
 8002796:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002798:	bf00      	nop
    }
  }
  return sysclockfreq;
 800279a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800279c:	4618      	mov	r0, r3
 800279e:	3740      	adds	r7, #64	@ 0x40
 80027a0:	46bd      	mov	sp, r7
 80027a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027a6:	bf00      	nop
 80027a8:	40023800 	.word	0x40023800
 80027ac:	00f42400 	.word	0x00f42400
 80027b0:	017d7840 	.word	0x017d7840

080027b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027b8:	4b03      	ldr	r3, [pc, #12]	@ (80027c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80027ba:	681b      	ldr	r3, [r3, #0]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	20000038 	.word	0x20000038

080027cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80027d0:	f7ff fff0 	bl	80027b4 <HAL_RCC_GetHCLKFreq>
 80027d4:	4602      	mov	r2, r0
 80027d6:	4b05      	ldr	r3, [pc, #20]	@ (80027ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	0a9b      	lsrs	r3, r3, #10
 80027dc:	f003 0307 	and.w	r3, r3, #7
 80027e0:	4903      	ldr	r1, [pc, #12]	@ (80027f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027e2:	5ccb      	ldrb	r3, [r1, r3]
 80027e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40023800 	.word	0x40023800
 80027f0:	08006980 	.word	0x08006980

080027f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	220f      	movs	r2, #15
 8002802:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002804:	4b12      	ldr	r3, [pc, #72]	@ (8002850 <HAL_RCC_GetClockConfig+0x5c>)
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f003 0203 	and.w	r2, r3, #3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002810:	4b0f      	ldr	r3, [pc, #60]	@ (8002850 <HAL_RCC_GetClockConfig+0x5c>)
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800281c:	4b0c      	ldr	r3, [pc, #48]	@ (8002850 <HAL_RCC_GetClockConfig+0x5c>)
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002828:	4b09      	ldr	r3, [pc, #36]	@ (8002850 <HAL_RCC_GetClockConfig+0x5c>)
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	08db      	lsrs	r3, r3, #3
 800282e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002836:	4b07      	ldr	r3, [pc, #28]	@ (8002854 <HAL_RCC_GetClockConfig+0x60>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0207 	and.w	r2, r3, #7
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	601a      	str	r2, [r3, #0]
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	40023800 	.word	0x40023800
 8002854:	40023c00 	.word	0x40023c00

08002858 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d101      	bne.n	800286a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e07b      	b.n	8002962 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286e:	2b00      	cmp	r3, #0
 8002870:	d108      	bne.n	8002884 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800287a:	d009      	beq.n	8002890 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	61da      	str	r2, [r3, #28]
 8002882:	e005      	b.n	8002890 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d106      	bne.n	80028b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f7fe fed2 	bl	8001654 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2202      	movs	r2, #2
 80028b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80028d8:	431a      	orrs	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028e2:	431a      	orrs	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	691b      	ldr	r3, [r3, #16]
 80028e8:	f003 0302 	and.w	r3, r3, #2
 80028ec:	431a      	orrs	r2, r3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	695b      	ldr	r3, [r3, #20]
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	431a      	orrs	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002900:	431a      	orrs	r2, r3
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a1b      	ldr	r3, [r3, #32]
 8002910:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002914:	ea42 0103 	orr.w	r1, r2, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800291c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	430a      	orrs	r2, r1
 8002926:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	0c1b      	lsrs	r3, r3, #16
 800292e:	f003 0104 	and.w	r1, r3, #4
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002936:	f003 0210 	and.w	r2, r3, #16
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	430a      	orrs	r2, r1
 8002940:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	69da      	ldr	r2, [r3, #28]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002950:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	b088      	sub	sp, #32
 800296e:	af00      	add	r7, sp, #0
 8002970:	60f8      	str	r0, [r7, #12]
 8002972:	60b9      	str	r1, [r7, #8]
 8002974:	603b      	str	r3, [r7, #0]
 8002976:	4613      	mov	r3, r2
 8002978:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800297a:	2300      	movs	r3, #0
 800297c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002984:	2b01      	cmp	r3, #1
 8002986:	d101      	bne.n	800298c <HAL_SPI_Transmit+0x22>
 8002988:	2302      	movs	r3, #2
 800298a:	e12d      	b.n	8002be8 <HAL_SPI_Transmit+0x27e>
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002994:	f7ff f846 	bl	8001a24 <HAL_GetTick>
 8002998:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800299a:	88fb      	ldrh	r3, [r7, #6]
 800299c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d002      	beq.n	80029b0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80029aa:	2302      	movs	r3, #2
 80029ac:	77fb      	strb	r3, [r7, #31]
    goto error;
 80029ae:	e116      	b.n	8002bde <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d002      	beq.n	80029bc <HAL_SPI_Transmit+0x52>
 80029b6:	88fb      	ldrh	r3, [r7, #6]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d102      	bne.n	80029c2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80029c0:	e10d      	b.n	8002bde <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2203      	movs	r2, #3
 80029c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2200      	movs	r2, #0
 80029ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	88fa      	ldrh	r2, [r7, #6]
 80029da:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	88fa      	ldrh	r2, [r7, #6]
 80029e0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2200      	movs	r2, #0
 80029e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2200      	movs	r2, #0
 80029ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2200      	movs	r2, #0
 80029f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2200      	movs	r2, #0
 80029f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2200      	movs	r2, #0
 80029fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a08:	d10f      	bne.n	8002a2a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a28:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a34:	2b40      	cmp	r3, #64	@ 0x40
 8002a36:	d007      	beq.n	8002a48 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a50:	d14f      	bne.n	8002af2 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d002      	beq.n	8002a60 <HAL_SPI_Transmit+0xf6>
 8002a5a:	8afb      	ldrh	r3, [r7, #22]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d142      	bne.n	8002ae6 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a64:	881a      	ldrh	r2, [r3, #0]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a70:	1c9a      	adds	r2, r3, #2
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a84:	e02f      	b.n	8002ae6 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d112      	bne.n	8002aba <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a98:	881a      	ldrh	r2, [r3, #0]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa4:	1c9a      	adds	r2, r3, #2
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002ab8:	e015      	b.n	8002ae6 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002aba:	f7fe ffb3 	bl	8001a24 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	683a      	ldr	r2, [r7, #0]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d803      	bhi.n	8002ad2 <HAL_SPI_Transmit+0x168>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad0:	d102      	bne.n	8002ad8 <HAL_SPI_Transmit+0x16e>
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d106      	bne.n	8002ae6 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002ae4:	e07b      	b.n	8002bde <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1ca      	bne.n	8002a86 <HAL_SPI_Transmit+0x11c>
 8002af0:	e050      	b.n	8002b94 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d002      	beq.n	8002b00 <HAL_SPI_Transmit+0x196>
 8002afa:	8afb      	ldrh	r3, [r7, #22]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d144      	bne.n	8002b8a <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	330c      	adds	r3, #12
 8002b0a:	7812      	ldrb	r2, [r2, #0]
 8002b0c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b12:	1c5a      	adds	r2, r3, #1
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	3b01      	subs	r3, #1
 8002b20:	b29a      	uxth	r2, r3
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002b26:	e030      	b.n	8002b8a <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d113      	bne.n	8002b5e <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	330c      	adds	r3, #12
 8002b40:	7812      	ldrb	r2, [r2, #0]
 8002b42:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b48:	1c5a      	adds	r2, r3, #1
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	3b01      	subs	r3, #1
 8002b56:	b29a      	uxth	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002b5c:	e015      	b.n	8002b8a <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b5e:	f7fe ff61 	bl	8001a24 <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d803      	bhi.n	8002b76 <HAL_SPI_Transmit+0x20c>
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b74:	d102      	bne.n	8002b7c <HAL_SPI_Transmit+0x212>
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d106      	bne.n	8002b8a <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002b88:	e029      	b.n	8002bde <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d1c9      	bne.n	8002b28 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	6839      	ldr	r1, [r7, #0]
 8002b98:	68f8      	ldr	r0, [r7, #12]
 8002b9a:	f000 f8bf 	bl	8002d1c <SPI_EndRxTxTransaction>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d002      	beq.n	8002baa <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d10a      	bne.n	8002bc8 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	613b      	str	r3, [r7, #16]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	613b      	str	r3, [r7, #16]
 8002bc6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d002      	beq.n	8002bd6 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	77fb      	strb	r3, [r7, #31]
 8002bd4:	e003      	b.n	8002bde <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2201      	movs	r2, #1
 8002bda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8002be6:	7ffb      	ldrb	r3, [r7, #31]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3720      	adds	r7, #32
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002bfe:	b2db      	uxtb	r3, r3
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b088      	sub	sp, #32
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	603b      	str	r3, [r7, #0]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002c1c:	f7fe ff02 	bl	8001a24 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c24:	1a9b      	subs	r3, r3, r2
 8002c26:	683a      	ldr	r2, [r7, #0]
 8002c28:	4413      	add	r3, r2
 8002c2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002c2c:	f7fe fefa 	bl	8001a24 <HAL_GetTick>
 8002c30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002c32:	4b39      	ldr	r3, [pc, #228]	@ (8002d18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	015b      	lsls	r3, r3, #5
 8002c38:	0d1b      	lsrs	r3, r3, #20
 8002c3a:	69fa      	ldr	r2, [r7, #28]
 8002c3c:	fb02 f303 	mul.w	r3, r2, r3
 8002c40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c42:	e054      	b.n	8002cee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c4a:	d050      	beq.n	8002cee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c4c:	f7fe feea 	bl	8001a24 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	69fa      	ldr	r2, [r7, #28]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d902      	bls.n	8002c62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d13d      	bne.n	8002cde <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	685a      	ldr	r2, [r3, #4]
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002c70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c7a:	d111      	bne.n	8002ca0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c84:	d004      	beq.n	8002c90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c8e:	d107      	bne.n	8002ca0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ca8:	d10f      	bne.n	8002cca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002cb8:	601a      	str	r2, [r3, #0]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002cc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e017      	b.n	8002d0e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d101      	bne.n	8002ce8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	3b01      	subs	r3, #1
 8002cec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	689a      	ldr	r2, [r3, #8]
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	bf0c      	ite	eq
 8002cfe:	2301      	moveq	r3, #1
 8002d00:	2300      	movne	r3, #0
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	461a      	mov	r2, r3
 8002d06:	79fb      	ldrb	r3, [r7, #7]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d19b      	bne.n	8002c44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3720      	adds	r7, #32
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	20000038 	.word	0x20000038

08002d1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b088      	sub	sp, #32
 8002d20:	af02      	add	r7, sp, #8
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	9300      	str	r3, [sp, #0]
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	2102      	movs	r1, #2
 8002d32:	68f8      	ldr	r0, [r7, #12]
 8002d34:	f7ff ff6a 	bl	8002c0c <SPI_WaitFlagStateUntilTimeout>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d007      	beq.n	8002d4e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d42:	f043 0220 	orr.w	r2, r3, #32
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e032      	b.n	8002db4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002d4e:	4b1b      	ldr	r3, [pc, #108]	@ (8002dbc <SPI_EndRxTxTransaction+0xa0>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a1b      	ldr	r2, [pc, #108]	@ (8002dc0 <SPI_EndRxTxTransaction+0xa4>)
 8002d54:	fba2 2303 	umull	r2, r3, r2, r3
 8002d58:	0d5b      	lsrs	r3, r3, #21
 8002d5a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d5e:	fb02 f303 	mul.w	r3, r2, r3
 8002d62:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d6c:	d112      	bne.n	8002d94 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	2200      	movs	r2, #0
 8002d76:	2180      	movs	r1, #128	@ 0x80
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f7ff ff47 	bl	8002c0c <SPI_WaitFlagStateUntilTimeout>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d016      	beq.n	8002db2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d88:	f043 0220 	orr.w	r2, r3, #32
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002d90:	2303      	movs	r3, #3
 8002d92:	e00f      	b.n	8002db4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00a      	beq.n	8002db0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002daa:	2b80      	cmp	r3, #128	@ 0x80
 8002dac:	d0f2      	beq.n	8002d94 <SPI_EndRxTxTransaction+0x78>
 8002dae:	e000      	b.n	8002db2 <SPI_EndRxTxTransaction+0x96>
        break;
 8002db0:	bf00      	nop
  }

  return HAL_OK;
 8002db2:	2300      	movs	r3, #0
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3718      	adds	r7, #24
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	20000038 	.word	0x20000038
 8002dc0:	165e9f81 	.word	0x165e9f81

08002dc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e041      	b.n	8002e5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d106      	bne.n	8002df0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 f839 	bl	8002e62 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2202      	movs	r2, #2
 8002df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	3304      	adds	r3, #4
 8002e00:	4619      	mov	r1, r3
 8002e02:	4610      	mov	r0, r2
 8002e04:	f000 f9b2 	bl	800316c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002e62:	b480      	push	{r7}
 8002e64:	b083      	sub	sp, #12
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002e6a:	bf00      	nop
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
	...

08002e78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d001      	beq.n	8002e90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e044      	b.n	8002f1a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2202      	movs	r2, #2
 8002e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	68da      	ldr	r2, [r3, #12]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f042 0201 	orr.w	r2, r2, #1
 8002ea6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a1e      	ldr	r2, [pc, #120]	@ (8002f28 <HAL_TIM_Base_Start_IT+0xb0>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d018      	beq.n	8002ee4 <HAL_TIM_Base_Start_IT+0x6c>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002eba:	d013      	beq.n	8002ee4 <HAL_TIM_Base_Start_IT+0x6c>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a1a      	ldr	r2, [pc, #104]	@ (8002f2c <HAL_TIM_Base_Start_IT+0xb4>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d00e      	beq.n	8002ee4 <HAL_TIM_Base_Start_IT+0x6c>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a19      	ldr	r2, [pc, #100]	@ (8002f30 <HAL_TIM_Base_Start_IT+0xb8>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d009      	beq.n	8002ee4 <HAL_TIM_Base_Start_IT+0x6c>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a17      	ldr	r2, [pc, #92]	@ (8002f34 <HAL_TIM_Base_Start_IT+0xbc>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d004      	beq.n	8002ee4 <HAL_TIM_Base_Start_IT+0x6c>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a16      	ldr	r2, [pc, #88]	@ (8002f38 <HAL_TIM_Base_Start_IT+0xc0>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d111      	bne.n	8002f08 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2b06      	cmp	r3, #6
 8002ef4:	d010      	beq.n	8002f18 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f042 0201 	orr.w	r2, r2, #1
 8002f04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f06:	e007      	b.n	8002f18 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f042 0201 	orr.w	r2, r2, #1
 8002f16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3714      	adds	r7, #20
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	40010000 	.word	0x40010000
 8002f2c:	40000400 	.word	0x40000400
 8002f30:	40000800 	.word	0x40000800
 8002f34:	40000c00 	.word	0x40000c00
 8002f38:	40014000 	.word	0x40014000

08002f3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	f003 0302 	and.w	r3, r3, #2
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d020      	beq.n	8002fa0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d01b      	beq.n	8002fa0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f06f 0202 	mvn.w	r2, #2
 8002f70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2201      	movs	r2, #1
 8002f76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	699b      	ldr	r3, [r3, #24]
 8002f7e:	f003 0303 	and.w	r3, r3, #3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d003      	beq.n	8002f8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 f8d2 	bl	8003130 <HAL_TIM_IC_CaptureCallback>
 8002f8c:	e005      	b.n	8002f9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 f8c4 	bl	800311c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 f8d5 	bl	8003144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	f003 0304 	and.w	r3, r3, #4
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d020      	beq.n	8002fec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f003 0304 	and.w	r3, r3, #4
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d01b      	beq.n	8002fec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f06f 0204 	mvn.w	r2, #4
 8002fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	699b      	ldr	r3, [r3, #24]
 8002fca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d003      	beq.n	8002fda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 f8ac 	bl	8003130 <HAL_TIM_IC_CaptureCallback>
 8002fd8:	e005      	b.n	8002fe6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 f89e 	bl	800311c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f000 f8af 	bl	8003144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	f003 0308 	and.w	r3, r3, #8
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d020      	beq.n	8003038 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	f003 0308 	and.w	r3, r3, #8
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d01b      	beq.n	8003038 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f06f 0208 	mvn.w	r2, #8
 8003008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2204      	movs	r2, #4
 800300e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	69db      	ldr	r3, [r3, #28]
 8003016:	f003 0303 	and.w	r3, r3, #3
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f000 f886 	bl	8003130 <HAL_TIM_IC_CaptureCallback>
 8003024:	e005      	b.n	8003032 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 f878 	bl	800311c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	f000 f889 	bl	8003144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	f003 0310 	and.w	r3, r3, #16
 800303e:	2b00      	cmp	r3, #0
 8003040:	d020      	beq.n	8003084 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f003 0310 	and.w	r3, r3, #16
 8003048:	2b00      	cmp	r3, #0
 800304a:	d01b      	beq.n	8003084 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f06f 0210 	mvn.w	r2, #16
 8003054:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2208      	movs	r2, #8
 800305a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	69db      	ldr	r3, [r3, #28]
 8003062:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003066:	2b00      	cmp	r3, #0
 8003068:	d003      	beq.n	8003072 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 f860 	bl	8003130 <HAL_TIM_IC_CaptureCallback>
 8003070:	e005      	b.n	800307e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 f852 	bl	800311c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	f000 f863 	bl	8003144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00c      	beq.n	80030a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f003 0301 	and.w	r3, r3, #1
 8003094:	2b00      	cmp	r3, #0
 8003096:	d007      	beq.n	80030a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f06f 0201 	mvn.w	r2, #1
 80030a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f7fe fa95 	bl	80015d2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d00c      	beq.n	80030cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d007      	beq.n	80030cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80030c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 f8e6 	bl	8003298 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00c      	beq.n	80030f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d007      	beq.n	80030f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80030e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 f834 	bl	8003158 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	f003 0320 	and.w	r3, r3, #32
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00c      	beq.n	8003114 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f003 0320 	and.w	r3, r3, #32
 8003100:	2b00      	cmp	r3, #0
 8003102:	d007      	beq.n	8003114 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f06f 0220 	mvn.w	r2, #32
 800310c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 f8b8 	bl	8003284 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003114:	bf00      	nop
 8003116:	3710      	adds	r7, #16
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003138:	bf00      	nop
 800313a:	370c      	adds	r7, #12
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr

08003144 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800316c:	b480      	push	{r7}
 800316e:	b085      	sub	sp, #20
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	4a3a      	ldr	r2, [pc, #232]	@ (8003268 <TIM_Base_SetConfig+0xfc>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d00f      	beq.n	80031a4 <TIM_Base_SetConfig+0x38>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800318a:	d00b      	beq.n	80031a4 <TIM_Base_SetConfig+0x38>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a37      	ldr	r2, [pc, #220]	@ (800326c <TIM_Base_SetConfig+0x100>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d007      	beq.n	80031a4 <TIM_Base_SetConfig+0x38>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a36      	ldr	r2, [pc, #216]	@ (8003270 <TIM_Base_SetConfig+0x104>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d003      	beq.n	80031a4 <TIM_Base_SetConfig+0x38>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a35      	ldr	r2, [pc, #212]	@ (8003274 <TIM_Base_SetConfig+0x108>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d108      	bne.n	80031b6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	68fa      	ldr	r2, [r7, #12]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a2b      	ldr	r2, [pc, #172]	@ (8003268 <TIM_Base_SetConfig+0xfc>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d01b      	beq.n	80031f6 <TIM_Base_SetConfig+0x8a>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031c4:	d017      	beq.n	80031f6 <TIM_Base_SetConfig+0x8a>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a28      	ldr	r2, [pc, #160]	@ (800326c <TIM_Base_SetConfig+0x100>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d013      	beq.n	80031f6 <TIM_Base_SetConfig+0x8a>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a27      	ldr	r2, [pc, #156]	@ (8003270 <TIM_Base_SetConfig+0x104>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d00f      	beq.n	80031f6 <TIM_Base_SetConfig+0x8a>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a26      	ldr	r2, [pc, #152]	@ (8003274 <TIM_Base_SetConfig+0x108>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d00b      	beq.n	80031f6 <TIM_Base_SetConfig+0x8a>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a25      	ldr	r2, [pc, #148]	@ (8003278 <TIM_Base_SetConfig+0x10c>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d007      	beq.n	80031f6 <TIM_Base_SetConfig+0x8a>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a24      	ldr	r2, [pc, #144]	@ (800327c <TIM_Base_SetConfig+0x110>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d003      	beq.n	80031f6 <TIM_Base_SetConfig+0x8a>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a23      	ldr	r2, [pc, #140]	@ (8003280 <TIM_Base_SetConfig+0x114>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d108      	bne.n	8003208 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	68fa      	ldr	r2, [r7, #12]
 8003204:	4313      	orrs	r3, r2
 8003206:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	4313      	orrs	r3, r2
 8003214:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	689a      	ldr	r2, [r3, #8]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4a0e      	ldr	r2, [pc, #56]	@ (8003268 <TIM_Base_SetConfig+0xfc>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d103      	bne.n	800323c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	691a      	ldr	r2, [r3, #16]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	2b01      	cmp	r3, #1
 800324c:	d105      	bne.n	800325a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	f023 0201 	bic.w	r2, r3, #1
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	611a      	str	r2, [r3, #16]
  }
}
 800325a:	bf00      	nop
 800325c:	3714      	adds	r7, #20
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	40010000 	.word	0x40010000
 800326c:	40000400 	.word	0x40000400
 8003270:	40000800 	.word	0x40000800
 8003274:	40000c00 	.word	0x40000c00
 8003278:	40014000 	.word	0x40014000
 800327c:	40014400 	.word	0x40014400
 8003280:	40014800 	.word	0x40014800

08003284 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800328c:	bf00      	nop
 800328e:	370c      	adds	r7, #12
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr

08003298 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80032a0:	bf00      	nop
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <__NVIC_SetPriority>:
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	4603      	mov	r3, r0
 80032b4:	6039      	str	r1, [r7, #0]
 80032b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	db0a      	blt.n	80032d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	b2da      	uxtb	r2, r3
 80032c4:	490c      	ldr	r1, [pc, #48]	@ (80032f8 <__NVIC_SetPriority+0x4c>)
 80032c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ca:	0112      	lsls	r2, r2, #4
 80032cc:	b2d2      	uxtb	r2, r2
 80032ce:	440b      	add	r3, r1
 80032d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80032d4:	e00a      	b.n	80032ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	b2da      	uxtb	r2, r3
 80032da:	4908      	ldr	r1, [pc, #32]	@ (80032fc <__NVIC_SetPriority+0x50>)
 80032dc:	79fb      	ldrb	r3, [r7, #7]
 80032de:	f003 030f 	and.w	r3, r3, #15
 80032e2:	3b04      	subs	r3, #4
 80032e4:	0112      	lsls	r2, r2, #4
 80032e6:	b2d2      	uxtb	r2, r2
 80032e8:	440b      	add	r3, r1
 80032ea:	761a      	strb	r2, [r3, #24]
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr
 80032f8:	e000e100 	.word	0xe000e100
 80032fc:	e000ed00 	.word	0xe000ed00

08003300 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003304:	4b05      	ldr	r3, [pc, #20]	@ (800331c <SysTick_Handler+0x1c>)
 8003306:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003308:	f001 fd46 	bl	8004d98 <xTaskGetSchedulerState>
 800330c:	4603      	mov	r3, r0
 800330e:	2b01      	cmp	r3, #1
 8003310:	d001      	beq.n	8003316 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003312:	f002 fb41 	bl	8005998 <xPortSysTickHandler>
  }
}
 8003316:	bf00      	nop
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	e000e010 	.word	0xe000e010

08003320 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003320:	b580      	push	{r7, lr}
 8003322:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003324:	2100      	movs	r1, #0
 8003326:	f06f 0004 	mvn.w	r0, #4
 800332a:	f7ff ffbf 	bl	80032ac <__NVIC_SetPriority>
#endif
}
 800332e:	bf00      	nop
 8003330:	bd80      	pop	{r7, pc}
	...

08003334 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800333a:	f3ef 8305 	mrs	r3, IPSR
 800333e:	603b      	str	r3, [r7, #0]
  return(result);
 8003340:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003342:	2b00      	cmp	r3, #0
 8003344:	d003      	beq.n	800334e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003346:	f06f 0305 	mvn.w	r3, #5
 800334a:	607b      	str	r3, [r7, #4]
 800334c:	e00c      	b.n	8003368 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800334e:	4b0a      	ldr	r3, [pc, #40]	@ (8003378 <osKernelInitialize+0x44>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d105      	bne.n	8003362 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003356:	4b08      	ldr	r3, [pc, #32]	@ (8003378 <osKernelInitialize+0x44>)
 8003358:	2201      	movs	r2, #1
 800335a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800335c:	2300      	movs	r3, #0
 800335e:	607b      	str	r3, [r7, #4]
 8003360:	e002      	b.n	8003368 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003362:	f04f 33ff 	mov.w	r3, #4294967295
 8003366:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003368:	687b      	ldr	r3, [r7, #4]
}
 800336a:	4618      	mov	r0, r3
 800336c:	370c      	adds	r7, #12
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	200001e8 	.word	0x200001e8

0800337c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003382:	f3ef 8305 	mrs	r3, IPSR
 8003386:	603b      	str	r3, [r7, #0]
  return(result);
 8003388:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800338a:	2b00      	cmp	r3, #0
 800338c:	d003      	beq.n	8003396 <osKernelStart+0x1a>
    stat = osErrorISR;
 800338e:	f06f 0305 	mvn.w	r3, #5
 8003392:	607b      	str	r3, [r7, #4]
 8003394:	e010      	b.n	80033b8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003396:	4b0b      	ldr	r3, [pc, #44]	@ (80033c4 <osKernelStart+0x48>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2b01      	cmp	r3, #1
 800339c:	d109      	bne.n	80033b2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800339e:	f7ff ffbf 	bl	8003320 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80033a2:	4b08      	ldr	r3, [pc, #32]	@ (80033c4 <osKernelStart+0x48>)
 80033a4:	2202      	movs	r2, #2
 80033a6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80033a8:	f001 f892 	bl	80044d0 <vTaskStartScheduler>
      stat = osOK;
 80033ac:	2300      	movs	r3, #0
 80033ae:	607b      	str	r3, [r7, #4]
 80033b0:	e002      	b.n	80033b8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80033b2:	f04f 33ff 	mov.w	r3, #4294967295
 80033b6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80033b8:	687b      	ldr	r3, [r7, #4]
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	200001e8 	.word	0x200001e8

080033c8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b08e      	sub	sp, #56	@ 0x38
 80033cc:	af04      	add	r7, sp, #16
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	60b9      	str	r1, [r7, #8]
 80033d2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80033d4:	2300      	movs	r3, #0
 80033d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80033d8:	f3ef 8305 	mrs	r3, IPSR
 80033dc:	617b      	str	r3, [r7, #20]
  return(result);
 80033de:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d17e      	bne.n	80034e2 <osThreadNew+0x11a>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d07b      	beq.n	80034e2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80033ea:	2380      	movs	r3, #128	@ 0x80
 80033ec:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80033ee:	2318      	movs	r3, #24
 80033f0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80033f2:	2300      	movs	r3, #0
 80033f4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80033f6:	f04f 33ff 	mov.w	r3, #4294967295
 80033fa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d045      	beq.n	800348e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d002      	beq.n	8003410 <osThreadNew+0x48>
        name = attr->name;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d002      	beq.n	800341e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	699b      	ldr	r3, [r3, #24]
 800341c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d008      	beq.n	8003436 <osThreadNew+0x6e>
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	2b38      	cmp	r3, #56	@ 0x38
 8003428:	d805      	bhi.n	8003436 <osThreadNew+0x6e>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <osThreadNew+0x72>
        return (NULL);
 8003436:	2300      	movs	r3, #0
 8003438:	e054      	b.n	80034e4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	695b      	ldr	r3, [r3, #20]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d003      	beq.n	800344a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	695b      	ldr	r3, [r3, #20]
 8003446:	089b      	lsrs	r3, r3, #2
 8003448:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00e      	beq.n	8003470 <osThreadNew+0xa8>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	2ba7      	cmp	r3, #167	@ 0xa7
 8003458:	d90a      	bls.n	8003470 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800345e:	2b00      	cmp	r3, #0
 8003460:	d006      	beq.n	8003470 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d002      	beq.n	8003470 <osThreadNew+0xa8>
        mem = 1;
 800346a:	2301      	movs	r3, #1
 800346c:	61bb      	str	r3, [r7, #24]
 800346e:	e010      	b.n	8003492 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d10c      	bne.n	8003492 <osThreadNew+0xca>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d108      	bne.n	8003492 <osThreadNew+0xca>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	691b      	ldr	r3, [r3, #16]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d104      	bne.n	8003492 <osThreadNew+0xca>
          mem = 0;
 8003488:	2300      	movs	r3, #0
 800348a:	61bb      	str	r3, [r7, #24]
 800348c:	e001      	b.n	8003492 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800348e:	2300      	movs	r3, #0
 8003490:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d110      	bne.n	80034ba <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80034a0:	9202      	str	r2, [sp, #8]
 80034a2:	9301      	str	r3, [sp, #4]
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	6a3a      	ldr	r2, [r7, #32]
 80034ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	f000 fe1a 	bl	80040e8 <xTaskCreateStatic>
 80034b4:	4603      	mov	r3, r0
 80034b6:	613b      	str	r3, [r7, #16]
 80034b8:	e013      	b.n	80034e2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80034ba:	69bb      	ldr	r3, [r7, #24]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d110      	bne.n	80034e2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80034c0:	6a3b      	ldr	r3, [r7, #32]
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	f107 0310 	add.w	r3, r7, #16
 80034c8:	9301      	str	r3, [sp, #4]
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80034d2:	68f8      	ldr	r0, [r7, #12]
 80034d4:	f000 fe68 	bl	80041a8 <xTaskCreate>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d001      	beq.n	80034e2 <osThreadNew+0x11a>
            hTask = NULL;
 80034de:	2300      	movs	r3, #0
 80034e0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80034e2:	693b      	ldr	r3, [r7, #16]
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3728      	adds	r7, #40	@ 0x28
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034f4:	f3ef 8305 	mrs	r3, IPSR
 80034f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80034fa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d003      	beq.n	8003508 <osDelay+0x1c>
    stat = osErrorISR;
 8003500:	f06f 0305 	mvn.w	r3, #5
 8003504:	60fb      	str	r3, [r7, #12]
 8003506:	e007      	b.n	8003518 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003508:	2300      	movs	r3, #0
 800350a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d002      	beq.n	8003518 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 ffa6 	bl	8004464 <vTaskDelay>
    }
  }

  return (stat);
 8003518:	68fb      	ldr	r3, [r7, #12]
}
 800351a:	4618      	mov	r0, r3
 800351c:	3710      	adds	r7, #16
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
	...

08003524 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	4a07      	ldr	r2, [pc, #28]	@ (8003550 <vApplicationGetIdleTaskMemory+0x2c>)
 8003534:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	4a06      	ldr	r2, [pc, #24]	@ (8003554 <vApplicationGetIdleTaskMemory+0x30>)
 800353a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2280      	movs	r2, #128	@ 0x80
 8003540:	601a      	str	r2, [r3, #0]
}
 8003542:	bf00      	nop
 8003544:	3714      	adds	r7, #20
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop
 8003550:	200001ec 	.word	0x200001ec
 8003554:	20000294 	.word	0x20000294

08003558 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003558:	b480      	push	{r7}
 800355a:	b085      	sub	sp, #20
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	4a07      	ldr	r2, [pc, #28]	@ (8003584 <vApplicationGetTimerTaskMemory+0x2c>)
 8003568:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	4a06      	ldr	r2, [pc, #24]	@ (8003588 <vApplicationGetTimerTaskMemory+0x30>)
 800356e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003576:	601a      	str	r2, [r3, #0]
}
 8003578:	bf00      	nop
 800357a:	3714      	adds	r7, #20
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr
 8003584:	20000494 	.word	0x20000494
 8003588:	2000053c 	.word	0x2000053c

0800358c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f103 0208 	add.w	r2, r3, #8
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f04f 32ff 	mov.w	r2, #4294967295
 80035a4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f103 0208 	add.w	r2, r3, #8
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f103 0208 	add.w	r2, r3, #8
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80035da:	bf00      	nop
 80035dc:	370c      	adds	r7, #12
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr

080035e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80035e6:	b480      	push	{r7}
 80035e8:	b085      	sub	sp, #20
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
 80035ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	689a      	ldr	r2, [r3, #8]
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	683a      	ldr	r2, [r7, #0]
 800360a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	683a      	ldr	r2, [r7, #0]
 8003610:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	1c5a      	adds	r2, r3, #1
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	601a      	str	r2, [r3, #0]
}
 8003622:	bf00      	nop
 8003624:	3714      	adds	r7, #20
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr

0800362e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800362e:	b480      	push	{r7}
 8003630:	b085      	sub	sp, #20
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
 8003636:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003644:	d103      	bne.n	800364e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	691b      	ldr	r3, [r3, #16]
 800364a:	60fb      	str	r3, [r7, #12]
 800364c:	e00c      	b.n	8003668 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	3308      	adds	r3, #8
 8003652:	60fb      	str	r3, [r7, #12]
 8003654:	e002      	b.n	800365c <vListInsert+0x2e>
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	60fb      	str	r3, [r7, #12]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68ba      	ldr	r2, [r7, #8]
 8003664:	429a      	cmp	r2, r3
 8003666:	d2f6      	bcs.n	8003656 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	685a      	ldr	r2, [r3, #4]
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	683a      	ldr	r2, [r7, #0]
 8003682:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	1c5a      	adds	r2, r3, #1
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	601a      	str	r2, [r3, #0]
}
 8003694:	bf00      	nop
 8003696:	3714      	adds	r7, #20
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80036a0:	b480      	push	{r7}
 80036a2:	b085      	sub	sp, #20
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	691b      	ldr	r3, [r3, #16]
 80036ac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	6892      	ldr	r2, [r2, #8]
 80036b6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	687a      	ldr	r2, [r7, #4]
 80036be:	6852      	ldr	r2, [r2, #4]
 80036c0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d103      	bne.n	80036d4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	1e5a      	subs	r2, r3, #1
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3714      	adds	r7, #20
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10b      	bne.n	8003720 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800370c:	f383 8811 	msr	BASEPRI, r3
 8003710:	f3bf 8f6f 	isb	sy
 8003714:	f3bf 8f4f 	dsb	sy
 8003718:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800371a:	bf00      	nop
 800371c:	bf00      	nop
 800371e:	e7fd      	b.n	800371c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003720:	f002 f8aa 	bl	8005878 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800372c:	68f9      	ldr	r1, [r7, #12]
 800372e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003730:	fb01 f303 	mul.w	r3, r1, r3
 8003734:	441a      	add	r2, r3
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2200      	movs	r2, #0
 800373e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003750:	3b01      	subs	r3, #1
 8003752:	68f9      	ldr	r1, [r7, #12]
 8003754:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003756:	fb01 f303 	mul.w	r3, r1, r3
 800375a:	441a      	add	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	22ff      	movs	r2, #255	@ 0xff
 8003764:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	22ff      	movs	r2, #255	@ 0xff
 800376c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d114      	bne.n	80037a0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d01a      	beq.n	80037b4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	3310      	adds	r3, #16
 8003782:	4618      	mov	r0, r3
 8003784:	f001 f942 	bl	8004a0c <xTaskRemoveFromEventList>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d012      	beq.n	80037b4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800378e:	4b0d      	ldr	r3, [pc, #52]	@ (80037c4 <xQueueGenericReset+0xd0>)
 8003790:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	f3bf 8f4f 	dsb	sy
 800379a:	f3bf 8f6f 	isb	sy
 800379e:	e009      	b.n	80037b4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	3310      	adds	r3, #16
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff fef1 	bl	800358c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	3324      	adds	r3, #36	@ 0x24
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7ff feec 	bl	800358c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80037b4:	f002 f892 	bl	80058dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80037b8:	2301      	movs	r3, #1
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3710      	adds	r7, #16
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	e000ed04 	.word	0xe000ed04

080037c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b08e      	sub	sp, #56	@ 0x38
 80037cc:	af02      	add	r7, sp, #8
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	607a      	str	r2, [r7, #4]
 80037d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d10b      	bne.n	80037f4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80037dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037e0:	f383 8811 	msr	BASEPRI, r3
 80037e4:	f3bf 8f6f 	isb	sy
 80037e8:	f3bf 8f4f 	dsb	sy
 80037ec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80037ee:	bf00      	nop
 80037f0:	bf00      	nop
 80037f2:	e7fd      	b.n	80037f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d10b      	bne.n	8003812 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80037fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037fe:	f383 8811 	msr	BASEPRI, r3
 8003802:	f3bf 8f6f 	isb	sy
 8003806:	f3bf 8f4f 	dsb	sy
 800380a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800380c:	bf00      	nop
 800380e:	bf00      	nop
 8003810:	e7fd      	b.n	800380e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d002      	beq.n	800381e <xQueueGenericCreateStatic+0x56>
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <xQueueGenericCreateStatic+0x5a>
 800381e:	2301      	movs	r3, #1
 8003820:	e000      	b.n	8003824 <xQueueGenericCreateStatic+0x5c>
 8003822:	2300      	movs	r3, #0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d10b      	bne.n	8003840 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800382c:	f383 8811 	msr	BASEPRI, r3
 8003830:	f3bf 8f6f 	isb	sy
 8003834:	f3bf 8f4f 	dsb	sy
 8003838:	623b      	str	r3, [r7, #32]
}
 800383a:	bf00      	nop
 800383c:	bf00      	nop
 800383e:	e7fd      	b.n	800383c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d102      	bne.n	800384c <xQueueGenericCreateStatic+0x84>
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d101      	bne.n	8003850 <xQueueGenericCreateStatic+0x88>
 800384c:	2301      	movs	r3, #1
 800384e:	e000      	b.n	8003852 <xQueueGenericCreateStatic+0x8a>
 8003850:	2300      	movs	r3, #0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d10b      	bne.n	800386e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800385a:	f383 8811 	msr	BASEPRI, r3
 800385e:	f3bf 8f6f 	isb	sy
 8003862:	f3bf 8f4f 	dsb	sy
 8003866:	61fb      	str	r3, [r7, #28]
}
 8003868:	bf00      	nop
 800386a:	bf00      	nop
 800386c:	e7fd      	b.n	800386a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800386e:	2350      	movs	r3, #80	@ 0x50
 8003870:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	2b50      	cmp	r3, #80	@ 0x50
 8003876:	d00b      	beq.n	8003890 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800387c:	f383 8811 	msr	BASEPRI, r3
 8003880:	f3bf 8f6f 	isb	sy
 8003884:	f3bf 8f4f 	dsb	sy
 8003888:	61bb      	str	r3, [r7, #24]
}
 800388a:	bf00      	nop
 800388c:	bf00      	nop
 800388e:	e7fd      	b.n	800388c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003890:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003898:	2b00      	cmp	r3, #0
 800389a:	d00d      	beq.n	80038b8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800389c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80038a4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80038a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038aa:	9300      	str	r3, [sp, #0]
 80038ac:	4613      	mov	r3, r2
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	68b9      	ldr	r1, [r7, #8]
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f000 f805 	bl	80038c2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80038b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3730      	adds	r7, #48	@ 0x30
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b084      	sub	sp, #16
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	60f8      	str	r0, [r7, #12]
 80038ca:	60b9      	str	r1, [r7, #8]
 80038cc:	607a      	str	r2, [r7, #4]
 80038ce:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d103      	bne.n	80038de <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	e002      	b.n	80038e4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	68ba      	ldr	r2, [r7, #8]
 80038ee:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80038f0:	2101      	movs	r1, #1
 80038f2:	69b8      	ldr	r0, [r7, #24]
 80038f4:	f7ff fefe 	bl	80036f4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80038f8:	69bb      	ldr	r3, [r7, #24]
 80038fa:	78fa      	ldrb	r2, [r7, #3]
 80038fc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003900:	bf00      	nop
 8003902:	3710      	adds	r7, #16
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b08e      	sub	sp, #56	@ 0x38
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
 8003914:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003916:	2300      	movs	r3, #0
 8003918:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800391e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003920:	2b00      	cmp	r3, #0
 8003922:	d10b      	bne.n	800393c <xQueueGenericSend+0x34>
	__asm volatile
 8003924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003928:	f383 8811 	msr	BASEPRI, r3
 800392c:	f3bf 8f6f 	isb	sy
 8003930:	f3bf 8f4f 	dsb	sy
 8003934:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003936:	bf00      	nop
 8003938:	bf00      	nop
 800393a:	e7fd      	b.n	8003938 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d103      	bne.n	800394a <xQueueGenericSend+0x42>
 8003942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <xQueueGenericSend+0x46>
 800394a:	2301      	movs	r3, #1
 800394c:	e000      	b.n	8003950 <xQueueGenericSend+0x48>
 800394e:	2300      	movs	r3, #0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d10b      	bne.n	800396c <xQueueGenericSend+0x64>
	__asm volatile
 8003954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003958:	f383 8811 	msr	BASEPRI, r3
 800395c:	f3bf 8f6f 	isb	sy
 8003960:	f3bf 8f4f 	dsb	sy
 8003964:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003966:	bf00      	nop
 8003968:	bf00      	nop
 800396a:	e7fd      	b.n	8003968 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	2b02      	cmp	r3, #2
 8003970:	d103      	bne.n	800397a <xQueueGenericSend+0x72>
 8003972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003974:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003976:	2b01      	cmp	r3, #1
 8003978:	d101      	bne.n	800397e <xQueueGenericSend+0x76>
 800397a:	2301      	movs	r3, #1
 800397c:	e000      	b.n	8003980 <xQueueGenericSend+0x78>
 800397e:	2300      	movs	r3, #0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10b      	bne.n	800399c <xQueueGenericSend+0x94>
	__asm volatile
 8003984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003988:	f383 8811 	msr	BASEPRI, r3
 800398c:	f3bf 8f6f 	isb	sy
 8003990:	f3bf 8f4f 	dsb	sy
 8003994:	623b      	str	r3, [r7, #32]
}
 8003996:	bf00      	nop
 8003998:	bf00      	nop
 800399a:	e7fd      	b.n	8003998 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800399c:	f001 f9fc 	bl	8004d98 <xTaskGetSchedulerState>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d102      	bne.n	80039ac <xQueueGenericSend+0xa4>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d101      	bne.n	80039b0 <xQueueGenericSend+0xa8>
 80039ac:	2301      	movs	r3, #1
 80039ae:	e000      	b.n	80039b2 <xQueueGenericSend+0xaa>
 80039b0:	2300      	movs	r3, #0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d10b      	bne.n	80039ce <xQueueGenericSend+0xc6>
	__asm volatile
 80039b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039ba:	f383 8811 	msr	BASEPRI, r3
 80039be:	f3bf 8f6f 	isb	sy
 80039c2:	f3bf 8f4f 	dsb	sy
 80039c6:	61fb      	str	r3, [r7, #28]
}
 80039c8:	bf00      	nop
 80039ca:	bf00      	nop
 80039cc:	e7fd      	b.n	80039ca <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80039ce:	f001 ff53 	bl	8005878 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80039d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039da:	429a      	cmp	r2, r3
 80039dc:	d302      	bcc.n	80039e4 <xQueueGenericSend+0xdc>
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d129      	bne.n	8003a38 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	68b9      	ldr	r1, [r7, #8]
 80039e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80039ea:	f000 fa0f 	bl	8003e0c <prvCopyDataToQueue>
 80039ee:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80039f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d010      	beq.n	8003a1a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80039f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039fa:	3324      	adds	r3, #36	@ 0x24
 80039fc:	4618      	mov	r0, r3
 80039fe:	f001 f805 	bl	8004a0c <xTaskRemoveFromEventList>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d013      	beq.n	8003a30 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003a08:	4b3f      	ldr	r3, [pc, #252]	@ (8003b08 <xQueueGenericSend+0x200>)
 8003a0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a0e:	601a      	str	r2, [r3, #0]
 8003a10:	f3bf 8f4f 	dsb	sy
 8003a14:	f3bf 8f6f 	isb	sy
 8003a18:	e00a      	b.n	8003a30 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003a1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d007      	beq.n	8003a30 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003a20:	4b39      	ldr	r3, [pc, #228]	@ (8003b08 <xQueueGenericSend+0x200>)
 8003a22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a26:	601a      	str	r2, [r3, #0]
 8003a28:	f3bf 8f4f 	dsb	sy
 8003a2c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003a30:	f001 ff54 	bl	80058dc <vPortExitCritical>
				return pdPASS;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e063      	b.n	8003b00 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d103      	bne.n	8003a46 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003a3e:	f001 ff4d 	bl	80058dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003a42:	2300      	movs	r3, #0
 8003a44:	e05c      	b.n	8003b00 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d106      	bne.n	8003a5a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003a4c:	f107 0314 	add.w	r3, r7, #20
 8003a50:	4618      	mov	r0, r3
 8003a52:	f001 f83f 	bl	8004ad4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003a56:	2301      	movs	r3, #1
 8003a58:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003a5a:	f001 ff3f 	bl	80058dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003a5e:	f000 fda7 	bl	80045b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003a62:	f001 ff09 	bl	8005878 <vPortEnterCritical>
 8003a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a6c:	b25b      	sxtb	r3, r3
 8003a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a72:	d103      	bne.n	8003a7c <xQueueGenericSend+0x174>
 8003a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003a82:	b25b      	sxtb	r3, r3
 8003a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a88:	d103      	bne.n	8003a92 <xQueueGenericSend+0x18a>
 8003a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003a92:	f001 ff23 	bl	80058dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a96:	1d3a      	adds	r2, r7, #4
 8003a98:	f107 0314 	add.w	r3, r7, #20
 8003a9c:	4611      	mov	r1, r2
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f001 f82e 	bl	8004b00 <xTaskCheckForTimeOut>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d124      	bne.n	8003af4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003aaa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003aac:	f000 faa6 	bl	8003ffc <prvIsQueueFull>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d018      	beq.n	8003ae8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ab8:	3310      	adds	r3, #16
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	4611      	mov	r1, r2
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f000 ff52 	bl	8004968 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003ac4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ac6:	f000 fa31 	bl	8003f2c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003aca:	f000 fd7f 	bl	80045cc <xTaskResumeAll>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	f47f af7c 	bne.w	80039ce <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8003b08 <xQueueGenericSend+0x200>)
 8003ad8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003adc:	601a      	str	r2, [r3, #0]
 8003ade:	f3bf 8f4f 	dsb	sy
 8003ae2:	f3bf 8f6f 	isb	sy
 8003ae6:	e772      	b.n	80039ce <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003ae8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003aea:	f000 fa1f 	bl	8003f2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003aee:	f000 fd6d 	bl	80045cc <xTaskResumeAll>
 8003af2:	e76c      	b.n	80039ce <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003af4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003af6:	f000 fa19 	bl	8003f2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003afa:	f000 fd67 	bl	80045cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003afe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3738      	adds	r7, #56	@ 0x38
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	e000ed04 	.word	0xe000ed04

08003b0c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b090      	sub	sp, #64	@ 0x40
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	607a      	str	r2, [r7, #4]
 8003b18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d10b      	bne.n	8003b3c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b28:	f383 8811 	msr	BASEPRI, r3
 8003b2c:	f3bf 8f6f 	isb	sy
 8003b30:	f3bf 8f4f 	dsb	sy
 8003b34:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003b36:	bf00      	nop
 8003b38:	bf00      	nop
 8003b3a:	e7fd      	b.n	8003b38 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d103      	bne.n	8003b4a <xQueueGenericSendFromISR+0x3e>
 8003b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d101      	bne.n	8003b4e <xQueueGenericSendFromISR+0x42>
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e000      	b.n	8003b50 <xQueueGenericSendFromISR+0x44>
 8003b4e:	2300      	movs	r3, #0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d10b      	bne.n	8003b6c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b58:	f383 8811 	msr	BASEPRI, r3
 8003b5c:	f3bf 8f6f 	isb	sy
 8003b60:	f3bf 8f4f 	dsb	sy
 8003b64:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003b66:	bf00      	nop
 8003b68:	bf00      	nop
 8003b6a:	e7fd      	b.n	8003b68 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d103      	bne.n	8003b7a <xQueueGenericSendFromISR+0x6e>
 8003b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d101      	bne.n	8003b7e <xQueueGenericSendFromISR+0x72>
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e000      	b.n	8003b80 <xQueueGenericSendFromISR+0x74>
 8003b7e:	2300      	movs	r3, #0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d10b      	bne.n	8003b9c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b88:	f383 8811 	msr	BASEPRI, r3
 8003b8c:	f3bf 8f6f 	isb	sy
 8003b90:	f3bf 8f4f 	dsb	sy
 8003b94:	623b      	str	r3, [r7, #32]
}
 8003b96:	bf00      	nop
 8003b98:	bf00      	nop
 8003b9a:	e7fd      	b.n	8003b98 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003b9c:	f001 ff4c 	bl	8005a38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003ba0:	f3ef 8211 	mrs	r2, BASEPRI
 8003ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ba8:	f383 8811 	msr	BASEPRI, r3
 8003bac:	f3bf 8f6f 	isb	sy
 8003bb0:	f3bf 8f4f 	dsb	sy
 8003bb4:	61fa      	str	r2, [r7, #28]
 8003bb6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003bb8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003bba:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d302      	bcc.n	8003bce <xQueueGenericSendFromISR+0xc2>
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d12f      	bne.n	8003c2e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bd0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003bd4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003bd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	68b9      	ldr	r1, [r7, #8]
 8003be2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003be4:	f000 f912 	bl	8003e0c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003be8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf0:	d112      	bne.n	8003c18 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d016      	beq.n	8003c28 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bfc:	3324      	adds	r3, #36	@ 0x24
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 ff04 	bl	8004a0c <xTaskRemoveFromEventList>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00e      	beq.n	8003c28 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00b      	beq.n	8003c28 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	601a      	str	r2, [r3, #0]
 8003c16:	e007      	b.n	8003c28 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003c18:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	b25a      	sxtb	r2, r3
 8003c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003c2c:	e001      	b.n	8003c32 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c34:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003c3c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003c3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3740      	adds	r7, #64	@ 0x40
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b08c      	sub	sp, #48	@ 0x30
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003c54:	2300      	movs	r3, #0
 8003c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d10b      	bne.n	8003c7a <xQueueReceive+0x32>
	__asm volatile
 8003c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c66:	f383 8811 	msr	BASEPRI, r3
 8003c6a:	f3bf 8f6f 	isb	sy
 8003c6e:	f3bf 8f4f 	dsb	sy
 8003c72:	623b      	str	r3, [r7, #32]
}
 8003c74:	bf00      	nop
 8003c76:	bf00      	nop
 8003c78:	e7fd      	b.n	8003c76 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d103      	bne.n	8003c88 <xQueueReceive+0x40>
 8003c80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d101      	bne.n	8003c8c <xQueueReceive+0x44>
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e000      	b.n	8003c8e <xQueueReceive+0x46>
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d10b      	bne.n	8003caa <xQueueReceive+0x62>
	__asm volatile
 8003c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c96:	f383 8811 	msr	BASEPRI, r3
 8003c9a:	f3bf 8f6f 	isb	sy
 8003c9e:	f3bf 8f4f 	dsb	sy
 8003ca2:	61fb      	str	r3, [r7, #28]
}
 8003ca4:	bf00      	nop
 8003ca6:	bf00      	nop
 8003ca8:	e7fd      	b.n	8003ca6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003caa:	f001 f875 	bl	8004d98 <xTaskGetSchedulerState>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d102      	bne.n	8003cba <xQueueReceive+0x72>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d101      	bne.n	8003cbe <xQueueReceive+0x76>
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e000      	b.n	8003cc0 <xQueueReceive+0x78>
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d10b      	bne.n	8003cdc <xQueueReceive+0x94>
	__asm volatile
 8003cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cc8:	f383 8811 	msr	BASEPRI, r3
 8003ccc:	f3bf 8f6f 	isb	sy
 8003cd0:	f3bf 8f4f 	dsb	sy
 8003cd4:	61bb      	str	r3, [r7, #24]
}
 8003cd6:	bf00      	nop
 8003cd8:	bf00      	nop
 8003cda:	e7fd      	b.n	8003cd8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003cdc:	f001 fdcc 	bl	8005878 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d01f      	beq.n	8003d2c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003cec:	68b9      	ldr	r1, [r7, #8]
 8003cee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003cf0:	f000 f8f6 	bl	8003ee0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf6:	1e5a      	subs	r2, r3, #1
 8003cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cfa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00f      	beq.n	8003d24 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d06:	3310      	adds	r3, #16
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f000 fe7f 	bl	8004a0c <xTaskRemoveFromEventList>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d007      	beq.n	8003d24 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003d14:	4b3c      	ldr	r3, [pc, #240]	@ (8003e08 <xQueueReceive+0x1c0>)
 8003d16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d1a:	601a      	str	r2, [r3, #0]
 8003d1c:	f3bf 8f4f 	dsb	sy
 8003d20:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003d24:	f001 fdda 	bl	80058dc <vPortExitCritical>
				return pdPASS;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e069      	b.n	8003e00 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d103      	bne.n	8003d3a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003d32:	f001 fdd3 	bl	80058dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003d36:	2300      	movs	r3, #0
 8003d38:	e062      	b.n	8003e00 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d106      	bne.n	8003d4e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003d40:	f107 0310 	add.w	r3, r7, #16
 8003d44:	4618      	mov	r0, r3
 8003d46:	f000 fec5 	bl	8004ad4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003d4e:	f001 fdc5 	bl	80058dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003d52:	f000 fc2d 	bl	80045b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003d56:	f001 fd8f 	bl	8005878 <vPortEnterCritical>
 8003d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003d60:	b25b      	sxtb	r3, r3
 8003d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d66:	d103      	bne.n	8003d70 <xQueueReceive+0x128>
 8003d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d72:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003d76:	b25b      	sxtb	r3, r3
 8003d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d7c:	d103      	bne.n	8003d86 <xQueueReceive+0x13e>
 8003d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d86:	f001 fda9 	bl	80058dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d8a:	1d3a      	adds	r2, r7, #4
 8003d8c:	f107 0310 	add.w	r3, r7, #16
 8003d90:	4611      	mov	r1, r2
 8003d92:	4618      	mov	r0, r3
 8003d94:	f000 feb4 	bl	8004b00 <xTaskCheckForTimeOut>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d123      	bne.n	8003de6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003da0:	f000 f916 	bl	8003fd0 <prvIsQueueEmpty>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d017      	beq.n	8003dda <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dac:	3324      	adds	r3, #36	@ 0x24
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	4611      	mov	r1, r2
 8003db2:	4618      	mov	r0, r3
 8003db4:	f000 fdd8 	bl	8004968 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003db8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003dba:	f000 f8b7 	bl	8003f2c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003dbe:	f000 fc05 	bl	80045cc <xTaskResumeAll>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d189      	bne.n	8003cdc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8003e08 <xQueueReceive+0x1c0>)
 8003dca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	f3bf 8f4f 	dsb	sy
 8003dd4:	f3bf 8f6f 	isb	sy
 8003dd8:	e780      	b.n	8003cdc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003dda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ddc:	f000 f8a6 	bl	8003f2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003de0:	f000 fbf4 	bl	80045cc <xTaskResumeAll>
 8003de4:	e77a      	b.n	8003cdc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003de6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003de8:	f000 f8a0 	bl	8003f2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003dec:	f000 fbee 	bl	80045cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003df0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003df2:	f000 f8ed 	bl	8003fd0 <prvIsQueueEmpty>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	f43f af6f 	beq.w	8003cdc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003dfe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3730      	adds	r7, #48	@ 0x30
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	e000ed04 	.word	0xe000ed04

08003e0c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b086      	sub	sp, #24
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e20:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d10d      	bne.n	8003e46 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d14d      	bne.n	8003ece <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	4618      	mov	r0, r3
 8003e38:	f000 ffcc 	bl	8004dd4 <xTaskPriorityDisinherit>
 8003e3c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	609a      	str	r2, [r3, #8]
 8003e44:	e043      	b.n	8003ece <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d119      	bne.n	8003e80 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6858      	ldr	r0, [r3, #4]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e54:	461a      	mov	r2, r3
 8003e56:	68b9      	ldr	r1, [r7, #8]
 8003e58:	f002 f8dc 	bl	8006014 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	685a      	ldr	r2, [r3, #4]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e64:	441a      	add	r2, r3
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	685a      	ldr	r2, [r3, #4]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d32b      	bcc.n	8003ece <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	605a      	str	r2, [r3, #4]
 8003e7e:	e026      	b.n	8003ece <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	68d8      	ldr	r0, [r3, #12]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e88:	461a      	mov	r2, r3
 8003e8a:	68b9      	ldr	r1, [r7, #8]
 8003e8c:	f002 f8c2 	bl	8006014 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	68da      	ldr	r2, [r3, #12]
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e98:	425b      	negs	r3, r3
 8003e9a:	441a      	add	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	68da      	ldr	r2, [r3, #12]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d207      	bcs.n	8003ebc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	689a      	ldr	r2, [r3, #8]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb4:	425b      	negs	r3, r3
 8003eb6:	441a      	add	r2, r3
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d105      	bne.n	8003ece <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d002      	beq.n	8003ece <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	3b01      	subs	r3, #1
 8003ecc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	1c5a      	adds	r2, r3, #1
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003ed6:	697b      	ldr	r3, [r7, #20]
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3718      	adds	r7, #24
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d018      	beq.n	8003f24 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	68da      	ldr	r2, [r3, #12]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efa:	441a      	add	r2, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	68da      	ldr	r2, [r3, #12]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d303      	bcc.n	8003f14 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	68d9      	ldr	r1, [r3, #12]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	6838      	ldr	r0, [r7, #0]
 8003f20:	f002 f878 	bl	8006014 <memcpy>
	}
}
 8003f24:	bf00      	nop
 8003f26:	3708      	adds	r7, #8
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003f34:	f001 fca0 	bl	8005878 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f3e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003f40:	e011      	b.n	8003f66 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d012      	beq.n	8003f70 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	3324      	adds	r3, #36	@ 0x24
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f000 fd5c 	bl	8004a0c <xTaskRemoveFromEventList>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d001      	beq.n	8003f5e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003f5a:	f000 fe35 	bl	8004bc8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003f5e:	7bfb      	ldrb	r3, [r7, #15]
 8003f60:	3b01      	subs	r3, #1
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	dce9      	bgt.n	8003f42 <prvUnlockQueue+0x16>
 8003f6e:	e000      	b.n	8003f72 <prvUnlockQueue+0x46>
					break;
 8003f70:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	22ff      	movs	r2, #255	@ 0xff
 8003f76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003f7a:	f001 fcaf 	bl	80058dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003f7e:	f001 fc7b 	bl	8005878 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003f88:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003f8a:	e011      	b.n	8003fb0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d012      	beq.n	8003fba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3310      	adds	r3, #16
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 fd37 	bl	8004a0c <xTaskRemoveFromEventList>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d001      	beq.n	8003fa8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003fa4:	f000 fe10 	bl	8004bc8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003fa8:	7bbb      	ldrb	r3, [r7, #14]
 8003faa:	3b01      	subs	r3, #1
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003fb0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	dce9      	bgt.n	8003f8c <prvUnlockQueue+0x60>
 8003fb8:	e000      	b.n	8003fbc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003fba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	22ff      	movs	r2, #255	@ 0xff
 8003fc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003fc4:	f001 fc8a 	bl	80058dc <vPortExitCritical>
}
 8003fc8:	bf00      	nop
 8003fca:	3710      	adds	r7, #16
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003fd8:	f001 fc4e 	bl	8005878 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d102      	bne.n	8003fea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	60fb      	str	r3, [r7, #12]
 8003fe8:	e001      	b.n	8003fee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003fea:	2300      	movs	r3, #0
 8003fec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003fee:	f001 fc75 	bl	80058dc <vPortExitCritical>

	return xReturn;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004004:	f001 fc38 	bl	8005878 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004010:	429a      	cmp	r2, r3
 8004012:	d102      	bne.n	800401a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004014:	2301      	movs	r3, #1
 8004016:	60fb      	str	r3, [r7, #12]
 8004018:	e001      	b.n	800401e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800401a:	2300      	movs	r3, #0
 800401c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800401e:	f001 fc5d 	bl	80058dc <vPortExitCritical>

	return xReturn;
 8004022:	68fb      	ldr	r3, [r7, #12]
}
 8004024:	4618      	mov	r0, r3
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800402c:	b480      	push	{r7}
 800402e:	b085      	sub	sp, #20
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
 8004034:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004036:	2300      	movs	r3, #0
 8004038:	60fb      	str	r3, [r7, #12]
 800403a:	e014      	b.n	8004066 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800403c:	4a0f      	ldr	r2, [pc, #60]	@ (800407c <vQueueAddToRegistry+0x50>)
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d10b      	bne.n	8004060 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004048:	490c      	ldr	r1, [pc, #48]	@ (800407c <vQueueAddToRegistry+0x50>)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	683a      	ldr	r2, [r7, #0]
 800404e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004052:	4a0a      	ldr	r2, [pc, #40]	@ (800407c <vQueueAddToRegistry+0x50>)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	00db      	lsls	r3, r3, #3
 8004058:	4413      	add	r3, r2
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800405e:	e006      	b.n	800406e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	3301      	adds	r3, #1
 8004064:	60fb      	str	r3, [r7, #12]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2b07      	cmp	r3, #7
 800406a:	d9e7      	bls.n	800403c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800406c:	bf00      	nop
 800406e:	bf00      	nop
 8004070:	3714      	adds	r7, #20
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	2000093c 	.word	0x2000093c

08004080 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004090:	f001 fbf2 	bl	8005878 <vPortEnterCritical>
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800409a:	b25b      	sxtb	r3, r3
 800409c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a0:	d103      	bne.n	80040aa <vQueueWaitForMessageRestricted+0x2a>
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80040b0:	b25b      	sxtb	r3, r3
 80040b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b6:	d103      	bne.n	80040c0 <vQueueWaitForMessageRestricted+0x40>
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040c0:	f001 fc0c 	bl	80058dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d106      	bne.n	80040da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	3324      	adds	r3, #36	@ 0x24
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	68b9      	ldr	r1, [r7, #8]
 80040d4:	4618      	mov	r0, r3
 80040d6:	f000 fc6d 	bl	80049b4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80040da:	6978      	ldr	r0, [r7, #20]
 80040dc:	f7ff ff26 	bl	8003f2c <prvUnlockQueue>
	}
 80040e0:	bf00      	nop
 80040e2:	3718      	adds	r7, #24
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b08e      	sub	sp, #56	@ 0x38
 80040ec:	af04      	add	r7, sp, #16
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	607a      	str	r2, [r7, #4]
 80040f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80040f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d10b      	bne.n	8004114 <xTaskCreateStatic+0x2c>
	__asm volatile
 80040fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004100:	f383 8811 	msr	BASEPRI, r3
 8004104:	f3bf 8f6f 	isb	sy
 8004108:	f3bf 8f4f 	dsb	sy
 800410c:	623b      	str	r3, [r7, #32]
}
 800410e:	bf00      	nop
 8004110:	bf00      	nop
 8004112:	e7fd      	b.n	8004110 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10b      	bne.n	8004132 <xTaskCreateStatic+0x4a>
	__asm volatile
 800411a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800411e:	f383 8811 	msr	BASEPRI, r3
 8004122:	f3bf 8f6f 	isb	sy
 8004126:	f3bf 8f4f 	dsb	sy
 800412a:	61fb      	str	r3, [r7, #28]
}
 800412c:	bf00      	nop
 800412e:	bf00      	nop
 8004130:	e7fd      	b.n	800412e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004132:	23a8      	movs	r3, #168	@ 0xa8
 8004134:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	2ba8      	cmp	r3, #168	@ 0xa8
 800413a:	d00b      	beq.n	8004154 <xTaskCreateStatic+0x6c>
	__asm volatile
 800413c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004140:	f383 8811 	msr	BASEPRI, r3
 8004144:	f3bf 8f6f 	isb	sy
 8004148:	f3bf 8f4f 	dsb	sy
 800414c:	61bb      	str	r3, [r7, #24]
}
 800414e:	bf00      	nop
 8004150:	bf00      	nop
 8004152:	e7fd      	b.n	8004150 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004154:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004158:	2b00      	cmp	r3, #0
 800415a:	d01e      	beq.n	800419a <xTaskCreateStatic+0xb2>
 800415c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800415e:	2b00      	cmp	r3, #0
 8004160:	d01b      	beq.n	800419a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004164:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004168:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800416a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800416c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800416e:	2202      	movs	r2, #2
 8004170:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004174:	2300      	movs	r3, #0
 8004176:	9303      	str	r3, [sp, #12]
 8004178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417a:	9302      	str	r3, [sp, #8]
 800417c:	f107 0314 	add.w	r3, r7, #20
 8004180:	9301      	str	r3, [sp, #4]
 8004182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	68b9      	ldr	r1, [r7, #8]
 800418c:	68f8      	ldr	r0, [r7, #12]
 800418e:	f000 f851 	bl	8004234 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004192:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004194:	f000 f8f6 	bl	8004384 <prvAddNewTaskToReadyList>
 8004198:	e001      	b.n	800419e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800419a:	2300      	movs	r3, #0
 800419c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800419e:	697b      	ldr	r3, [r7, #20]
	}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3728      	adds	r7, #40	@ 0x28
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b08c      	sub	sp, #48	@ 0x30
 80041ac:	af04      	add	r7, sp, #16
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	603b      	str	r3, [r7, #0]
 80041b4:	4613      	mov	r3, r2
 80041b6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80041b8:	88fb      	ldrh	r3, [r7, #6]
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	4618      	mov	r0, r3
 80041be:	f001 fc7d 	bl	8005abc <pvPortMalloc>
 80041c2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00e      	beq.n	80041e8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80041ca:	20a8      	movs	r0, #168	@ 0xa8
 80041cc:	f001 fc76 	bl	8005abc <pvPortMalloc>
 80041d0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d003      	beq.n	80041e0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80041de:	e005      	b.n	80041ec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80041e0:	6978      	ldr	r0, [r7, #20]
 80041e2:	f001 fd39 	bl	8005c58 <vPortFree>
 80041e6:	e001      	b.n	80041ec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80041e8:	2300      	movs	r3, #0
 80041ea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d017      	beq.n	8004222 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80041fa:	88fa      	ldrh	r2, [r7, #6]
 80041fc:	2300      	movs	r3, #0
 80041fe:	9303      	str	r3, [sp, #12]
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	9302      	str	r3, [sp, #8]
 8004204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004206:	9301      	str	r3, [sp, #4]
 8004208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800420a:	9300      	str	r3, [sp, #0]
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	68b9      	ldr	r1, [r7, #8]
 8004210:	68f8      	ldr	r0, [r7, #12]
 8004212:	f000 f80f 	bl	8004234 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004216:	69f8      	ldr	r0, [r7, #28]
 8004218:	f000 f8b4 	bl	8004384 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800421c:	2301      	movs	r3, #1
 800421e:	61bb      	str	r3, [r7, #24]
 8004220:	e002      	b.n	8004228 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004222:	f04f 33ff 	mov.w	r3, #4294967295
 8004226:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004228:	69bb      	ldr	r3, [r7, #24]
	}
 800422a:	4618      	mov	r0, r3
 800422c:	3720      	adds	r7, #32
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
	...

08004234 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b088      	sub	sp, #32
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]
 8004240:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004244:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	461a      	mov	r2, r3
 800424c:	21a5      	movs	r1, #165	@ 0xa5
 800424e:	f001 fe57 	bl	8005f00 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004254:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800425c:	3b01      	subs	r3, #1
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	4413      	add	r3, r2
 8004262:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	f023 0307 	bic.w	r3, r3, #7
 800426a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	f003 0307 	and.w	r3, r3, #7
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00b      	beq.n	800428e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800427a:	f383 8811 	msr	BASEPRI, r3
 800427e:	f3bf 8f6f 	isb	sy
 8004282:	f3bf 8f4f 	dsb	sy
 8004286:	617b      	str	r3, [r7, #20]
}
 8004288:	bf00      	nop
 800428a:	bf00      	nop
 800428c:	e7fd      	b.n	800428a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d01f      	beq.n	80042d4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004294:	2300      	movs	r3, #0
 8004296:	61fb      	str	r3, [r7, #28]
 8004298:	e012      	b.n	80042c0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800429a:	68ba      	ldr	r2, [r7, #8]
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	4413      	add	r3, r2
 80042a0:	7819      	ldrb	r1, [r3, #0]
 80042a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	4413      	add	r3, r2
 80042a8:	3334      	adds	r3, #52	@ 0x34
 80042aa:	460a      	mov	r2, r1
 80042ac:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80042ae:	68ba      	ldr	r2, [r7, #8]
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	4413      	add	r3, r2
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d006      	beq.n	80042c8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	3301      	adds	r3, #1
 80042be:	61fb      	str	r3, [r7, #28]
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	2b0f      	cmp	r3, #15
 80042c4:	d9e9      	bls.n	800429a <prvInitialiseNewTask+0x66>
 80042c6:	e000      	b.n	80042ca <prvInitialiseNewTask+0x96>
			{
				break;
 80042c8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80042ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80042d2:	e003      	b.n	80042dc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80042d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80042dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042de:	2b37      	cmp	r3, #55	@ 0x37
 80042e0:	d901      	bls.n	80042e6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80042e2:	2337      	movs	r3, #55	@ 0x37
 80042e4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80042e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80042ea:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80042ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80042f0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80042f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042f4:	2200      	movs	r2, #0
 80042f6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80042f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042fa:	3304      	adds	r3, #4
 80042fc:	4618      	mov	r0, r3
 80042fe:	f7ff f965 	bl	80035cc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004304:	3318      	adds	r3, #24
 8004306:	4618      	mov	r0, r3
 8004308:	f7ff f960 	bl	80035cc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800430c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800430e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004310:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004314:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800431a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800431c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800431e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004320:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004324:	2200      	movs	r2, #0
 8004326:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800432a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800432c:	2200      	movs	r2, #0
 800432e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004334:	3354      	adds	r3, #84	@ 0x54
 8004336:	224c      	movs	r2, #76	@ 0x4c
 8004338:	2100      	movs	r1, #0
 800433a:	4618      	mov	r0, r3
 800433c:	f001 fde0 	bl	8005f00 <memset>
 8004340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004342:	4a0d      	ldr	r2, [pc, #52]	@ (8004378 <prvInitialiseNewTask+0x144>)
 8004344:	659a      	str	r2, [r3, #88]	@ 0x58
 8004346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004348:	4a0c      	ldr	r2, [pc, #48]	@ (800437c <prvInitialiseNewTask+0x148>)
 800434a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800434c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800434e:	4a0c      	ldr	r2, [pc, #48]	@ (8004380 <prvInitialiseNewTask+0x14c>)
 8004350:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004352:	683a      	ldr	r2, [r7, #0]
 8004354:	68f9      	ldr	r1, [r7, #12]
 8004356:	69b8      	ldr	r0, [r7, #24]
 8004358:	f001 f95a 	bl	8005610 <pxPortInitialiseStack>
 800435c:	4602      	mov	r2, r0
 800435e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004360:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004364:	2b00      	cmp	r3, #0
 8004366:	d002      	beq.n	800436e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800436a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800436c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800436e:	bf00      	nop
 8004370:	3720      	adds	r7, #32
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	20004bd0 	.word	0x20004bd0
 800437c:	20004c38 	.word	0x20004c38
 8004380:	20004ca0 	.word	0x20004ca0

08004384 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800438c:	f001 fa74 	bl	8005878 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004390:	4b2d      	ldr	r3, [pc, #180]	@ (8004448 <prvAddNewTaskToReadyList+0xc4>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	3301      	adds	r3, #1
 8004396:	4a2c      	ldr	r2, [pc, #176]	@ (8004448 <prvAddNewTaskToReadyList+0xc4>)
 8004398:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800439a:	4b2c      	ldr	r3, [pc, #176]	@ (800444c <prvAddNewTaskToReadyList+0xc8>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d109      	bne.n	80043b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80043a2:	4a2a      	ldr	r2, [pc, #168]	@ (800444c <prvAddNewTaskToReadyList+0xc8>)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80043a8:	4b27      	ldr	r3, [pc, #156]	@ (8004448 <prvAddNewTaskToReadyList+0xc4>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d110      	bne.n	80043d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80043b0:	f000 fc2e 	bl	8004c10 <prvInitialiseTaskLists>
 80043b4:	e00d      	b.n	80043d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80043b6:	4b26      	ldr	r3, [pc, #152]	@ (8004450 <prvAddNewTaskToReadyList+0xcc>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d109      	bne.n	80043d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80043be:	4b23      	ldr	r3, [pc, #140]	@ (800444c <prvAddNewTaskToReadyList+0xc8>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d802      	bhi.n	80043d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80043cc:	4a1f      	ldr	r2, [pc, #124]	@ (800444c <prvAddNewTaskToReadyList+0xc8>)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80043d2:	4b20      	ldr	r3, [pc, #128]	@ (8004454 <prvAddNewTaskToReadyList+0xd0>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	3301      	adds	r3, #1
 80043d8:	4a1e      	ldr	r2, [pc, #120]	@ (8004454 <prvAddNewTaskToReadyList+0xd0>)
 80043da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80043dc:	4b1d      	ldr	r3, [pc, #116]	@ (8004454 <prvAddNewTaskToReadyList+0xd0>)
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043e8:	4b1b      	ldr	r3, [pc, #108]	@ (8004458 <prvAddNewTaskToReadyList+0xd4>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d903      	bls.n	80043f8 <prvAddNewTaskToReadyList+0x74>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f4:	4a18      	ldr	r2, [pc, #96]	@ (8004458 <prvAddNewTaskToReadyList+0xd4>)
 80043f6:	6013      	str	r3, [r2, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043fc:	4613      	mov	r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	4413      	add	r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	4a15      	ldr	r2, [pc, #84]	@ (800445c <prvAddNewTaskToReadyList+0xd8>)
 8004406:	441a      	add	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	3304      	adds	r3, #4
 800440c:	4619      	mov	r1, r3
 800440e:	4610      	mov	r0, r2
 8004410:	f7ff f8e9 	bl	80035e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004414:	f001 fa62 	bl	80058dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004418:	4b0d      	ldr	r3, [pc, #52]	@ (8004450 <prvAddNewTaskToReadyList+0xcc>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d00e      	beq.n	800443e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004420:	4b0a      	ldr	r3, [pc, #40]	@ (800444c <prvAddNewTaskToReadyList+0xc8>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800442a:	429a      	cmp	r2, r3
 800442c:	d207      	bcs.n	800443e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800442e:	4b0c      	ldr	r3, [pc, #48]	@ (8004460 <prvAddNewTaskToReadyList+0xdc>)
 8004430:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004434:	601a      	str	r2, [r3, #0]
 8004436:	f3bf 8f4f 	dsb	sy
 800443a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800443e:	bf00      	nop
 8004440:	3708      	adds	r7, #8
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	20000e50 	.word	0x20000e50
 800444c:	2000097c 	.word	0x2000097c
 8004450:	20000e5c 	.word	0x20000e5c
 8004454:	20000e6c 	.word	0x20000e6c
 8004458:	20000e58 	.word	0x20000e58
 800445c:	20000980 	.word	0x20000980
 8004460:	e000ed04 	.word	0xe000ed04

08004464 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800446c:	2300      	movs	r3, #0
 800446e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d018      	beq.n	80044a8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004476:	4b14      	ldr	r3, [pc, #80]	@ (80044c8 <vTaskDelay+0x64>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00b      	beq.n	8004496 <vTaskDelay+0x32>
	__asm volatile
 800447e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004482:	f383 8811 	msr	BASEPRI, r3
 8004486:	f3bf 8f6f 	isb	sy
 800448a:	f3bf 8f4f 	dsb	sy
 800448e:	60bb      	str	r3, [r7, #8]
}
 8004490:	bf00      	nop
 8004492:	bf00      	nop
 8004494:	e7fd      	b.n	8004492 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004496:	f000 f88b 	bl	80045b0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800449a:	2100      	movs	r1, #0
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f000 fd09 	bl	8004eb4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80044a2:	f000 f893 	bl	80045cc <xTaskResumeAll>
 80044a6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d107      	bne.n	80044be <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80044ae:	4b07      	ldr	r3, [pc, #28]	@ (80044cc <vTaskDelay+0x68>)
 80044b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044b4:	601a      	str	r2, [r3, #0]
 80044b6:	f3bf 8f4f 	dsb	sy
 80044ba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80044be:	bf00      	nop
 80044c0:	3710      	adds	r7, #16
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	20000e78 	.word	0x20000e78
 80044cc:	e000ed04 	.word	0xe000ed04

080044d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b08a      	sub	sp, #40	@ 0x28
 80044d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80044d6:	2300      	movs	r3, #0
 80044d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80044da:	2300      	movs	r3, #0
 80044dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80044de:	463a      	mov	r2, r7
 80044e0:	1d39      	adds	r1, r7, #4
 80044e2:	f107 0308 	add.w	r3, r7, #8
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7ff f81c 	bl	8003524 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80044ec:	6839      	ldr	r1, [r7, #0]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	68ba      	ldr	r2, [r7, #8]
 80044f2:	9202      	str	r2, [sp, #8]
 80044f4:	9301      	str	r3, [sp, #4]
 80044f6:	2300      	movs	r3, #0
 80044f8:	9300      	str	r3, [sp, #0]
 80044fa:	2300      	movs	r3, #0
 80044fc:	460a      	mov	r2, r1
 80044fe:	4924      	ldr	r1, [pc, #144]	@ (8004590 <vTaskStartScheduler+0xc0>)
 8004500:	4824      	ldr	r0, [pc, #144]	@ (8004594 <vTaskStartScheduler+0xc4>)
 8004502:	f7ff fdf1 	bl	80040e8 <xTaskCreateStatic>
 8004506:	4603      	mov	r3, r0
 8004508:	4a23      	ldr	r2, [pc, #140]	@ (8004598 <vTaskStartScheduler+0xc8>)
 800450a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800450c:	4b22      	ldr	r3, [pc, #136]	@ (8004598 <vTaskStartScheduler+0xc8>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d002      	beq.n	800451a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004514:	2301      	movs	r3, #1
 8004516:	617b      	str	r3, [r7, #20]
 8004518:	e001      	b.n	800451e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800451a:	2300      	movs	r3, #0
 800451c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	2b01      	cmp	r3, #1
 8004522:	d102      	bne.n	800452a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004524:	f000 fd1a 	bl	8004f5c <xTimerCreateTimerTask>
 8004528:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	2b01      	cmp	r3, #1
 800452e:	d11b      	bne.n	8004568 <vTaskStartScheduler+0x98>
	__asm volatile
 8004530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004534:	f383 8811 	msr	BASEPRI, r3
 8004538:	f3bf 8f6f 	isb	sy
 800453c:	f3bf 8f4f 	dsb	sy
 8004540:	613b      	str	r3, [r7, #16]
}
 8004542:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004544:	4b15      	ldr	r3, [pc, #84]	@ (800459c <vTaskStartScheduler+0xcc>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	3354      	adds	r3, #84	@ 0x54
 800454a:	4a15      	ldr	r2, [pc, #84]	@ (80045a0 <vTaskStartScheduler+0xd0>)
 800454c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800454e:	4b15      	ldr	r3, [pc, #84]	@ (80045a4 <vTaskStartScheduler+0xd4>)
 8004550:	f04f 32ff 	mov.w	r2, #4294967295
 8004554:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004556:	4b14      	ldr	r3, [pc, #80]	@ (80045a8 <vTaskStartScheduler+0xd8>)
 8004558:	2201      	movs	r2, #1
 800455a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800455c:	4b13      	ldr	r3, [pc, #76]	@ (80045ac <vTaskStartScheduler+0xdc>)
 800455e:	2200      	movs	r2, #0
 8004560:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004562:	f001 f8e5 	bl	8005730 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004566:	e00f      	b.n	8004588 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800456e:	d10b      	bne.n	8004588 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004574:	f383 8811 	msr	BASEPRI, r3
 8004578:	f3bf 8f6f 	isb	sy
 800457c:	f3bf 8f4f 	dsb	sy
 8004580:	60fb      	str	r3, [r7, #12]
}
 8004582:	bf00      	nop
 8004584:	bf00      	nop
 8004586:	e7fd      	b.n	8004584 <vTaskStartScheduler+0xb4>
}
 8004588:	bf00      	nop
 800458a:	3718      	adds	r7, #24
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	08006910 	.word	0x08006910
 8004594:	08004be1 	.word	0x08004be1
 8004598:	20000e74 	.word	0x20000e74
 800459c:	2000097c 	.word	0x2000097c
 80045a0:	20000048 	.word	0x20000048
 80045a4:	20000e70 	.word	0x20000e70
 80045a8:	20000e5c 	.word	0x20000e5c
 80045ac:	20000e54 	.word	0x20000e54

080045b0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80045b0:	b480      	push	{r7}
 80045b2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80045b4:	4b04      	ldr	r3, [pc, #16]	@ (80045c8 <vTaskSuspendAll+0x18>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	3301      	adds	r3, #1
 80045ba:	4a03      	ldr	r2, [pc, #12]	@ (80045c8 <vTaskSuspendAll+0x18>)
 80045bc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80045be:	bf00      	nop
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr
 80045c8:	20000e78 	.word	0x20000e78

080045cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80045d2:	2300      	movs	r3, #0
 80045d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80045d6:	2300      	movs	r3, #0
 80045d8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80045da:	4b42      	ldr	r3, [pc, #264]	@ (80046e4 <xTaskResumeAll+0x118>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d10b      	bne.n	80045fa <xTaskResumeAll+0x2e>
	__asm volatile
 80045e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045e6:	f383 8811 	msr	BASEPRI, r3
 80045ea:	f3bf 8f6f 	isb	sy
 80045ee:	f3bf 8f4f 	dsb	sy
 80045f2:	603b      	str	r3, [r7, #0]
}
 80045f4:	bf00      	nop
 80045f6:	bf00      	nop
 80045f8:	e7fd      	b.n	80045f6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80045fa:	f001 f93d 	bl	8005878 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80045fe:	4b39      	ldr	r3, [pc, #228]	@ (80046e4 <xTaskResumeAll+0x118>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	3b01      	subs	r3, #1
 8004604:	4a37      	ldr	r2, [pc, #220]	@ (80046e4 <xTaskResumeAll+0x118>)
 8004606:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004608:	4b36      	ldr	r3, [pc, #216]	@ (80046e4 <xTaskResumeAll+0x118>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d162      	bne.n	80046d6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004610:	4b35      	ldr	r3, [pc, #212]	@ (80046e8 <xTaskResumeAll+0x11c>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d05e      	beq.n	80046d6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004618:	e02f      	b.n	800467a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800461a:	4b34      	ldr	r3, [pc, #208]	@ (80046ec <xTaskResumeAll+0x120>)
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	3318      	adds	r3, #24
 8004626:	4618      	mov	r0, r3
 8004628:	f7ff f83a 	bl	80036a0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	3304      	adds	r3, #4
 8004630:	4618      	mov	r0, r3
 8004632:	f7ff f835 	bl	80036a0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800463a:	4b2d      	ldr	r3, [pc, #180]	@ (80046f0 <xTaskResumeAll+0x124>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	429a      	cmp	r2, r3
 8004640:	d903      	bls.n	800464a <xTaskResumeAll+0x7e>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004646:	4a2a      	ldr	r2, [pc, #168]	@ (80046f0 <xTaskResumeAll+0x124>)
 8004648:	6013      	str	r3, [r2, #0]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800464e:	4613      	mov	r3, r2
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	4413      	add	r3, r2
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	4a27      	ldr	r2, [pc, #156]	@ (80046f4 <xTaskResumeAll+0x128>)
 8004658:	441a      	add	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	3304      	adds	r3, #4
 800465e:	4619      	mov	r1, r3
 8004660:	4610      	mov	r0, r2
 8004662:	f7fe ffc0 	bl	80035e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800466a:	4b23      	ldr	r3, [pc, #140]	@ (80046f8 <xTaskResumeAll+0x12c>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004670:	429a      	cmp	r2, r3
 8004672:	d302      	bcc.n	800467a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004674:	4b21      	ldr	r3, [pc, #132]	@ (80046fc <xTaskResumeAll+0x130>)
 8004676:	2201      	movs	r2, #1
 8004678:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800467a:	4b1c      	ldr	r3, [pc, #112]	@ (80046ec <xTaskResumeAll+0x120>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1cb      	bne.n	800461a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d001      	beq.n	800468c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004688:	f000 fb66 	bl	8004d58 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800468c:	4b1c      	ldr	r3, [pc, #112]	@ (8004700 <xTaskResumeAll+0x134>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d010      	beq.n	80046ba <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004698:	f000 f846 	bl	8004728 <xTaskIncrementTick>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d002      	beq.n	80046a8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80046a2:	4b16      	ldr	r3, [pc, #88]	@ (80046fc <xTaskResumeAll+0x130>)
 80046a4:	2201      	movs	r2, #1
 80046a6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	3b01      	subs	r3, #1
 80046ac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d1f1      	bne.n	8004698 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80046b4:	4b12      	ldr	r3, [pc, #72]	@ (8004700 <xTaskResumeAll+0x134>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80046ba:	4b10      	ldr	r3, [pc, #64]	@ (80046fc <xTaskResumeAll+0x130>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d009      	beq.n	80046d6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80046c2:	2301      	movs	r3, #1
 80046c4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80046c6:	4b0f      	ldr	r3, [pc, #60]	@ (8004704 <xTaskResumeAll+0x138>)
 80046c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046cc:	601a      	str	r2, [r3, #0]
 80046ce:	f3bf 8f4f 	dsb	sy
 80046d2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80046d6:	f001 f901 	bl	80058dc <vPortExitCritical>

	return xAlreadyYielded;
 80046da:	68bb      	ldr	r3, [r7, #8]
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3710      	adds	r7, #16
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	20000e78 	.word	0x20000e78
 80046e8:	20000e50 	.word	0x20000e50
 80046ec:	20000e10 	.word	0x20000e10
 80046f0:	20000e58 	.word	0x20000e58
 80046f4:	20000980 	.word	0x20000980
 80046f8:	2000097c 	.word	0x2000097c
 80046fc:	20000e64 	.word	0x20000e64
 8004700:	20000e60 	.word	0x20000e60
 8004704:	e000ed04 	.word	0xe000ed04

08004708 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800470e:	4b05      	ldr	r3, [pc, #20]	@ (8004724 <xTaskGetTickCount+0x1c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004714:	687b      	ldr	r3, [r7, #4]
}
 8004716:	4618      	mov	r0, r3
 8004718:	370c      	adds	r7, #12
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	20000e54 	.word	0x20000e54

08004728 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b086      	sub	sp, #24
 800472c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800472e:	2300      	movs	r3, #0
 8004730:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004732:	4b4f      	ldr	r3, [pc, #316]	@ (8004870 <xTaskIncrementTick+0x148>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	f040 8090 	bne.w	800485c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800473c:	4b4d      	ldr	r3, [pc, #308]	@ (8004874 <xTaskIncrementTick+0x14c>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	3301      	adds	r3, #1
 8004742:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004744:	4a4b      	ldr	r2, [pc, #300]	@ (8004874 <xTaskIncrementTick+0x14c>)
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d121      	bne.n	8004794 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004750:	4b49      	ldr	r3, [pc, #292]	@ (8004878 <xTaskIncrementTick+0x150>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00b      	beq.n	8004772 <xTaskIncrementTick+0x4a>
	__asm volatile
 800475a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800475e:	f383 8811 	msr	BASEPRI, r3
 8004762:	f3bf 8f6f 	isb	sy
 8004766:	f3bf 8f4f 	dsb	sy
 800476a:	603b      	str	r3, [r7, #0]
}
 800476c:	bf00      	nop
 800476e:	bf00      	nop
 8004770:	e7fd      	b.n	800476e <xTaskIncrementTick+0x46>
 8004772:	4b41      	ldr	r3, [pc, #260]	@ (8004878 <xTaskIncrementTick+0x150>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	60fb      	str	r3, [r7, #12]
 8004778:	4b40      	ldr	r3, [pc, #256]	@ (800487c <xTaskIncrementTick+0x154>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a3e      	ldr	r2, [pc, #248]	@ (8004878 <xTaskIncrementTick+0x150>)
 800477e:	6013      	str	r3, [r2, #0]
 8004780:	4a3e      	ldr	r2, [pc, #248]	@ (800487c <xTaskIncrementTick+0x154>)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6013      	str	r3, [r2, #0]
 8004786:	4b3e      	ldr	r3, [pc, #248]	@ (8004880 <xTaskIncrementTick+0x158>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	3301      	adds	r3, #1
 800478c:	4a3c      	ldr	r2, [pc, #240]	@ (8004880 <xTaskIncrementTick+0x158>)
 800478e:	6013      	str	r3, [r2, #0]
 8004790:	f000 fae2 	bl	8004d58 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004794:	4b3b      	ldr	r3, [pc, #236]	@ (8004884 <xTaskIncrementTick+0x15c>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	693a      	ldr	r2, [r7, #16]
 800479a:	429a      	cmp	r2, r3
 800479c:	d349      	bcc.n	8004832 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800479e:	4b36      	ldr	r3, [pc, #216]	@ (8004878 <xTaskIncrementTick+0x150>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d104      	bne.n	80047b2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047a8:	4b36      	ldr	r3, [pc, #216]	@ (8004884 <xTaskIncrementTick+0x15c>)
 80047aa:	f04f 32ff 	mov.w	r2, #4294967295
 80047ae:	601a      	str	r2, [r3, #0]
					break;
 80047b0:	e03f      	b.n	8004832 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047b2:	4b31      	ldr	r3, [pc, #196]	@ (8004878 <xTaskIncrementTick+0x150>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80047c2:	693a      	ldr	r2, [r7, #16]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d203      	bcs.n	80047d2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80047ca:	4a2e      	ldr	r2, [pc, #184]	@ (8004884 <xTaskIncrementTick+0x15c>)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80047d0:	e02f      	b.n	8004832 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	3304      	adds	r3, #4
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7fe ff62 	bl	80036a0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d004      	beq.n	80047ee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	3318      	adds	r3, #24
 80047e8:	4618      	mov	r0, r3
 80047ea:	f7fe ff59 	bl	80036a0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047f2:	4b25      	ldr	r3, [pc, #148]	@ (8004888 <xTaskIncrementTick+0x160>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d903      	bls.n	8004802 <xTaskIncrementTick+0xda>
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047fe:	4a22      	ldr	r2, [pc, #136]	@ (8004888 <xTaskIncrementTick+0x160>)
 8004800:	6013      	str	r3, [r2, #0]
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004806:	4613      	mov	r3, r2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	4413      	add	r3, r2
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	4a1f      	ldr	r2, [pc, #124]	@ (800488c <xTaskIncrementTick+0x164>)
 8004810:	441a      	add	r2, r3
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	3304      	adds	r3, #4
 8004816:	4619      	mov	r1, r3
 8004818:	4610      	mov	r0, r2
 800481a:	f7fe fee4 	bl	80035e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004822:	4b1b      	ldr	r3, [pc, #108]	@ (8004890 <xTaskIncrementTick+0x168>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004828:	429a      	cmp	r2, r3
 800482a:	d3b8      	bcc.n	800479e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800482c:	2301      	movs	r3, #1
 800482e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004830:	e7b5      	b.n	800479e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004832:	4b17      	ldr	r3, [pc, #92]	@ (8004890 <xTaskIncrementTick+0x168>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004838:	4914      	ldr	r1, [pc, #80]	@ (800488c <xTaskIncrementTick+0x164>)
 800483a:	4613      	mov	r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	4413      	add	r3, r2
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	440b      	add	r3, r1
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	2b01      	cmp	r3, #1
 8004848:	d901      	bls.n	800484e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800484a:	2301      	movs	r3, #1
 800484c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800484e:	4b11      	ldr	r3, [pc, #68]	@ (8004894 <xTaskIncrementTick+0x16c>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d007      	beq.n	8004866 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004856:	2301      	movs	r3, #1
 8004858:	617b      	str	r3, [r7, #20]
 800485a:	e004      	b.n	8004866 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800485c:	4b0e      	ldr	r3, [pc, #56]	@ (8004898 <xTaskIncrementTick+0x170>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	3301      	adds	r3, #1
 8004862:	4a0d      	ldr	r2, [pc, #52]	@ (8004898 <xTaskIncrementTick+0x170>)
 8004864:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004866:	697b      	ldr	r3, [r7, #20]
}
 8004868:	4618      	mov	r0, r3
 800486a:	3718      	adds	r7, #24
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	20000e78 	.word	0x20000e78
 8004874:	20000e54 	.word	0x20000e54
 8004878:	20000e08 	.word	0x20000e08
 800487c:	20000e0c 	.word	0x20000e0c
 8004880:	20000e68 	.word	0x20000e68
 8004884:	20000e70 	.word	0x20000e70
 8004888:	20000e58 	.word	0x20000e58
 800488c:	20000980 	.word	0x20000980
 8004890:	2000097c 	.word	0x2000097c
 8004894:	20000e64 	.word	0x20000e64
 8004898:	20000e60 	.word	0x20000e60

0800489c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800489c:	b480      	push	{r7}
 800489e:	b085      	sub	sp, #20
 80048a0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80048a2:	4b2b      	ldr	r3, [pc, #172]	@ (8004950 <vTaskSwitchContext+0xb4>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d003      	beq.n	80048b2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80048aa:	4b2a      	ldr	r3, [pc, #168]	@ (8004954 <vTaskSwitchContext+0xb8>)
 80048ac:	2201      	movs	r2, #1
 80048ae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80048b0:	e047      	b.n	8004942 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80048b2:	4b28      	ldr	r3, [pc, #160]	@ (8004954 <vTaskSwitchContext+0xb8>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048b8:	4b27      	ldr	r3, [pc, #156]	@ (8004958 <vTaskSwitchContext+0xbc>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	60fb      	str	r3, [r7, #12]
 80048be:	e011      	b.n	80048e4 <vTaskSwitchContext+0x48>
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d10b      	bne.n	80048de <vTaskSwitchContext+0x42>
	__asm volatile
 80048c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ca:	f383 8811 	msr	BASEPRI, r3
 80048ce:	f3bf 8f6f 	isb	sy
 80048d2:	f3bf 8f4f 	dsb	sy
 80048d6:	607b      	str	r3, [r7, #4]
}
 80048d8:	bf00      	nop
 80048da:	bf00      	nop
 80048dc:	e7fd      	b.n	80048da <vTaskSwitchContext+0x3e>
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	3b01      	subs	r3, #1
 80048e2:	60fb      	str	r3, [r7, #12]
 80048e4:	491d      	ldr	r1, [pc, #116]	@ (800495c <vTaskSwitchContext+0xc0>)
 80048e6:	68fa      	ldr	r2, [r7, #12]
 80048e8:	4613      	mov	r3, r2
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	4413      	add	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	440b      	add	r3, r1
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d0e3      	beq.n	80048c0 <vTaskSwitchContext+0x24>
 80048f8:	68fa      	ldr	r2, [r7, #12]
 80048fa:	4613      	mov	r3, r2
 80048fc:	009b      	lsls	r3, r3, #2
 80048fe:	4413      	add	r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	4a16      	ldr	r2, [pc, #88]	@ (800495c <vTaskSwitchContext+0xc0>)
 8004904:	4413      	add	r3, r2
 8004906:	60bb      	str	r3, [r7, #8]
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	685a      	ldr	r2, [r3, #4]
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	605a      	str	r2, [r3, #4]
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	3308      	adds	r3, #8
 800491a:	429a      	cmp	r2, r3
 800491c:	d104      	bne.n	8004928 <vTaskSwitchContext+0x8c>
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	685a      	ldr	r2, [r3, #4]
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	605a      	str	r2, [r3, #4]
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	4a0c      	ldr	r2, [pc, #48]	@ (8004960 <vTaskSwitchContext+0xc4>)
 8004930:	6013      	str	r3, [r2, #0]
 8004932:	4a09      	ldr	r2, [pc, #36]	@ (8004958 <vTaskSwitchContext+0xbc>)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004938:	4b09      	ldr	r3, [pc, #36]	@ (8004960 <vTaskSwitchContext+0xc4>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	3354      	adds	r3, #84	@ 0x54
 800493e:	4a09      	ldr	r2, [pc, #36]	@ (8004964 <vTaskSwitchContext+0xc8>)
 8004940:	6013      	str	r3, [r2, #0]
}
 8004942:	bf00      	nop
 8004944:	3714      	adds	r7, #20
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	20000e78 	.word	0x20000e78
 8004954:	20000e64 	.word	0x20000e64
 8004958:	20000e58 	.word	0x20000e58
 800495c:	20000980 	.word	0x20000980
 8004960:	2000097c 	.word	0x2000097c
 8004964:	20000048 	.word	0x20000048

08004968 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d10b      	bne.n	8004990 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800497c:	f383 8811 	msr	BASEPRI, r3
 8004980:	f3bf 8f6f 	isb	sy
 8004984:	f3bf 8f4f 	dsb	sy
 8004988:	60fb      	str	r3, [r7, #12]
}
 800498a:	bf00      	nop
 800498c:	bf00      	nop
 800498e:	e7fd      	b.n	800498c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004990:	4b07      	ldr	r3, [pc, #28]	@ (80049b0 <vTaskPlaceOnEventList+0x48>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	3318      	adds	r3, #24
 8004996:	4619      	mov	r1, r3
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f7fe fe48 	bl	800362e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800499e:	2101      	movs	r1, #1
 80049a0:	6838      	ldr	r0, [r7, #0]
 80049a2:	f000 fa87 	bl	8004eb4 <prvAddCurrentTaskToDelayedList>
}
 80049a6:	bf00      	nop
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	2000097c 	.word	0x2000097c

080049b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b086      	sub	sp, #24
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d10b      	bne.n	80049de <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80049c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ca:	f383 8811 	msr	BASEPRI, r3
 80049ce:	f3bf 8f6f 	isb	sy
 80049d2:	f3bf 8f4f 	dsb	sy
 80049d6:	617b      	str	r3, [r7, #20]
}
 80049d8:	bf00      	nop
 80049da:	bf00      	nop
 80049dc:	e7fd      	b.n	80049da <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80049de:	4b0a      	ldr	r3, [pc, #40]	@ (8004a08 <vTaskPlaceOnEventListRestricted+0x54>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	3318      	adds	r3, #24
 80049e4:	4619      	mov	r1, r3
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f7fe fdfd 	bl	80035e6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d002      	beq.n	80049f8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80049f2:	f04f 33ff 	mov.w	r3, #4294967295
 80049f6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80049f8:	6879      	ldr	r1, [r7, #4]
 80049fa:	68b8      	ldr	r0, [r7, #8]
 80049fc:	f000 fa5a 	bl	8004eb4 <prvAddCurrentTaskToDelayedList>
	}
 8004a00:	bf00      	nop
 8004a02:	3718      	adds	r7, #24
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	2000097c 	.word	0x2000097c

08004a0c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d10b      	bne.n	8004a3a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a26:	f383 8811 	msr	BASEPRI, r3
 8004a2a:	f3bf 8f6f 	isb	sy
 8004a2e:	f3bf 8f4f 	dsb	sy
 8004a32:	60fb      	str	r3, [r7, #12]
}
 8004a34:	bf00      	nop
 8004a36:	bf00      	nop
 8004a38:	e7fd      	b.n	8004a36 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	3318      	adds	r3, #24
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7fe fe2e 	bl	80036a0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a44:	4b1d      	ldr	r3, [pc, #116]	@ (8004abc <xTaskRemoveFromEventList+0xb0>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d11d      	bne.n	8004a88 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	3304      	adds	r3, #4
 8004a50:	4618      	mov	r0, r3
 8004a52:	f7fe fe25 	bl	80036a0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a5a:	4b19      	ldr	r3, [pc, #100]	@ (8004ac0 <xTaskRemoveFromEventList+0xb4>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d903      	bls.n	8004a6a <xTaskRemoveFromEventList+0x5e>
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a66:	4a16      	ldr	r2, [pc, #88]	@ (8004ac0 <xTaskRemoveFromEventList+0xb4>)
 8004a68:	6013      	str	r3, [r2, #0]
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a6e:	4613      	mov	r3, r2
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	4413      	add	r3, r2
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	4a13      	ldr	r2, [pc, #76]	@ (8004ac4 <xTaskRemoveFromEventList+0xb8>)
 8004a78:	441a      	add	r2, r3
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	3304      	adds	r3, #4
 8004a7e:	4619      	mov	r1, r3
 8004a80:	4610      	mov	r0, r2
 8004a82:	f7fe fdb0 	bl	80035e6 <vListInsertEnd>
 8004a86:	e005      	b.n	8004a94 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	3318      	adds	r3, #24
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	480e      	ldr	r0, [pc, #56]	@ (8004ac8 <xTaskRemoveFromEventList+0xbc>)
 8004a90:	f7fe fda9 	bl	80035e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a98:	4b0c      	ldr	r3, [pc, #48]	@ (8004acc <xTaskRemoveFromEventList+0xc0>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d905      	bls.n	8004aae <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad0 <xTaskRemoveFromEventList+0xc4>)
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	601a      	str	r2, [r3, #0]
 8004aac:	e001      	b.n	8004ab2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004ab2:	697b      	ldr	r3, [r7, #20]
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3718      	adds	r7, #24
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	20000e78 	.word	0x20000e78
 8004ac0:	20000e58 	.word	0x20000e58
 8004ac4:	20000980 	.word	0x20000980
 8004ac8:	20000e10 	.word	0x20000e10
 8004acc:	2000097c 	.word	0x2000097c
 8004ad0:	20000e64 	.word	0x20000e64

08004ad4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004adc:	4b06      	ldr	r3, [pc, #24]	@ (8004af8 <vTaskInternalSetTimeOutState+0x24>)
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004ae4:	4b05      	ldr	r3, [pc, #20]	@ (8004afc <vTaskInternalSetTimeOutState+0x28>)
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	605a      	str	r2, [r3, #4]
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr
 8004af8:	20000e68 	.word	0x20000e68
 8004afc:	20000e54 	.word	0x20000e54

08004b00 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b088      	sub	sp, #32
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d10b      	bne.n	8004b28 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b14:	f383 8811 	msr	BASEPRI, r3
 8004b18:	f3bf 8f6f 	isb	sy
 8004b1c:	f3bf 8f4f 	dsb	sy
 8004b20:	613b      	str	r3, [r7, #16]
}
 8004b22:	bf00      	nop
 8004b24:	bf00      	nop
 8004b26:	e7fd      	b.n	8004b24 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10b      	bne.n	8004b46 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b32:	f383 8811 	msr	BASEPRI, r3
 8004b36:	f3bf 8f6f 	isb	sy
 8004b3a:	f3bf 8f4f 	dsb	sy
 8004b3e:	60fb      	str	r3, [r7, #12]
}
 8004b40:	bf00      	nop
 8004b42:	bf00      	nop
 8004b44:	e7fd      	b.n	8004b42 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004b46:	f000 fe97 	bl	8005878 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004b4a:	4b1d      	ldr	r3, [pc, #116]	@ (8004bc0 <xTaskCheckForTimeOut+0xc0>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	69ba      	ldr	r2, [r7, #24]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b62:	d102      	bne.n	8004b6a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004b64:	2300      	movs	r3, #0
 8004b66:	61fb      	str	r3, [r7, #28]
 8004b68:	e023      	b.n	8004bb2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	4b15      	ldr	r3, [pc, #84]	@ (8004bc4 <xTaskCheckForTimeOut+0xc4>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d007      	beq.n	8004b86 <xTaskCheckForTimeOut+0x86>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	69ba      	ldr	r2, [r7, #24]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d302      	bcc.n	8004b86 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004b80:	2301      	movs	r3, #1
 8004b82:	61fb      	str	r3, [r7, #28]
 8004b84:	e015      	b.n	8004bb2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	697a      	ldr	r2, [r7, #20]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d20b      	bcs.n	8004ba8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	1ad2      	subs	r2, r2, r3
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f7ff ff99 	bl	8004ad4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	61fb      	str	r3, [r7, #28]
 8004ba6:	e004      	b.n	8004bb2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	2200      	movs	r2, #0
 8004bac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004bb2:	f000 fe93 	bl	80058dc <vPortExitCritical>

	return xReturn;
 8004bb6:	69fb      	ldr	r3, [r7, #28]
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3720      	adds	r7, #32
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	20000e54 	.word	0x20000e54
 8004bc4:	20000e68 	.word	0x20000e68

08004bc8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004bc8:	b480      	push	{r7}
 8004bca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004bcc:	4b03      	ldr	r3, [pc, #12]	@ (8004bdc <vTaskMissedYield+0x14>)
 8004bce:	2201      	movs	r2, #1
 8004bd0:	601a      	str	r2, [r3, #0]
}
 8004bd2:	bf00      	nop
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	20000e64 	.word	0x20000e64

08004be0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004be8:	f000 f852 	bl	8004c90 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004bec:	4b06      	ldr	r3, [pc, #24]	@ (8004c08 <prvIdleTask+0x28>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d9f9      	bls.n	8004be8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004bf4:	4b05      	ldr	r3, [pc, #20]	@ (8004c0c <prvIdleTask+0x2c>)
 8004bf6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bfa:	601a      	str	r2, [r3, #0]
 8004bfc:	f3bf 8f4f 	dsb	sy
 8004c00:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004c04:	e7f0      	b.n	8004be8 <prvIdleTask+0x8>
 8004c06:	bf00      	nop
 8004c08:	20000980 	.word	0x20000980
 8004c0c:	e000ed04 	.word	0xe000ed04

08004c10 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c16:	2300      	movs	r3, #0
 8004c18:	607b      	str	r3, [r7, #4]
 8004c1a:	e00c      	b.n	8004c36 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	4613      	mov	r3, r2
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	4413      	add	r3, r2
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	4a12      	ldr	r2, [pc, #72]	@ (8004c70 <prvInitialiseTaskLists+0x60>)
 8004c28:	4413      	add	r3, r2
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f7fe fcae 	bl	800358c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	3301      	adds	r3, #1
 8004c34:	607b      	str	r3, [r7, #4]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2b37      	cmp	r3, #55	@ 0x37
 8004c3a:	d9ef      	bls.n	8004c1c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004c3c:	480d      	ldr	r0, [pc, #52]	@ (8004c74 <prvInitialiseTaskLists+0x64>)
 8004c3e:	f7fe fca5 	bl	800358c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004c42:	480d      	ldr	r0, [pc, #52]	@ (8004c78 <prvInitialiseTaskLists+0x68>)
 8004c44:	f7fe fca2 	bl	800358c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004c48:	480c      	ldr	r0, [pc, #48]	@ (8004c7c <prvInitialiseTaskLists+0x6c>)
 8004c4a:	f7fe fc9f 	bl	800358c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004c4e:	480c      	ldr	r0, [pc, #48]	@ (8004c80 <prvInitialiseTaskLists+0x70>)
 8004c50:	f7fe fc9c 	bl	800358c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004c54:	480b      	ldr	r0, [pc, #44]	@ (8004c84 <prvInitialiseTaskLists+0x74>)
 8004c56:	f7fe fc99 	bl	800358c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004c88 <prvInitialiseTaskLists+0x78>)
 8004c5c:	4a05      	ldr	r2, [pc, #20]	@ (8004c74 <prvInitialiseTaskLists+0x64>)
 8004c5e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004c60:	4b0a      	ldr	r3, [pc, #40]	@ (8004c8c <prvInitialiseTaskLists+0x7c>)
 8004c62:	4a05      	ldr	r2, [pc, #20]	@ (8004c78 <prvInitialiseTaskLists+0x68>)
 8004c64:	601a      	str	r2, [r3, #0]
}
 8004c66:	bf00      	nop
 8004c68:	3708      	adds	r7, #8
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	20000980 	.word	0x20000980
 8004c74:	20000de0 	.word	0x20000de0
 8004c78:	20000df4 	.word	0x20000df4
 8004c7c:	20000e10 	.word	0x20000e10
 8004c80:	20000e24 	.word	0x20000e24
 8004c84:	20000e3c 	.word	0x20000e3c
 8004c88:	20000e08 	.word	0x20000e08
 8004c8c:	20000e0c 	.word	0x20000e0c

08004c90 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004c96:	e019      	b.n	8004ccc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004c98:	f000 fdee 	bl	8005878 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c9c:	4b10      	ldr	r3, [pc, #64]	@ (8004ce0 <prvCheckTasksWaitingTermination+0x50>)
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	3304      	adds	r3, #4
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7fe fcf9 	bl	80036a0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004cae:	4b0d      	ldr	r3, [pc, #52]	@ (8004ce4 <prvCheckTasksWaitingTermination+0x54>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	3b01      	subs	r3, #1
 8004cb4:	4a0b      	ldr	r2, [pc, #44]	@ (8004ce4 <prvCheckTasksWaitingTermination+0x54>)
 8004cb6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce8 <prvCheckTasksWaitingTermination+0x58>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	3b01      	subs	r3, #1
 8004cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8004ce8 <prvCheckTasksWaitingTermination+0x58>)
 8004cc0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004cc2:	f000 fe0b 	bl	80058dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f000 f810 	bl	8004cec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004ccc:	4b06      	ldr	r3, [pc, #24]	@ (8004ce8 <prvCheckTasksWaitingTermination+0x58>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1e1      	bne.n	8004c98 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004cd4:	bf00      	nop
 8004cd6:	bf00      	nop
 8004cd8:	3708      	adds	r7, #8
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	20000e24 	.word	0x20000e24
 8004ce4:	20000e50 	.word	0x20000e50
 8004ce8:	20000e38 	.word	0x20000e38

08004cec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	3354      	adds	r3, #84	@ 0x54
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f001 f909 	bl	8005f10 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d108      	bne.n	8004d1a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f000 ffa3 	bl	8005c58 <vPortFree>
				vPortFree( pxTCB );
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f000 ffa0 	bl	8005c58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004d18:	e019      	b.n	8004d4e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d103      	bne.n	8004d2c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f000 ff97 	bl	8005c58 <vPortFree>
	}
 8004d2a:	e010      	b.n	8004d4e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d00b      	beq.n	8004d4e <prvDeleteTCB+0x62>
	__asm volatile
 8004d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d3a:	f383 8811 	msr	BASEPRI, r3
 8004d3e:	f3bf 8f6f 	isb	sy
 8004d42:	f3bf 8f4f 	dsb	sy
 8004d46:	60fb      	str	r3, [r7, #12]
}
 8004d48:	bf00      	nop
 8004d4a:	bf00      	nop
 8004d4c:	e7fd      	b.n	8004d4a <prvDeleteTCB+0x5e>
	}
 8004d4e:	bf00      	nop
 8004d50:	3710      	adds	r7, #16
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
	...

08004d58 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b083      	sub	sp, #12
 8004d5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8004d90 <prvResetNextTaskUnblockTime+0x38>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d104      	bne.n	8004d72 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004d68:	4b0a      	ldr	r3, [pc, #40]	@ (8004d94 <prvResetNextTaskUnblockTime+0x3c>)
 8004d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d6e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004d70:	e008      	b.n	8004d84 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d72:	4b07      	ldr	r3, [pc, #28]	@ (8004d90 <prvResetNextTaskUnblockTime+0x38>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	4a04      	ldr	r2, [pc, #16]	@ (8004d94 <prvResetNextTaskUnblockTime+0x3c>)
 8004d82:	6013      	str	r3, [r2, #0]
}
 8004d84:	bf00      	nop
 8004d86:	370c      	adds	r7, #12
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr
 8004d90:	20000e08 	.word	0x20000e08
 8004d94:	20000e70 	.word	0x20000e70

08004d98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8004dcc <xTaskGetSchedulerState+0x34>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d102      	bne.n	8004dac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004da6:	2301      	movs	r3, #1
 8004da8:	607b      	str	r3, [r7, #4]
 8004daa:	e008      	b.n	8004dbe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004dac:	4b08      	ldr	r3, [pc, #32]	@ (8004dd0 <xTaskGetSchedulerState+0x38>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d102      	bne.n	8004dba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004db4:	2302      	movs	r3, #2
 8004db6:	607b      	str	r3, [r7, #4]
 8004db8:	e001      	b.n	8004dbe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004dbe:	687b      	ldr	r3, [r7, #4]
	}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr
 8004dcc:	20000e5c 	.word	0x20000e5c
 8004dd0:	20000e78 	.word	0x20000e78

08004dd4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b086      	sub	sp, #24
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004de0:	2300      	movs	r3, #0
 8004de2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d058      	beq.n	8004e9c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004dea:	4b2f      	ldr	r3, [pc, #188]	@ (8004ea8 <xTaskPriorityDisinherit+0xd4>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	693a      	ldr	r2, [r7, #16]
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d00b      	beq.n	8004e0c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df8:	f383 8811 	msr	BASEPRI, r3
 8004dfc:	f3bf 8f6f 	isb	sy
 8004e00:	f3bf 8f4f 	dsb	sy
 8004e04:	60fb      	str	r3, [r7, #12]
}
 8004e06:	bf00      	nop
 8004e08:	bf00      	nop
 8004e0a:	e7fd      	b.n	8004e08 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d10b      	bne.n	8004e2c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e18:	f383 8811 	msr	BASEPRI, r3
 8004e1c:	f3bf 8f6f 	isb	sy
 8004e20:	f3bf 8f4f 	dsb	sy
 8004e24:	60bb      	str	r3, [r7, #8]
}
 8004e26:	bf00      	nop
 8004e28:	bf00      	nop
 8004e2a:	e7fd      	b.n	8004e28 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e30:	1e5a      	subs	r2, r3, #1
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d02c      	beq.n	8004e9c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d128      	bne.n	8004e9c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	3304      	adds	r3, #4
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f7fe fc26 	bl	80036a0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e60:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8004eac <xTaskPriorityDisinherit+0xd8>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d903      	bls.n	8004e7c <xTaskPriorityDisinherit+0xa8>
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e78:	4a0c      	ldr	r2, [pc, #48]	@ (8004eac <xTaskPriorityDisinherit+0xd8>)
 8004e7a:	6013      	str	r3, [r2, #0]
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e80:	4613      	mov	r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	4413      	add	r3, r2
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	4a09      	ldr	r2, [pc, #36]	@ (8004eb0 <xTaskPriorityDisinherit+0xdc>)
 8004e8a:	441a      	add	r2, r3
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	3304      	adds	r3, #4
 8004e90:	4619      	mov	r1, r3
 8004e92:	4610      	mov	r0, r2
 8004e94:	f7fe fba7 	bl	80035e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004e9c:	697b      	ldr	r3, [r7, #20]
	}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3718      	adds	r7, #24
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	2000097c 	.word	0x2000097c
 8004eac:	20000e58 	.word	0x20000e58
 8004eb0:	20000980 	.word	0x20000980

08004eb4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b084      	sub	sp, #16
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004ebe:	4b21      	ldr	r3, [pc, #132]	@ (8004f44 <prvAddCurrentTaskToDelayedList+0x90>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ec4:	4b20      	ldr	r3, [pc, #128]	@ (8004f48 <prvAddCurrentTaskToDelayedList+0x94>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	3304      	adds	r3, #4
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f7fe fbe8 	bl	80036a0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed6:	d10a      	bne.n	8004eee <prvAddCurrentTaskToDelayedList+0x3a>
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d007      	beq.n	8004eee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ede:	4b1a      	ldr	r3, [pc, #104]	@ (8004f48 <prvAddCurrentTaskToDelayedList+0x94>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	3304      	adds	r3, #4
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	4819      	ldr	r0, [pc, #100]	@ (8004f4c <prvAddCurrentTaskToDelayedList+0x98>)
 8004ee8:	f7fe fb7d 	bl	80035e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004eec:	e026      	b.n	8004f3c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004eee:	68fa      	ldr	r2, [r7, #12]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4413      	add	r3, r2
 8004ef4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004ef6:	4b14      	ldr	r3, [pc, #80]	@ (8004f48 <prvAddCurrentTaskToDelayedList+0x94>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	68ba      	ldr	r2, [r7, #8]
 8004efc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004efe:	68ba      	ldr	r2, [r7, #8]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d209      	bcs.n	8004f1a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f06:	4b12      	ldr	r3, [pc, #72]	@ (8004f50 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8004f48 <prvAddCurrentTaskToDelayedList+0x94>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	3304      	adds	r3, #4
 8004f10:	4619      	mov	r1, r3
 8004f12:	4610      	mov	r0, r2
 8004f14:	f7fe fb8b 	bl	800362e <vListInsert>
}
 8004f18:	e010      	b.n	8004f3c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8004f54 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8004f48 <prvAddCurrentTaskToDelayedList+0x94>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	3304      	adds	r3, #4
 8004f24:	4619      	mov	r1, r3
 8004f26:	4610      	mov	r0, r2
 8004f28:	f7fe fb81 	bl	800362e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8004f58 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	68ba      	ldr	r2, [r7, #8]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d202      	bcs.n	8004f3c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004f36:	4a08      	ldr	r2, [pc, #32]	@ (8004f58 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	6013      	str	r3, [r2, #0]
}
 8004f3c:	bf00      	nop
 8004f3e:	3710      	adds	r7, #16
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	20000e54 	.word	0x20000e54
 8004f48:	2000097c 	.word	0x2000097c
 8004f4c:	20000e3c 	.word	0x20000e3c
 8004f50:	20000e0c 	.word	0x20000e0c
 8004f54:	20000e08 	.word	0x20000e08
 8004f58:	20000e70 	.word	0x20000e70

08004f5c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b08a      	sub	sp, #40	@ 0x28
 8004f60:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004f62:	2300      	movs	r3, #0
 8004f64:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004f66:	f000 fb13 	bl	8005590 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004f6a:	4b1d      	ldr	r3, [pc, #116]	@ (8004fe0 <xTimerCreateTimerTask+0x84>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d021      	beq.n	8004fb6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004f72:	2300      	movs	r3, #0
 8004f74:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004f76:	2300      	movs	r3, #0
 8004f78:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004f7a:	1d3a      	adds	r2, r7, #4
 8004f7c:	f107 0108 	add.w	r1, r7, #8
 8004f80:	f107 030c 	add.w	r3, r7, #12
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7fe fae7 	bl	8003558 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004f8a:	6879      	ldr	r1, [r7, #4]
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	9202      	str	r2, [sp, #8]
 8004f92:	9301      	str	r3, [sp, #4]
 8004f94:	2302      	movs	r3, #2
 8004f96:	9300      	str	r3, [sp, #0]
 8004f98:	2300      	movs	r3, #0
 8004f9a:	460a      	mov	r2, r1
 8004f9c:	4911      	ldr	r1, [pc, #68]	@ (8004fe4 <xTimerCreateTimerTask+0x88>)
 8004f9e:	4812      	ldr	r0, [pc, #72]	@ (8004fe8 <xTimerCreateTimerTask+0x8c>)
 8004fa0:	f7ff f8a2 	bl	80040e8 <xTaskCreateStatic>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	4a11      	ldr	r2, [pc, #68]	@ (8004fec <xTimerCreateTimerTask+0x90>)
 8004fa8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004faa:	4b10      	ldr	r3, [pc, #64]	@ (8004fec <xTimerCreateTimerTask+0x90>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d10b      	bne.n	8004fd4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fc0:	f383 8811 	msr	BASEPRI, r3
 8004fc4:	f3bf 8f6f 	isb	sy
 8004fc8:	f3bf 8f4f 	dsb	sy
 8004fcc:	613b      	str	r3, [r7, #16]
}
 8004fce:	bf00      	nop
 8004fd0:	bf00      	nop
 8004fd2:	e7fd      	b.n	8004fd0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004fd4:	697b      	ldr	r3, [r7, #20]
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3718      	adds	r7, #24
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	20000eac 	.word	0x20000eac
 8004fe4:	08006918 	.word	0x08006918
 8004fe8:	08005129 	.word	0x08005129
 8004fec:	20000eb0 	.word	0x20000eb0

08004ff0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b08a      	sub	sp, #40	@ 0x28
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	60f8      	str	r0, [r7, #12]
 8004ff8:	60b9      	str	r1, [r7, #8]
 8004ffa:	607a      	str	r2, [r7, #4]
 8004ffc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004ffe:	2300      	movs	r3, #0
 8005000:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d10b      	bne.n	8005020 <xTimerGenericCommand+0x30>
	__asm volatile
 8005008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800500c:	f383 8811 	msr	BASEPRI, r3
 8005010:	f3bf 8f6f 	isb	sy
 8005014:	f3bf 8f4f 	dsb	sy
 8005018:	623b      	str	r3, [r7, #32]
}
 800501a:	bf00      	nop
 800501c:	bf00      	nop
 800501e:	e7fd      	b.n	800501c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005020:	4b19      	ldr	r3, [pc, #100]	@ (8005088 <xTimerGenericCommand+0x98>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d02a      	beq.n	800507e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	2b05      	cmp	r3, #5
 8005038:	dc18      	bgt.n	800506c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800503a:	f7ff fead 	bl	8004d98 <xTaskGetSchedulerState>
 800503e:	4603      	mov	r3, r0
 8005040:	2b02      	cmp	r3, #2
 8005042:	d109      	bne.n	8005058 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005044:	4b10      	ldr	r3, [pc, #64]	@ (8005088 <xTimerGenericCommand+0x98>)
 8005046:	6818      	ldr	r0, [r3, #0]
 8005048:	f107 0110 	add.w	r1, r7, #16
 800504c:	2300      	movs	r3, #0
 800504e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005050:	f7fe fc5a 	bl	8003908 <xQueueGenericSend>
 8005054:	6278      	str	r0, [r7, #36]	@ 0x24
 8005056:	e012      	b.n	800507e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005058:	4b0b      	ldr	r3, [pc, #44]	@ (8005088 <xTimerGenericCommand+0x98>)
 800505a:	6818      	ldr	r0, [r3, #0]
 800505c:	f107 0110 	add.w	r1, r7, #16
 8005060:	2300      	movs	r3, #0
 8005062:	2200      	movs	r2, #0
 8005064:	f7fe fc50 	bl	8003908 <xQueueGenericSend>
 8005068:	6278      	str	r0, [r7, #36]	@ 0x24
 800506a:	e008      	b.n	800507e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800506c:	4b06      	ldr	r3, [pc, #24]	@ (8005088 <xTimerGenericCommand+0x98>)
 800506e:	6818      	ldr	r0, [r3, #0]
 8005070:	f107 0110 	add.w	r1, r7, #16
 8005074:	2300      	movs	r3, #0
 8005076:	683a      	ldr	r2, [r7, #0]
 8005078:	f7fe fd48 	bl	8003b0c <xQueueGenericSendFromISR>
 800507c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800507e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005080:	4618      	mov	r0, r3
 8005082:	3728      	adds	r7, #40	@ 0x28
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}
 8005088:	20000eac 	.word	0x20000eac

0800508c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b088      	sub	sp, #32
 8005090:	af02      	add	r7, sp, #8
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005096:	4b23      	ldr	r3, [pc, #140]	@ (8005124 <prvProcessExpiredTimer+0x98>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	3304      	adds	r3, #4
 80050a4:	4618      	mov	r0, r3
 80050a6:	f7fe fafb 	bl	80036a0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80050b0:	f003 0304 	and.w	r3, r3, #4
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d023      	beq.n	8005100 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	699a      	ldr	r2, [r3, #24]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	18d1      	adds	r1, r2, r3
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	683a      	ldr	r2, [r7, #0]
 80050c4:	6978      	ldr	r0, [r7, #20]
 80050c6:	f000 f8d5 	bl	8005274 <prvInsertTimerInActiveList>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d020      	beq.n	8005112 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80050d0:	2300      	movs	r3, #0
 80050d2:	9300      	str	r3, [sp, #0]
 80050d4:	2300      	movs	r3, #0
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	2100      	movs	r1, #0
 80050da:	6978      	ldr	r0, [r7, #20]
 80050dc:	f7ff ff88 	bl	8004ff0 <xTimerGenericCommand>
 80050e0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d114      	bne.n	8005112 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80050e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ec:	f383 8811 	msr	BASEPRI, r3
 80050f0:	f3bf 8f6f 	isb	sy
 80050f4:	f3bf 8f4f 	dsb	sy
 80050f8:	60fb      	str	r3, [r7, #12]
}
 80050fa:	bf00      	nop
 80050fc:	bf00      	nop
 80050fe:	e7fd      	b.n	80050fc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005106:	f023 0301 	bic.w	r3, r3, #1
 800510a:	b2da      	uxtb	r2, r3
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	6a1b      	ldr	r3, [r3, #32]
 8005116:	6978      	ldr	r0, [r7, #20]
 8005118:	4798      	blx	r3
}
 800511a:	bf00      	nop
 800511c:	3718      	adds	r7, #24
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	20000ea4 	.word	0x20000ea4

08005128 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005130:	f107 0308 	add.w	r3, r7, #8
 8005134:	4618      	mov	r0, r3
 8005136:	f000 f859 	bl	80051ec <prvGetNextExpireTime>
 800513a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	4619      	mov	r1, r3
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 f805 	bl	8005150 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005146:	f000 f8d7 	bl	80052f8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800514a:	bf00      	nop
 800514c:	e7f0      	b.n	8005130 <prvTimerTask+0x8>
	...

08005150 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800515a:	f7ff fa29 	bl	80045b0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800515e:	f107 0308 	add.w	r3, r7, #8
 8005162:	4618      	mov	r0, r3
 8005164:	f000 f866 	bl	8005234 <prvSampleTimeNow>
 8005168:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d130      	bne.n	80051d2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d10a      	bne.n	800518c <prvProcessTimerOrBlockTask+0x3c>
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	429a      	cmp	r2, r3
 800517c:	d806      	bhi.n	800518c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800517e:	f7ff fa25 	bl	80045cc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005182:	68f9      	ldr	r1, [r7, #12]
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f7ff ff81 	bl	800508c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800518a:	e024      	b.n	80051d6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d008      	beq.n	80051a4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005192:	4b13      	ldr	r3, [pc, #76]	@ (80051e0 <prvProcessTimerOrBlockTask+0x90>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <prvProcessTimerOrBlockTask+0x50>
 800519c:	2301      	movs	r3, #1
 800519e:	e000      	b.n	80051a2 <prvProcessTimerOrBlockTask+0x52>
 80051a0:	2300      	movs	r3, #0
 80051a2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80051a4:	4b0f      	ldr	r3, [pc, #60]	@ (80051e4 <prvProcessTimerOrBlockTask+0x94>)
 80051a6:	6818      	ldr	r0, [r3, #0]
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	683a      	ldr	r2, [r7, #0]
 80051b0:	4619      	mov	r1, r3
 80051b2:	f7fe ff65 	bl	8004080 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80051b6:	f7ff fa09 	bl	80045cc <xTaskResumeAll>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d10a      	bne.n	80051d6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80051c0:	4b09      	ldr	r3, [pc, #36]	@ (80051e8 <prvProcessTimerOrBlockTask+0x98>)
 80051c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051c6:	601a      	str	r2, [r3, #0]
 80051c8:	f3bf 8f4f 	dsb	sy
 80051cc:	f3bf 8f6f 	isb	sy
}
 80051d0:	e001      	b.n	80051d6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80051d2:	f7ff f9fb 	bl	80045cc <xTaskResumeAll>
}
 80051d6:	bf00      	nop
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	20000ea8 	.word	0x20000ea8
 80051e4:	20000eac 	.word	0x20000eac
 80051e8:	e000ed04 	.word	0xe000ed04

080051ec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80051ec:	b480      	push	{r7}
 80051ee:	b085      	sub	sp, #20
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80051f4:	4b0e      	ldr	r3, [pc, #56]	@ (8005230 <prvGetNextExpireTime+0x44>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d101      	bne.n	8005202 <prvGetNextExpireTime+0x16>
 80051fe:	2201      	movs	r2, #1
 8005200:	e000      	b.n	8005204 <prvGetNextExpireTime+0x18>
 8005202:	2200      	movs	r2, #0
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d105      	bne.n	800521c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005210:	4b07      	ldr	r3, [pc, #28]	@ (8005230 <prvGetNextExpireTime+0x44>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	60fb      	str	r3, [r7, #12]
 800521a:	e001      	b.n	8005220 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800521c:	2300      	movs	r3, #0
 800521e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005220:	68fb      	ldr	r3, [r7, #12]
}
 8005222:	4618      	mov	r0, r3
 8005224:	3714      	adds	r7, #20
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	20000ea4 	.word	0x20000ea4

08005234 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800523c:	f7ff fa64 	bl	8004708 <xTaskGetTickCount>
 8005240:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005242:	4b0b      	ldr	r3, [pc, #44]	@ (8005270 <prvSampleTimeNow+0x3c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	429a      	cmp	r2, r3
 800524a:	d205      	bcs.n	8005258 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800524c:	f000 f93a 	bl	80054c4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	e002      	b.n	800525e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800525e:	4a04      	ldr	r2, [pc, #16]	@ (8005270 <prvSampleTimeNow+0x3c>)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005264:	68fb      	ldr	r3, [r7, #12]
}
 8005266:	4618      	mov	r0, r3
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	20000eb4 	.word	0x20000eb4

08005274 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b086      	sub	sp, #24
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
 8005280:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005282:	2300      	movs	r3, #0
 8005284:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	68ba      	ldr	r2, [r7, #8]
 800528a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	429a      	cmp	r2, r3
 8005298:	d812      	bhi.n	80052c0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	1ad2      	subs	r2, r2, r3
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	699b      	ldr	r3, [r3, #24]
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d302      	bcc.n	80052ae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80052a8:	2301      	movs	r3, #1
 80052aa:	617b      	str	r3, [r7, #20]
 80052ac:	e01b      	b.n	80052e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80052ae:	4b10      	ldr	r3, [pc, #64]	@ (80052f0 <prvInsertTimerInActiveList+0x7c>)
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	3304      	adds	r3, #4
 80052b6:	4619      	mov	r1, r3
 80052b8:	4610      	mov	r0, r2
 80052ba:	f7fe f9b8 	bl	800362e <vListInsert>
 80052be:	e012      	b.n	80052e6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d206      	bcs.n	80052d6 <prvInsertTimerInActiveList+0x62>
 80052c8:	68ba      	ldr	r2, [r7, #8]
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d302      	bcc.n	80052d6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80052d0:	2301      	movs	r3, #1
 80052d2:	617b      	str	r3, [r7, #20]
 80052d4:	e007      	b.n	80052e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80052d6:	4b07      	ldr	r3, [pc, #28]	@ (80052f4 <prvInsertTimerInActiveList+0x80>)
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	3304      	adds	r3, #4
 80052de:	4619      	mov	r1, r3
 80052e0:	4610      	mov	r0, r2
 80052e2:	f7fe f9a4 	bl	800362e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80052e6:	697b      	ldr	r3, [r7, #20]
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3718      	adds	r7, #24
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	20000ea8 	.word	0x20000ea8
 80052f4:	20000ea4 	.word	0x20000ea4

080052f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b08e      	sub	sp, #56	@ 0x38
 80052fc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80052fe:	e0ce      	b.n	800549e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	da19      	bge.n	800533a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005306:	1d3b      	adds	r3, r7, #4
 8005308:	3304      	adds	r3, #4
 800530a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800530c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800530e:	2b00      	cmp	r3, #0
 8005310:	d10b      	bne.n	800532a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005316:	f383 8811 	msr	BASEPRI, r3
 800531a:	f3bf 8f6f 	isb	sy
 800531e:	f3bf 8f4f 	dsb	sy
 8005322:	61fb      	str	r3, [r7, #28]
}
 8005324:	bf00      	nop
 8005326:	bf00      	nop
 8005328:	e7fd      	b.n	8005326 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800532a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005330:	6850      	ldr	r0, [r2, #4]
 8005332:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005334:	6892      	ldr	r2, [r2, #8]
 8005336:	4611      	mov	r1, r2
 8005338:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2b00      	cmp	r3, #0
 800533e:	f2c0 80ae 	blt.w	800549e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005348:	695b      	ldr	r3, [r3, #20]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d004      	beq.n	8005358 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800534e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005350:	3304      	adds	r3, #4
 8005352:	4618      	mov	r0, r3
 8005354:	f7fe f9a4 	bl	80036a0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005358:	463b      	mov	r3, r7
 800535a:	4618      	mov	r0, r3
 800535c:	f7ff ff6a 	bl	8005234 <prvSampleTimeNow>
 8005360:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2b09      	cmp	r3, #9
 8005366:	f200 8097 	bhi.w	8005498 <prvProcessReceivedCommands+0x1a0>
 800536a:	a201      	add	r2, pc, #4	@ (adr r2, 8005370 <prvProcessReceivedCommands+0x78>)
 800536c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005370:	08005399 	.word	0x08005399
 8005374:	08005399 	.word	0x08005399
 8005378:	08005399 	.word	0x08005399
 800537c:	0800540f 	.word	0x0800540f
 8005380:	08005423 	.word	0x08005423
 8005384:	0800546f 	.word	0x0800546f
 8005388:	08005399 	.word	0x08005399
 800538c:	08005399 	.word	0x08005399
 8005390:	0800540f 	.word	0x0800540f
 8005394:	08005423 	.word	0x08005423
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800539a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800539e:	f043 0301 	orr.w	r3, r3, #1
 80053a2:	b2da      	uxtb	r2, r3
 80053a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80053aa:	68ba      	ldr	r2, [r7, #8]
 80053ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	18d1      	adds	r1, r2, r3
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053b8:	f7ff ff5c 	bl	8005274 <prvInsertTimerInActiveList>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d06c      	beq.n	800549c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80053c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053c4:	6a1b      	ldr	r3, [r3, #32]
 80053c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80053ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053d0:	f003 0304 	and.w	r3, r3, #4
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d061      	beq.n	800549c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80053d8:	68ba      	ldr	r2, [r7, #8]
 80053da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	441a      	add	r2, r3
 80053e0:	2300      	movs	r3, #0
 80053e2:	9300      	str	r3, [sp, #0]
 80053e4:	2300      	movs	r3, #0
 80053e6:	2100      	movs	r1, #0
 80053e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053ea:	f7ff fe01 	bl	8004ff0 <xTimerGenericCommand>
 80053ee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80053f0:	6a3b      	ldr	r3, [r7, #32]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d152      	bne.n	800549c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80053f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053fa:	f383 8811 	msr	BASEPRI, r3
 80053fe:	f3bf 8f6f 	isb	sy
 8005402:	f3bf 8f4f 	dsb	sy
 8005406:	61bb      	str	r3, [r7, #24]
}
 8005408:	bf00      	nop
 800540a:	bf00      	nop
 800540c:	e7fd      	b.n	800540a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800540e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005410:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005414:	f023 0301 	bic.w	r3, r3, #1
 8005418:	b2da      	uxtb	r2, r3
 800541a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005420:	e03d      	b.n	800549e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005424:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005428:	f043 0301 	orr.w	r3, r3, #1
 800542c:	b2da      	uxtb	r2, r3
 800542e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005430:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005434:	68ba      	ldr	r2, [r7, #8]
 8005436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005438:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800543a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d10b      	bne.n	800545a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005446:	f383 8811 	msr	BASEPRI, r3
 800544a:	f3bf 8f6f 	isb	sy
 800544e:	f3bf 8f4f 	dsb	sy
 8005452:	617b      	str	r3, [r7, #20]
}
 8005454:	bf00      	nop
 8005456:	bf00      	nop
 8005458:	e7fd      	b.n	8005456 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800545a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800545c:	699a      	ldr	r2, [r3, #24]
 800545e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005460:	18d1      	adds	r1, r2, r3
 8005462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005464:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005466:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005468:	f7ff ff04 	bl	8005274 <prvInsertTimerInActiveList>
					break;
 800546c:	e017      	b.n	800549e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800546e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005470:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005474:	f003 0302 	and.w	r3, r3, #2
 8005478:	2b00      	cmp	r3, #0
 800547a:	d103      	bne.n	8005484 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800547c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800547e:	f000 fbeb 	bl	8005c58 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005482:	e00c      	b.n	800549e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005486:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800548a:	f023 0301 	bic.w	r3, r3, #1
 800548e:	b2da      	uxtb	r2, r3
 8005490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005492:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005496:	e002      	b.n	800549e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005498:	bf00      	nop
 800549a:	e000      	b.n	800549e <prvProcessReceivedCommands+0x1a6>
					break;
 800549c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800549e:	4b08      	ldr	r3, [pc, #32]	@ (80054c0 <prvProcessReceivedCommands+0x1c8>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	1d39      	adds	r1, r7, #4
 80054a4:	2200      	movs	r2, #0
 80054a6:	4618      	mov	r0, r3
 80054a8:	f7fe fbce 	bl	8003c48 <xQueueReceive>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	f47f af26 	bne.w	8005300 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80054b4:	bf00      	nop
 80054b6:	bf00      	nop
 80054b8:	3730      	adds	r7, #48	@ 0x30
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	20000eac 	.word	0x20000eac

080054c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b088      	sub	sp, #32
 80054c8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80054ca:	e049      	b.n	8005560 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80054cc:	4b2e      	ldr	r3, [pc, #184]	@ (8005588 <prvSwitchTimerLists+0xc4>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054d6:	4b2c      	ldr	r3, [pc, #176]	@ (8005588 <prvSwitchTimerLists+0xc4>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	3304      	adds	r3, #4
 80054e4:	4618      	mov	r0, r3
 80054e6:	f7fe f8db 	bl	80036a0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6a1b      	ldr	r3, [r3, #32]
 80054ee:	68f8      	ldr	r0, [r7, #12]
 80054f0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80054f8:	f003 0304 	and.w	r3, r3, #4
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d02f      	beq.n	8005560 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	4413      	add	r3, r2
 8005508:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	429a      	cmp	r2, r3
 8005510:	d90e      	bls.n	8005530 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	68ba      	ldr	r2, [r7, #8]
 8005516:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800551e:	4b1a      	ldr	r3, [pc, #104]	@ (8005588 <prvSwitchTimerLists+0xc4>)
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	3304      	adds	r3, #4
 8005526:	4619      	mov	r1, r3
 8005528:	4610      	mov	r0, r2
 800552a:	f7fe f880 	bl	800362e <vListInsert>
 800552e:	e017      	b.n	8005560 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005530:	2300      	movs	r3, #0
 8005532:	9300      	str	r3, [sp, #0]
 8005534:	2300      	movs	r3, #0
 8005536:	693a      	ldr	r2, [r7, #16]
 8005538:	2100      	movs	r1, #0
 800553a:	68f8      	ldr	r0, [r7, #12]
 800553c:	f7ff fd58 	bl	8004ff0 <xTimerGenericCommand>
 8005540:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d10b      	bne.n	8005560 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800554c:	f383 8811 	msr	BASEPRI, r3
 8005550:	f3bf 8f6f 	isb	sy
 8005554:	f3bf 8f4f 	dsb	sy
 8005558:	603b      	str	r3, [r7, #0]
}
 800555a:	bf00      	nop
 800555c:	bf00      	nop
 800555e:	e7fd      	b.n	800555c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005560:	4b09      	ldr	r3, [pc, #36]	@ (8005588 <prvSwitchTimerLists+0xc4>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d1b0      	bne.n	80054cc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800556a:	4b07      	ldr	r3, [pc, #28]	@ (8005588 <prvSwitchTimerLists+0xc4>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005570:	4b06      	ldr	r3, [pc, #24]	@ (800558c <prvSwitchTimerLists+0xc8>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a04      	ldr	r2, [pc, #16]	@ (8005588 <prvSwitchTimerLists+0xc4>)
 8005576:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005578:	4a04      	ldr	r2, [pc, #16]	@ (800558c <prvSwitchTimerLists+0xc8>)
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	6013      	str	r3, [r2, #0]
}
 800557e:	bf00      	nop
 8005580:	3718      	adds	r7, #24
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	20000ea4 	.word	0x20000ea4
 800558c:	20000ea8 	.word	0x20000ea8

08005590 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005596:	f000 f96f 	bl	8005878 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800559a:	4b15      	ldr	r3, [pc, #84]	@ (80055f0 <prvCheckForValidListAndQueue+0x60>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d120      	bne.n	80055e4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80055a2:	4814      	ldr	r0, [pc, #80]	@ (80055f4 <prvCheckForValidListAndQueue+0x64>)
 80055a4:	f7fd fff2 	bl	800358c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80055a8:	4813      	ldr	r0, [pc, #76]	@ (80055f8 <prvCheckForValidListAndQueue+0x68>)
 80055aa:	f7fd ffef 	bl	800358c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80055ae:	4b13      	ldr	r3, [pc, #76]	@ (80055fc <prvCheckForValidListAndQueue+0x6c>)
 80055b0:	4a10      	ldr	r2, [pc, #64]	@ (80055f4 <prvCheckForValidListAndQueue+0x64>)
 80055b2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80055b4:	4b12      	ldr	r3, [pc, #72]	@ (8005600 <prvCheckForValidListAndQueue+0x70>)
 80055b6:	4a10      	ldr	r2, [pc, #64]	@ (80055f8 <prvCheckForValidListAndQueue+0x68>)
 80055b8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80055ba:	2300      	movs	r3, #0
 80055bc:	9300      	str	r3, [sp, #0]
 80055be:	4b11      	ldr	r3, [pc, #68]	@ (8005604 <prvCheckForValidListAndQueue+0x74>)
 80055c0:	4a11      	ldr	r2, [pc, #68]	@ (8005608 <prvCheckForValidListAndQueue+0x78>)
 80055c2:	2110      	movs	r1, #16
 80055c4:	200a      	movs	r0, #10
 80055c6:	f7fe f8ff 	bl	80037c8 <xQueueGenericCreateStatic>
 80055ca:	4603      	mov	r3, r0
 80055cc:	4a08      	ldr	r2, [pc, #32]	@ (80055f0 <prvCheckForValidListAndQueue+0x60>)
 80055ce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80055d0:	4b07      	ldr	r3, [pc, #28]	@ (80055f0 <prvCheckForValidListAndQueue+0x60>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d005      	beq.n	80055e4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80055d8:	4b05      	ldr	r3, [pc, #20]	@ (80055f0 <prvCheckForValidListAndQueue+0x60>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	490b      	ldr	r1, [pc, #44]	@ (800560c <prvCheckForValidListAndQueue+0x7c>)
 80055de:	4618      	mov	r0, r3
 80055e0:	f7fe fd24 	bl	800402c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80055e4:	f000 f97a 	bl	80058dc <vPortExitCritical>
}
 80055e8:	bf00      	nop
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	20000eac 	.word	0x20000eac
 80055f4:	20000e7c 	.word	0x20000e7c
 80055f8:	20000e90 	.word	0x20000e90
 80055fc:	20000ea4 	.word	0x20000ea4
 8005600:	20000ea8 	.word	0x20000ea8
 8005604:	20000f58 	.word	0x20000f58
 8005608:	20000eb8 	.word	0x20000eb8
 800560c:	08006920 	.word	0x08006920

08005610 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005610:	b480      	push	{r7}
 8005612:	b085      	sub	sp, #20
 8005614:	af00      	add	r7, sp, #0
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	3b04      	subs	r3, #4
 8005620:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005628:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	3b04      	subs	r3, #4
 800562e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	f023 0201 	bic.w	r2, r3, #1
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	3b04      	subs	r3, #4
 800563e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005640:	4a0c      	ldr	r2, [pc, #48]	@ (8005674 <pxPortInitialiseStack+0x64>)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	3b14      	subs	r3, #20
 800564a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	3b04      	subs	r3, #4
 8005656:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f06f 0202 	mvn.w	r2, #2
 800565e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	3b20      	subs	r3, #32
 8005664:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005666:	68fb      	ldr	r3, [r7, #12]
}
 8005668:	4618      	mov	r0, r3
 800566a:	3714      	adds	r7, #20
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr
 8005674:	08005679 	.word	0x08005679

08005678 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800567e:	2300      	movs	r3, #0
 8005680:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005682:	4b13      	ldr	r3, [pc, #76]	@ (80056d0 <prvTaskExitError+0x58>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800568a:	d00b      	beq.n	80056a4 <prvTaskExitError+0x2c>
	__asm volatile
 800568c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005690:	f383 8811 	msr	BASEPRI, r3
 8005694:	f3bf 8f6f 	isb	sy
 8005698:	f3bf 8f4f 	dsb	sy
 800569c:	60fb      	str	r3, [r7, #12]
}
 800569e:	bf00      	nop
 80056a0:	bf00      	nop
 80056a2:	e7fd      	b.n	80056a0 <prvTaskExitError+0x28>
	__asm volatile
 80056a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056a8:	f383 8811 	msr	BASEPRI, r3
 80056ac:	f3bf 8f6f 	isb	sy
 80056b0:	f3bf 8f4f 	dsb	sy
 80056b4:	60bb      	str	r3, [r7, #8]
}
 80056b6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80056b8:	bf00      	nop
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d0fc      	beq.n	80056ba <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80056c0:	bf00      	nop
 80056c2:	bf00      	nop
 80056c4:	3714      	adds	r7, #20
 80056c6:	46bd      	mov	sp, r7
 80056c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056cc:	4770      	bx	lr
 80056ce:	bf00      	nop
 80056d0:	20000044 	.word	0x20000044
	...

080056e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80056e0:	4b07      	ldr	r3, [pc, #28]	@ (8005700 <pxCurrentTCBConst2>)
 80056e2:	6819      	ldr	r1, [r3, #0]
 80056e4:	6808      	ldr	r0, [r1, #0]
 80056e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056ea:	f380 8809 	msr	PSP, r0
 80056ee:	f3bf 8f6f 	isb	sy
 80056f2:	f04f 0000 	mov.w	r0, #0
 80056f6:	f380 8811 	msr	BASEPRI, r0
 80056fa:	4770      	bx	lr
 80056fc:	f3af 8000 	nop.w

08005700 <pxCurrentTCBConst2>:
 8005700:	2000097c 	.word	0x2000097c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005704:	bf00      	nop
 8005706:	bf00      	nop

08005708 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005708:	4808      	ldr	r0, [pc, #32]	@ (800572c <prvPortStartFirstTask+0x24>)
 800570a:	6800      	ldr	r0, [r0, #0]
 800570c:	6800      	ldr	r0, [r0, #0]
 800570e:	f380 8808 	msr	MSP, r0
 8005712:	f04f 0000 	mov.w	r0, #0
 8005716:	f380 8814 	msr	CONTROL, r0
 800571a:	b662      	cpsie	i
 800571c:	b661      	cpsie	f
 800571e:	f3bf 8f4f 	dsb	sy
 8005722:	f3bf 8f6f 	isb	sy
 8005726:	df00      	svc	0
 8005728:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800572a:	bf00      	nop
 800572c:	e000ed08 	.word	0xe000ed08

08005730 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b086      	sub	sp, #24
 8005734:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005736:	4b47      	ldr	r3, [pc, #284]	@ (8005854 <xPortStartScheduler+0x124>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a47      	ldr	r2, [pc, #284]	@ (8005858 <xPortStartScheduler+0x128>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d10b      	bne.n	8005758 <xPortStartScheduler+0x28>
	__asm volatile
 8005740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005744:	f383 8811 	msr	BASEPRI, r3
 8005748:	f3bf 8f6f 	isb	sy
 800574c:	f3bf 8f4f 	dsb	sy
 8005750:	613b      	str	r3, [r7, #16]
}
 8005752:	bf00      	nop
 8005754:	bf00      	nop
 8005756:	e7fd      	b.n	8005754 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005758:	4b3e      	ldr	r3, [pc, #248]	@ (8005854 <xPortStartScheduler+0x124>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a3f      	ldr	r2, [pc, #252]	@ (800585c <xPortStartScheduler+0x12c>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d10b      	bne.n	800577a <xPortStartScheduler+0x4a>
	__asm volatile
 8005762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005766:	f383 8811 	msr	BASEPRI, r3
 800576a:	f3bf 8f6f 	isb	sy
 800576e:	f3bf 8f4f 	dsb	sy
 8005772:	60fb      	str	r3, [r7, #12]
}
 8005774:	bf00      	nop
 8005776:	bf00      	nop
 8005778:	e7fd      	b.n	8005776 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800577a:	4b39      	ldr	r3, [pc, #228]	@ (8005860 <xPortStartScheduler+0x130>)
 800577c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	781b      	ldrb	r3, [r3, #0]
 8005782:	b2db      	uxtb	r3, r3
 8005784:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	22ff      	movs	r2, #255	@ 0xff
 800578a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	b2db      	uxtb	r3, r3
 8005792:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005794:	78fb      	ldrb	r3, [r7, #3]
 8005796:	b2db      	uxtb	r3, r3
 8005798:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800579c:	b2da      	uxtb	r2, r3
 800579e:	4b31      	ldr	r3, [pc, #196]	@ (8005864 <xPortStartScheduler+0x134>)
 80057a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80057a2:	4b31      	ldr	r3, [pc, #196]	@ (8005868 <xPortStartScheduler+0x138>)
 80057a4:	2207      	movs	r2, #7
 80057a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80057a8:	e009      	b.n	80057be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80057aa:	4b2f      	ldr	r3, [pc, #188]	@ (8005868 <xPortStartScheduler+0x138>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	3b01      	subs	r3, #1
 80057b0:	4a2d      	ldr	r2, [pc, #180]	@ (8005868 <xPortStartScheduler+0x138>)
 80057b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80057b4:	78fb      	ldrb	r3, [r7, #3]
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	005b      	lsls	r3, r3, #1
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80057be:	78fb      	ldrb	r3, [r7, #3]
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057c6:	2b80      	cmp	r3, #128	@ 0x80
 80057c8:	d0ef      	beq.n	80057aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80057ca:	4b27      	ldr	r3, [pc, #156]	@ (8005868 <xPortStartScheduler+0x138>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f1c3 0307 	rsb	r3, r3, #7
 80057d2:	2b04      	cmp	r3, #4
 80057d4:	d00b      	beq.n	80057ee <xPortStartScheduler+0xbe>
	__asm volatile
 80057d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057da:	f383 8811 	msr	BASEPRI, r3
 80057de:	f3bf 8f6f 	isb	sy
 80057e2:	f3bf 8f4f 	dsb	sy
 80057e6:	60bb      	str	r3, [r7, #8]
}
 80057e8:	bf00      	nop
 80057ea:	bf00      	nop
 80057ec:	e7fd      	b.n	80057ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80057ee:	4b1e      	ldr	r3, [pc, #120]	@ (8005868 <xPortStartScheduler+0x138>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	021b      	lsls	r3, r3, #8
 80057f4:	4a1c      	ldr	r2, [pc, #112]	@ (8005868 <xPortStartScheduler+0x138>)
 80057f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80057f8:	4b1b      	ldr	r3, [pc, #108]	@ (8005868 <xPortStartScheduler+0x138>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005800:	4a19      	ldr	r2, [pc, #100]	@ (8005868 <xPortStartScheduler+0x138>)
 8005802:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	b2da      	uxtb	r2, r3
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800580c:	4b17      	ldr	r3, [pc, #92]	@ (800586c <xPortStartScheduler+0x13c>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a16      	ldr	r2, [pc, #88]	@ (800586c <xPortStartScheduler+0x13c>)
 8005812:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005816:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005818:	4b14      	ldr	r3, [pc, #80]	@ (800586c <xPortStartScheduler+0x13c>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a13      	ldr	r2, [pc, #76]	@ (800586c <xPortStartScheduler+0x13c>)
 800581e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005822:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005824:	f000 f8da 	bl	80059dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005828:	4b11      	ldr	r3, [pc, #68]	@ (8005870 <xPortStartScheduler+0x140>)
 800582a:	2200      	movs	r2, #0
 800582c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800582e:	f000 f8f9 	bl	8005a24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005832:	4b10      	ldr	r3, [pc, #64]	@ (8005874 <xPortStartScheduler+0x144>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a0f      	ldr	r2, [pc, #60]	@ (8005874 <xPortStartScheduler+0x144>)
 8005838:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800583c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800583e:	f7ff ff63 	bl	8005708 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005842:	f7ff f82b 	bl	800489c <vTaskSwitchContext>
	prvTaskExitError();
 8005846:	f7ff ff17 	bl	8005678 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	3718      	adds	r7, #24
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}
 8005854:	e000ed00 	.word	0xe000ed00
 8005858:	410fc271 	.word	0x410fc271
 800585c:	410fc270 	.word	0x410fc270
 8005860:	e000e400 	.word	0xe000e400
 8005864:	20000fa8 	.word	0x20000fa8
 8005868:	20000fac 	.word	0x20000fac
 800586c:	e000ed20 	.word	0xe000ed20
 8005870:	20000044 	.word	0x20000044
 8005874:	e000ef34 	.word	0xe000ef34

08005878 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
	__asm volatile
 800587e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005882:	f383 8811 	msr	BASEPRI, r3
 8005886:	f3bf 8f6f 	isb	sy
 800588a:	f3bf 8f4f 	dsb	sy
 800588e:	607b      	str	r3, [r7, #4]
}
 8005890:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005892:	4b10      	ldr	r3, [pc, #64]	@ (80058d4 <vPortEnterCritical+0x5c>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	3301      	adds	r3, #1
 8005898:	4a0e      	ldr	r2, [pc, #56]	@ (80058d4 <vPortEnterCritical+0x5c>)
 800589a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800589c:	4b0d      	ldr	r3, [pc, #52]	@ (80058d4 <vPortEnterCritical+0x5c>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d110      	bne.n	80058c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80058a4:	4b0c      	ldr	r3, [pc, #48]	@ (80058d8 <vPortEnterCritical+0x60>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d00b      	beq.n	80058c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80058ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058b2:	f383 8811 	msr	BASEPRI, r3
 80058b6:	f3bf 8f6f 	isb	sy
 80058ba:	f3bf 8f4f 	dsb	sy
 80058be:	603b      	str	r3, [r7, #0]
}
 80058c0:	bf00      	nop
 80058c2:	bf00      	nop
 80058c4:	e7fd      	b.n	80058c2 <vPortEnterCritical+0x4a>
	}
}
 80058c6:	bf00      	nop
 80058c8:	370c      	adds	r7, #12
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	20000044 	.word	0x20000044
 80058d8:	e000ed04 	.word	0xe000ed04

080058dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80058e2:	4b12      	ldr	r3, [pc, #72]	@ (800592c <vPortExitCritical+0x50>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d10b      	bne.n	8005902 <vPortExitCritical+0x26>
	__asm volatile
 80058ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ee:	f383 8811 	msr	BASEPRI, r3
 80058f2:	f3bf 8f6f 	isb	sy
 80058f6:	f3bf 8f4f 	dsb	sy
 80058fa:	607b      	str	r3, [r7, #4]
}
 80058fc:	bf00      	nop
 80058fe:	bf00      	nop
 8005900:	e7fd      	b.n	80058fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005902:	4b0a      	ldr	r3, [pc, #40]	@ (800592c <vPortExitCritical+0x50>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	3b01      	subs	r3, #1
 8005908:	4a08      	ldr	r2, [pc, #32]	@ (800592c <vPortExitCritical+0x50>)
 800590a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800590c:	4b07      	ldr	r3, [pc, #28]	@ (800592c <vPortExitCritical+0x50>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d105      	bne.n	8005920 <vPortExitCritical+0x44>
 8005914:	2300      	movs	r3, #0
 8005916:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	f383 8811 	msr	BASEPRI, r3
}
 800591e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr
 800592c:	20000044 	.word	0x20000044

08005930 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005930:	f3ef 8009 	mrs	r0, PSP
 8005934:	f3bf 8f6f 	isb	sy
 8005938:	4b15      	ldr	r3, [pc, #84]	@ (8005990 <pxCurrentTCBConst>)
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	f01e 0f10 	tst.w	lr, #16
 8005940:	bf08      	it	eq
 8005942:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005946:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800594a:	6010      	str	r0, [r2, #0]
 800594c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005950:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005954:	f380 8811 	msr	BASEPRI, r0
 8005958:	f3bf 8f4f 	dsb	sy
 800595c:	f3bf 8f6f 	isb	sy
 8005960:	f7fe ff9c 	bl	800489c <vTaskSwitchContext>
 8005964:	f04f 0000 	mov.w	r0, #0
 8005968:	f380 8811 	msr	BASEPRI, r0
 800596c:	bc09      	pop	{r0, r3}
 800596e:	6819      	ldr	r1, [r3, #0]
 8005970:	6808      	ldr	r0, [r1, #0]
 8005972:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005976:	f01e 0f10 	tst.w	lr, #16
 800597a:	bf08      	it	eq
 800597c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005980:	f380 8809 	msr	PSP, r0
 8005984:	f3bf 8f6f 	isb	sy
 8005988:	4770      	bx	lr
 800598a:	bf00      	nop
 800598c:	f3af 8000 	nop.w

08005990 <pxCurrentTCBConst>:
 8005990:	2000097c 	.word	0x2000097c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005994:	bf00      	nop
 8005996:	bf00      	nop

08005998 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
	__asm volatile
 800599e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059a2:	f383 8811 	msr	BASEPRI, r3
 80059a6:	f3bf 8f6f 	isb	sy
 80059aa:	f3bf 8f4f 	dsb	sy
 80059ae:	607b      	str	r3, [r7, #4]
}
 80059b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80059b2:	f7fe feb9 	bl	8004728 <xTaskIncrementTick>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d003      	beq.n	80059c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80059bc:	4b06      	ldr	r3, [pc, #24]	@ (80059d8 <xPortSysTickHandler+0x40>)
 80059be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059c2:	601a      	str	r2, [r3, #0]
 80059c4:	2300      	movs	r3, #0
 80059c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	f383 8811 	msr	BASEPRI, r3
}
 80059ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80059d0:	bf00      	nop
 80059d2:	3708      	adds	r7, #8
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}
 80059d8:	e000ed04 	.word	0xe000ed04

080059dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80059dc:	b480      	push	{r7}
 80059de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80059e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005a10 <vPortSetupTimerInterrupt+0x34>)
 80059e2:	2200      	movs	r2, #0
 80059e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80059e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005a14 <vPortSetupTimerInterrupt+0x38>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80059ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005a18 <vPortSetupTimerInterrupt+0x3c>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a0a      	ldr	r2, [pc, #40]	@ (8005a1c <vPortSetupTimerInterrupt+0x40>)
 80059f2:	fba2 2303 	umull	r2, r3, r2, r3
 80059f6:	099b      	lsrs	r3, r3, #6
 80059f8:	4a09      	ldr	r2, [pc, #36]	@ (8005a20 <vPortSetupTimerInterrupt+0x44>)
 80059fa:	3b01      	subs	r3, #1
 80059fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80059fe:	4b04      	ldr	r3, [pc, #16]	@ (8005a10 <vPortSetupTimerInterrupt+0x34>)
 8005a00:	2207      	movs	r2, #7
 8005a02:	601a      	str	r2, [r3, #0]
}
 8005a04:	bf00      	nop
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr
 8005a0e:	bf00      	nop
 8005a10:	e000e010 	.word	0xe000e010
 8005a14:	e000e018 	.word	0xe000e018
 8005a18:	20000038 	.word	0x20000038
 8005a1c:	10624dd3 	.word	0x10624dd3
 8005a20:	e000e014 	.word	0xe000e014

08005a24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005a24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005a34 <vPortEnableVFP+0x10>
 8005a28:	6801      	ldr	r1, [r0, #0]
 8005a2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005a2e:	6001      	str	r1, [r0, #0]
 8005a30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005a32:	bf00      	nop
 8005a34:	e000ed88 	.word	0xe000ed88

08005a38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005a38:	b480      	push	{r7}
 8005a3a:	b085      	sub	sp, #20
 8005a3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005a3e:	f3ef 8305 	mrs	r3, IPSR
 8005a42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2b0f      	cmp	r3, #15
 8005a48:	d915      	bls.n	8005a76 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005a4a:	4a18      	ldr	r2, [pc, #96]	@ (8005aac <vPortValidateInterruptPriority+0x74>)
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	4413      	add	r3, r2
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005a54:	4b16      	ldr	r3, [pc, #88]	@ (8005ab0 <vPortValidateInterruptPriority+0x78>)
 8005a56:	781b      	ldrb	r3, [r3, #0]
 8005a58:	7afa      	ldrb	r2, [r7, #11]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d20b      	bcs.n	8005a76 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a62:	f383 8811 	msr	BASEPRI, r3
 8005a66:	f3bf 8f6f 	isb	sy
 8005a6a:	f3bf 8f4f 	dsb	sy
 8005a6e:	607b      	str	r3, [r7, #4]
}
 8005a70:	bf00      	nop
 8005a72:	bf00      	nop
 8005a74:	e7fd      	b.n	8005a72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005a76:	4b0f      	ldr	r3, [pc, #60]	@ (8005ab4 <vPortValidateInterruptPriority+0x7c>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8005ab8 <vPortValidateInterruptPriority+0x80>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d90b      	bls.n	8005a9e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8a:	f383 8811 	msr	BASEPRI, r3
 8005a8e:	f3bf 8f6f 	isb	sy
 8005a92:	f3bf 8f4f 	dsb	sy
 8005a96:	603b      	str	r3, [r7, #0]
}
 8005a98:	bf00      	nop
 8005a9a:	bf00      	nop
 8005a9c:	e7fd      	b.n	8005a9a <vPortValidateInterruptPriority+0x62>
	}
 8005a9e:	bf00      	nop
 8005aa0:	3714      	adds	r7, #20
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	e000e3f0 	.word	0xe000e3f0
 8005ab0:	20000fa8 	.word	0x20000fa8
 8005ab4:	e000ed0c 	.word	0xe000ed0c
 8005ab8:	20000fac 	.word	0x20000fac

08005abc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b08a      	sub	sp, #40	@ 0x28
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005ac8:	f7fe fd72 	bl	80045b0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005acc:	4b5c      	ldr	r3, [pc, #368]	@ (8005c40 <pvPortMalloc+0x184>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d101      	bne.n	8005ad8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005ad4:	f000 f924 	bl	8005d20 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005ad8:	4b5a      	ldr	r3, [pc, #360]	@ (8005c44 <pvPortMalloc+0x188>)
 8005ada:	681a      	ldr	r2, [r3, #0]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4013      	ands	r3, r2
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	f040 8095 	bne.w	8005c10 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d01e      	beq.n	8005b2a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005aec:	2208      	movs	r2, #8
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4413      	add	r3, r2
 8005af2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f003 0307 	and.w	r3, r3, #7
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d015      	beq.n	8005b2a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f023 0307 	bic.w	r3, r3, #7
 8005b04:	3308      	adds	r3, #8
 8005b06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f003 0307 	and.w	r3, r3, #7
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00b      	beq.n	8005b2a <pvPortMalloc+0x6e>
	__asm volatile
 8005b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b16:	f383 8811 	msr	BASEPRI, r3
 8005b1a:	f3bf 8f6f 	isb	sy
 8005b1e:	f3bf 8f4f 	dsb	sy
 8005b22:	617b      	str	r3, [r7, #20]
}
 8005b24:	bf00      	nop
 8005b26:	bf00      	nop
 8005b28:	e7fd      	b.n	8005b26 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d06f      	beq.n	8005c10 <pvPortMalloc+0x154>
 8005b30:	4b45      	ldr	r3, [pc, #276]	@ (8005c48 <pvPortMalloc+0x18c>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	687a      	ldr	r2, [r7, #4]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d86a      	bhi.n	8005c10 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005b3a:	4b44      	ldr	r3, [pc, #272]	@ (8005c4c <pvPortMalloc+0x190>)
 8005b3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005b3e:	4b43      	ldr	r3, [pc, #268]	@ (8005c4c <pvPortMalloc+0x190>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b44:	e004      	b.n	8005b50 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d903      	bls.n	8005b62 <pvPortMalloc+0xa6>
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1f1      	bne.n	8005b46 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005b62:	4b37      	ldr	r3, [pc, #220]	@ (8005c40 <pvPortMalloc+0x184>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d051      	beq.n	8005c10 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005b6c:	6a3b      	ldr	r3, [r7, #32]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2208      	movs	r2, #8
 8005b72:	4413      	add	r3, r2
 8005b74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	6a3b      	ldr	r3, [r7, #32]
 8005b7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b80:	685a      	ldr	r2, [r3, #4]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	1ad2      	subs	r2, r2, r3
 8005b86:	2308      	movs	r3, #8
 8005b88:	005b      	lsls	r3, r3, #1
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d920      	bls.n	8005bd0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005b8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4413      	add	r3, r2
 8005b94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	f003 0307 	and.w	r3, r3, #7
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d00b      	beq.n	8005bb8 <pvPortMalloc+0xfc>
	__asm volatile
 8005ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba4:	f383 8811 	msr	BASEPRI, r3
 8005ba8:	f3bf 8f6f 	isb	sy
 8005bac:	f3bf 8f4f 	dsb	sy
 8005bb0:	613b      	str	r3, [r7, #16]
}
 8005bb2:	bf00      	nop
 8005bb4:	bf00      	nop
 8005bb6:	e7fd      	b.n	8005bb4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bba:	685a      	ldr	r2, [r3, #4]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	1ad2      	subs	r2, r2, r3
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005bca:	69b8      	ldr	r0, [r7, #24]
 8005bcc:	f000 f90a 	bl	8005de4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005bd0:	4b1d      	ldr	r3, [pc, #116]	@ (8005c48 <pvPortMalloc+0x18c>)
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	4a1b      	ldr	r2, [pc, #108]	@ (8005c48 <pvPortMalloc+0x18c>)
 8005bdc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005bde:	4b1a      	ldr	r3, [pc, #104]	@ (8005c48 <pvPortMalloc+0x18c>)
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	4b1b      	ldr	r3, [pc, #108]	@ (8005c50 <pvPortMalloc+0x194>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d203      	bcs.n	8005bf2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005bea:	4b17      	ldr	r3, [pc, #92]	@ (8005c48 <pvPortMalloc+0x18c>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a18      	ldr	r2, [pc, #96]	@ (8005c50 <pvPortMalloc+0x194>)
 8005bf0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf4:	685a      	ldr	r2, [r3, #4]
 8005bf6:	4b13      	ldr	r3, [pc, #76]	@ (8005c44 <pvPortMalloc+0x188>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	431a      	orrs	r2, r3
 8005bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c02:	2200      	movs	r2, #0
 8005c04:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005c06:	4b13      	ldr	r3, [pc, #76]	@ (8005c54 <pvPortMalloc+0x198>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	4a11      	ldr	r2, [pc, #68]	@ (8005c54 <pvPortMalloc+0x198>)
 8005c0e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005c10:	f7fe fcdc 	bl	80045cc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	f003 0307 	and.w	r3, r3, #7
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00b      	beq.n	8005c36 <pvPortMalloc+0x17a>
	__asm volatile
 8005c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c22:	f383 8811 	msr	BASEPRI, r3
 8005c26:	f3bf 8f6f 	isb	sy
 8005c2a:	f3bf 8f4f 	dsb	sy
 8005c2e:	60fb      	str	r3, [r7, #12]
}
 8005c30:	bf00      	nop
 8005c32:	bf00      	nop
 8005c34:	e7fd      	b.n	8005c32 <pvPortMalloc+0x176>
	return pvReturn;
 8005c36:	69fb      	ldr	r3, [r7, #28]
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3728      	adds	r7, #40	@ 0x28
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	20004bb8 	.word	0x20004bb8
 8005c44:	20004bcc 	.word	0x20004bcc
 8005c48:	20004bbc 	.word	0x20004bbc
 8005c4c:	20004bb0 	.word	0x20004bb0
 8005c50:	20004bc0 	.word	0x20004bc0
 8005c54:	20004bc4 	.word	0x20004bc4

08005c58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b086      	sub	sp, #24
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d04f      	beq.n	8005d0a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005c6a:	2308      	movs	r3, #8
 8005c6c:	425b      	negs	r3, r3
 8005c6e:	697a      	ldr	r2, [r7, #20]
 8005c70:	4413      	add	r3, r2
 8005c72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	685a      	ldr	r2, [r3, #4]
 8005c7c:	4b25      	ldr	r3, [pc, #148]	@ (8005d14 <vPortFree+0xbc>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4013      	ands	r3, r2
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d10b      	bne.n	8005c9e <vPortFree+0x46>
	__asm volatile
 8005c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c8a:	f383 8811 	msr	BASEPRI, r3
 8005c8e:	f3bf 8f6f 	isb	sy
 8005c92:	f3bf 8f4f 	dsb	sy
 8005c96:	60fb      	str	r3, [r7, #12]
}
 8005c98:	bf00      	nop
 8005c9a:	bf00      	nop
 8005c9c:	e7fd      	b.n	8005c9a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d00b      	beq.n	8005cbe <vPortFree+0x66>
	__asm volatile
 8005ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005caa:	f383 8811 	msr	BASEPRI, r3
 8005cae:	f3bf 8f6f 	isb	sy
 8005cb2:	f3bf 8f4f 	dsb	sy
 8005cb6:	60bb      	str	r3, [r7, #8]
}
 8005cb8:	bf00      	nop
 8005cba:	bf00      	nop
 8005cbc:	e7fd      	b.n	8005cba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	685a      	ldr	r2, [r3, #4]
 8005cc2:	4b14      	ldr	r3, [pc, #80]	@ (8005d14 <vPortFree+0xbc>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d01e      	beq.n	8005d0a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d11a      	bne.n	8005d0a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	685a      	ldr	r2, [r3, #4]
 8005cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8005d14 <vPortFree+0xbc>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	43db      	mvns	r3, r3
 8005cde:	401a      	ands	r2, r3
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005ce4:	f7fe fc64 	bl	80045b0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	685a      	ldr	r2, [r3, #4]
 8005cec:	4b0a      	ldr	r3, [pc, #40]	@ (8005d18 <vPortFree+0xc0>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4413      	add	r3, r2
 8005cf2:	4a09      	ldr	r2, [pc, #36]	@ (8005d18 <vPortFree+0xc0>)
 8005cf4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005cf6:	6938      	ldr	r0, [r7, #16]
 8005cf8:	f000 f874 	bl	8005de4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005cfc:	4b07      	ldr	r3, [pc, #28]	@ (8005d1c <vPortFree+0xc4>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	3301      	adds	r3, #1
 8005d02:	4a06      	ldr	r2, [pc, #24]	@ (8005d1c <vPortFree+0xc4>)
 8005d04:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005d06:	f7fe fc61 	bl	80045cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005d0a:	bf00      	nop
 8005d0c:	3718      	adds	r7, #24
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	20004bcc 	.word	0x20004bcc
 8005d18:	20004bbc 	.word	0x20004bbc
 8005d1c:	20004bc8 	.word	0x20004bc8

08005d20 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005d20:	b480      	push	{r7}
 8005d22:	b085      	sub	sp, #20
 8005d24:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005d26:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005d2a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005d2c:	4b27      	ldr	r3, [pc, #156]	@ (8005dcc <prvHeapInit+0xac>)
 8005d2e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f003 0307 	and.w	r3, r3, #7
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00c      	beq.n	8005d54 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	3307      	adds	r3, #7
 8005d3e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f023 0307 	bic.w	r3, r3, #7
 8005d46:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005d48:	68ba      	ldr	r2, [r7, #8]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	1ad3      	subs	r3, r2, r3
 8005d4e:	4a1f      	ldr	r2, [pc, #124]	@ (8005dcc <prvHeapInit+0xac>)
 8005d50:	4413      	add	r3, r2
 8005d52:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005d58:	4a1d      	ldr	r2, [pc, #116]	@ (8005dd0 <prvHeapInit+0xb0>)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005d5e:	4b1c      	ldr	r3, [pc, #112]	@ (8005dd0 <prvHeapInit+0xb0>)
 8005d60:	2200      	movs	r2, #0
 8005d62:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	68ba      	ldr	r2, [r7, #8]
 8005d68:	4413      	add	r3, r2
 8005d6a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005d6c:	2208      	movs	r2, #8
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	1a9b      	subs	r3, r3, r2
 8005d72:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f023 0307 	bic.w	r3, r3, #7
 8005d7a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	4a15      	ldr	r2, [pc, #84]	@ (8005dd4 <prvHeapInit+0xb4>)
 8005d80:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005d82:	4b14      	ldr	r3, [pc, #80]	@ (8005dd4 <prvHeapInit+0xb4>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2200      	movs	r2, #0
 8005d88:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005d8a:	4b12      	ldr	r3, [pc, #72]	@ (8005dd4 <prvHeapInit+0xb4>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	1ad2      	subs	r2, r2, r3
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005da0:	4b0c      	ldr	r3, [pc, #48]	@ (8005dd4 <prvHeapInit+0xb4>)
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	4a0a      	ldr	r2, [pc, #40]	@ (8005dd8 <prvHeapInit+0xb8>)
 8005dae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	4a09      	ldr	r2, [pc, #36]	@ (8005ddc <prvHeapInit+0xbc>)
 8005db6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005db8:	4b09      	ldr	r3, [pc, #36]	@ (8005de0 <prvHeapInit+0xc0>)
 8005dba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005dbe:	601a      	str	r2, [r3, #0]
}
 8005dc0:	bf00      	nop
 8005dc2:	3714      	adds	r7, #20
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr
 8005dcc:	20000fb0 	.word	0x20000fb0
 8005dd0:	20004bb0 	.word	0x20004bb0
 8005dd4:	20004bb8 	.word	0x20004bb8
 8005dd8:	20004bc0 	.word	0x20004bc0
 8005ddc:	20004bbc 	.word	0x20004bbc
 8005de0:	20004bcc 	.word	0x20004bcc

08005de4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005de4:	b480      	push	{r7}
 8005de6:	b085      	sub	sp, #20
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005dec:	4b28      	ldr	r3, [pc, #160]	@ (8005e90 <prvInsertBlockIntoFreeList+0xac>)
 8005dee:	60fb      	str	r3, [r7, #12]
 8005df0:	e002      	b.n	8005df8 <prvInsertBlockIntoFreeList+0x14>
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	60fb      	str	r3, [r7, #12]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d8f7      	bhi.n	8005df2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	68ba      	ldr	r2, [r7, #8]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d108      	bne.n	8005e26 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	685a      	ldr	r2, [r3, #4]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	441a      	add	r2, r3
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	68ba      	ldr	r2, [r7, #8]
 8005e30:	441a      	add	r2, r3
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d118      	bne.n	8005e6c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	4b15      	ldr	r3, [pc, #84]	@ (8005e94 <prvInsertBlockIntoFreeList+0xb0>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d00d      	beq.n	8005e62 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685a      	ldr	r2, [r3, #4]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	441a      	add	r2, r3
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	601a      	str	r2, [r3, #0]
 8005e60:	e008      	b.n	8005e74 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005e62:	4b0c      	ldr	r3, [pc, #48]	@ (8005e94 <prvInsertBlockIntoFreeList+0xb0>)
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	601a      	str	r2, [r3, #0]
 8005e6a:	e003      	b.n	8005e74 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005e74:	68fa      	ldr	r2, [r7, #12]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d002      	beq.n	8005e82 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e82:	bf00      	nop
 8005e84:	3714      	adds	r7, #20
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr
 8005e8e:	bf00      	nop
 8005e90:	20004bb0 	.word	0x20004bb0
 8005e94:	20004bb8 	.word	0x20004bb8

08005e98 <sniprintf>:
 8005e98:	b40c      	push	{r2, r3}
 8005e9a:	b530      	push	{r4, r5, lr}
 8005e9c:	4b17      	ldr	r3, [pc, #92]	@ (8005efc <sniprintf+0x64>)
 8005e9e:	1e0c      	subs	r4, r1, #0
 8005ea0:	681d      	ldr	r5, [r3, #0]
 8005ea2:	b09d      	sub	sp, #116	@ 0x74
 8005ea4:	da08      	bge.n	8005eb8 <sniprintf+0x20>
 8005ea6:	238b      	movs	r3, #139	@ 0x8b
 8005ea8:	602b      	str	r3, [r5, #0]
 8005eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8005eae:	b01d      	add	sp, #116	@ 0x74
 8005eb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005eb4:	b002      	add	sp, #8
 8005eb6:	4770      	bx	lr
 8005eb8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005ebc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005ec0:	bf14      	ite	ne
 8005ec2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005ec6:	4623      	moveq	r3, r4
 8005ec8:	9304      	str	r3, [sp, #16]
 8005eca:	9307      	str	r3, [sp, #28]
 8005ecc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005ed0:	9002      	str	r0, [sp, #8]
 8005ed2:	9006      	str	r0, [sp, #24]
 8005ed4:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005ed8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005eda:	ab21      	add	r3, sp, #132	@ 0x84
 8005edc:	a902      	add	r1, sp, #8
 8005ede:	4628      	mov	r0, r5
 8005ee0:	9301      	str	r3, [sp, #4]
 8005ee2:	f000 f9f9 	bl	80062d8 <_svfiprintf_r>
 8005ee6:	1c43      	adds	r3, r0, #1
 8005ee8:	bfbc      	itt	lt
 8005eea:	238b      	movlt	r3, #139	@ 0x8b
 8005eec:	602b      	strlt	r3, [r5, #0]
 8005eee:	2c00      	cmp	r4, #0
 8005ef0:	d0dd      	beq.n	8005eae <sniprintf+0x16>
 8005ef2:	9b02      	ldr	r3, [sp, #8]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	701a      	strb	r2, [r3, #0]
 8005ef8:	e7d9      	b.n	8005eae <sniprintf+0x16>
 8005efa:	bf00      	nop
 8005efc:	20000048 	.word	0x20000048

08005f00 <memset>:
 8005f00:	4402      	add	r2, r0
 8005f02:	4603      	mov	r3, r0
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d100      	bne.n	8005f0a <memset+0xa>
 8005f08:	4770      	bx	lr
 8005f0a:	f803 1b01 	strb.w	r1, [r3], #1
 8005f0e:	e7f9      	b.n	8005f04 <memset+0x4>

08005f10 <_reclaim_reent>:
 8005f10:	4b29      	ldr	r3, [pc, #164]	@ (8005fb8 <_reclaim_reent+0xa8>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4283      	cmp	r3, r0
 8005f16:	b570      	push	{r4, r5, r6, lr}
 8005f18:	4604      	mov	r4, r0
 8005f1a:	d04b      	beq.n	8005fb4 <_reclaim_reent+0xa4>
 8005f1c:	69c3      	ldr	r3, [r0, #28]
 8005f1e:	b1ab      	cbz	r3, 8005f4c <_reclaim_reent+0x3c>
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	b16b      	cbz	r3, 8005f40 <_reclaim_reent+0x30>
 8005f24:	2500      	movs	r5, #0
 8005f26:	69e3      	ldr	r3, [r4, #28]
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	5959      	ldr	r1, [r3, r5]
 8005f2c:	2900      	cmp	r1, #0
 8005f2e:	d13b      	bne.n	8005fa8 <_reclaim_reent+0x98>
 8005f30:	3504      	adds	r5, #4
 8005f32:	2d80      	cmp	r5, #128	@ 0x80
 8005f34:	d1f7      	bne.n	8005f26 <_reclaim_reent+0x16>
 8005f36:	69e3      	ldr	r3, [r4, #28]
 8005f38:	4620      	mov	r0, r4
 8005f3a:	68d9      	ldr	r1, [r3, #12]
 8005f3c:	f000 f878 	bl	8006030 <_free_r>
 8005f40:	69e3      	ldr	r3, [r4, #28]
 8005f42:	6819      	ldr	r1, [r3, #0]
 8005f44:	b111      	cbz	r1, 8005f4c <_reclaim_reent+0x3c>
 8005f46:	4620      	mov	r0, r4
 8005f48:	f000 f872 	bl	8006030 <_free_r>
 8005f4c:	6961      	ldr	r1, [r4, #20]
 8005f4e:	b111      	cbz	r1, 8005f56 <_reclaim_reent+0x46>
 8005f50:	4620      	mov	r0, r4
 8005f52:	f000 f86d 	bl	8006030 <_free_r>
 8005f56:	69e1      	ldr	r1, [r4, #28]
 8005f58:	b111      	cbz	r1, 8005f60 <_reclaim_reent+0x50>
 8005f5a:	4620      	mov	r0, r4
 8005f5c:	f000 f868 	bl	8006030 <_free_r>
 8005f60:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005f62:	b111      	cbz	r1, 8005f6a <_reclaim_reent+0x5a>
 8005f64:	4620      	mov	r0, r4
 8005f66:	f000 f863 	bl	8006030 <_free_r>
 8005f6a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f6c:	b111      	cbz	r1, 8005f74 <_reclaim_reent+0x64>
 8005f6e:	4620      	mov	r0, r4
 8005f70:	f000 f85e 	bl	8006030 <_free_r>
 8005f74:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005f76:	b111      	cbz	r1, 8005f7e <_reclaim_reent+0x6e>
 8005f78:	4620      	mov	r0, r4
 8005f7a:	f000 f859 	bl	8006030 <_free_r>
 8005f7e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005f80:	b111      	cbz	r1, 8005f88 <_reclaim_reent+0x78>
 8005f82:	4620      	mov	r0, r4
 8005f84:	f000 f854 	bl	8006030 <_free_r>
 8005f88:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005f8a:	b111      	cbz	r1, 8005f92 <_reclaim_reent+0x82>
 8005f8c:	4620      	mov	r0, r4
 8005f8e:	f000 f84f 	bl	8006030 <_free_r>
 8005f92:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005f94:	b111      	cbz	r1, 8005f9c <_reclaim_reent+0x8c>
 8005f96:	4620      	mov	r0, r4
 8005f98:	f000 f84a 	bl	8006030 <_free_r>
 8005f9c:	6a23      	ldr	r3, [r4, #32]
 8005f9e:	b14b      	cbz	r3, 8005fb4 <_reclaim_reent+0xa4>
 8005fa0:	4620      	mov	r0, r4
 8005fa2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005fa6:	4718      	bx	r3
 8005fa8:	680e      	ldr	r6, [r1, #0]
 8005faa:	4620      	mov	r0, r4
 8005fac:	f000 f840 	bl	8006030 <_free_r>
 8005fb0:	4631      	mov	r1, r6
 8005fb2:	e7bb      	b.n	8005f2c <_reclaim_reent+0x1c>
 8005fb4:	bd70      	pop	{r4, r5, r6, pc}
 8005fb6:	bf00      	nop
 8005fb8:	20000048 	.word	0x20000048

08005fbc <__errno>:
 8005fbc:	4b01      	ldr	r3, [pc, #4]	@ (8005fc4 <__errno+0x8>)
 8005fbe:	6818      	ldr	r0, [r3, #0]
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop
 8005fc4:	20000048 	.word	0x20000048

08005fc8 <__libc_init_array>:
 8005fc8:	b570      	push	{r4, r5, r6, lr}
 8005fca:	4d0d      	ldr	r5, [pc, #52]	@ (8006000 <__libc_init_array+0x38>)
 8005fcc:	4c0d      	ldr	r4, [pc, #52]	@ (8006004 <__libc_init_array+0x3c>)
 8005fce:	1b64      	subs	r4, r4, r5
 8005fd0:	10a4      	asrs	r4, r4, #2
 8005fd2:	2600      	movs	r6, #0
 8005fd4:	42a6      	cmp	r6, r4
 8005fd6:	d109      	bne.n	8005fec <__libc_init_array+0x24>
 8005fd8:	4d0b      	ldr	r5, [pc, #44]	@ (8006008 <__libc_init_array+0x40>)
 8005fda:	4c0c      	ldr	r4, [pc, #48]	@ (800600c <__libc_init_array+0x44>)
 8005fdc:	f000 fc66 	bl	80068ac <_init>
 8005fe0:	1b64      	subs	r4, r4, r5
 8005fe2:	10a4      	asrs	r4, r4, #2
 8005fe4:	2600      	movs	r6, #0
 8005fe6:	42a6      	cmp	r6, r4
 8005fe8:	d105      	bne.n	8005ff6 <__libc_init_array+0x2e>
 8005fea:	bd70      	pop	{r4, r5, r6, pc}
 8005fec:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ff0:	4798      	blx	r3
 8005ff2:	3601      	adds	r6, #1
 8005ff4:	e7ee      	b.n	8005fd4 <__libc_init_array+0xc>
 8005ff6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ffa:	4798      	blx	r3
 8005ffc:	3601      	adds	r6, #1
 8005ffe:	e7f2      	b.n	8005fe6 <__libc_init_array+0x1e>
 8006000:	080069c4 	.word	0x080069c4
 8006004:	080069c4 	.word	0x080069c4
 8006008:	080069c4 	.word	0x080069c4
 800600c:	080069c8 	.word	0x080069c8

08006010 <__retarget_lock_acquire_recursive>:
 8006010:	4770      	bx	lr

08006012 <__retarget_lock_release_recursive>:
 8006012:	4770      	bx	lr

08006014 <memcpy>:
 8006014:	440a      	add	r2, r1
 8006016:	4291      	cmp	r1, r2
 8006018:	f100 33ff 	add.w	r3, r0, #4294967295
 800601c:	d100      	bne.n	8006020 <memcpy+0xc>
 800601e:	4770      	bx	lr
 8006020:	b510      	push	{r4, lr}
 8006022:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006026:	f803 4f01 	strb.w	r4, [r3, #1]!
 800602a:	4291      	cmp	r1, r2
 800602c:	d1f9      	bne.n	8006022 <memcpy+0xe>
 800602e:	bd10      	pop	{r4, pc}

08006030 <_free_r>:
 8006030:	b538      	push	{r3, r4, r5, lr}
 8006032:	4605      	mov	r5, r0
 8006034:	2900      	cmp	r1, #0
 8006036:	d041      	beq.n	80060bc <_free_r+0x8c>
 8006038:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800603c:	1f0c      	subs	r4, r1, #4
 800603e:	2b00      	cmp	r3, #0
 8006040:	bfb8      	it	lt
 8006042:	18e4      	addlt	r4, r4, r3
 8006044:	f000 f8e0 	bl	8006208 <__malloc_lock>
 8006048:	4a1d      	ldr	r2, [pc, #116]	@ (80060c0 <_free_r+0x90>)
 800604a:	6813      	ldr	r3, [r2, #0]
 800604c:	b933      	cbnz	r3, 800605c <_free_r+0x2c>
 800604e:	6063      	str	r3, [r4, #4]
 8006050:	6014      	str	r4, [r2, #0]
 8006052:	4628      	mov	r0, r5
 8006054:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006058:	f000 b8dc 	b.w	8006214 <__malloc_unlock>
 800605c:	42a3      	cmp	r3, r4
 800605e:	d908      	bls.n	8006072 <_free_r+0x42>
 8006060:	6820      	ldr	r0, [r4, #0]
 8006062:	1821      	adds	r1, r4, r0
 8006064:	428b      	cmp	r3, r1
 8006066:	bf01      	itttt	eq
 8006068:	6819      	ldreq	r1, [r3, #0]
 800606a:	685b      	ldreq	r3, [r3, #4]
 800606c:	1809      	addeq	r1, r1, r0
 800606e:	6021      	streq	r1, [r4, #0]
 8006070:	e7ed      	b.n	800604e <_free_r+0x1e>
 8006072:	461a      	mov	r2, r3
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	b10b      	cbz	r3, 800607c <_free_r+0x4c>
 8006078:	42a3      	cmp	r3, r4
 800607a:	d9fa      	bls.n	8006072 <_free_r+0x42>
 800607c:	6811      	ldr	r1, [r2, #0]
 800607e:	1850      	adds	r0, r2, r1
 8006080:	42a0      	cmp	r0, r4
 8006082:	d10b      	bne.n	800609c <_free_r+0x6c>
 8006084:	6820      	ldr	r0, [r4, #0]
 8006086:	4401      	add	r1, r0
 8006088:	1850      	adds	r0, r2, r1
 800608a:	4283      	cmp	r3, r0
 800608c:	6011      	str	r1, [r2, #0]
 800608e:	d1e0      	bne.n	8006052 <_free_r+0x22>
 8006090:	6818      	ldr	r0, [r3, #0]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	6053      	str	r3, [r2, #4]
 8006096:	4408      	add	r0, r1
 8006098:	6010      	str	r0, [r2, #0]
 800609a:	e7da      	b.n	8006052 <_free_r+0x22>
 800609c:	d902      	bls.n	80060a4 <_free_r+0x74>
 800609e:	230c      	movs	r3, #12
 80060a0:	602b      	str	r3, [r5, #0]
 80060a2:	e7d6      	b.n	8006052 <_free_r+0x22>
 80060a4:	6820      	ldr	r0, [r4, #0]
 80060a6:	1821      	adds	r1, r4, r0
 80060a8:	428b      	cmp	r3, r1
 80060aa:	bf04      	itt	eq
 80060ac:	6819      	ldreq	r1, [r3, #0]
 80060ae:	685b      	ldreq	r3, [r3, #4]
 80060b0:	6063      	str	r3, [r4, #4]
 80060b2:	bf04      	itt	eq
 80060b4:	1809      	addeq	r1, r1, r0
 80060b6:	6021      	streq	r1, [r4, #0]
 80060b8:	6054      	str	r4, [r2, #4]
 80060ba:	e7ca      	b.n	8006052 <_free_r+0x22>
 80060bc:	bd38      	pop	{r3, r4, r5, pc}
 80060be:	bf00      	nop
 80060c0:	20004d14 	.word	0x20004d14

080060c4 <sbrk_aligned>:
 80060c4:	b570      	push	{r4, r5, r6, lr}
 80060c6:	4e0f      	ldr	r6, [pc, #60]	@ (8006104 <sbrk_aligned+0x40>)
 80060c8:	460c      	mov	r4, r1
 80060ca:	6831      	ldr	r1, [r6, #0]
 80060cc:	4605      	mov	r5, r0
 80060ce:	b911      	cbnz	r1, 80060d6 <sbrk_aligned+0x12>
 80060d0:	f000 fba6 	bl	8006820 <_sbrk_r>
 80060d4:	6030      	str	r0, [r6, #0]
 80060d6:	4621      	mov	r1, r4
 80060d8:	4628      	mov	r0, r5
 80060da:	f000 fba1 	bl	8006820 <_sbrk_r>
 80060de:	1c43      	adds	r3, r0, #1
 80060e0:	d103      	bne.n	80060ea <sbrk_aligned+0x26>
 80060e2:	f04f 34ff 	mov.w	r4, #4294967295
 80060e6:	4620      	mov	r0, r4
 80060e8:	bd70      	pop	{r4, r5, r6, pc}
 80060ea:	1cc4      	adds	r4, r0, #3
 80060ec:	f024 0403 	bic.w	r4, r4, #3
 80060f0:	42a0      	cmp	r0, r4
 80060f2:	d0f8      	beq.n	80060e6 <sbrk_aligned+0x22>
 80060f4:	1a21      	subs	r1, r4, r0
 80060f6:	4628      	mov	r0, r5
 80060f8:	f000 fb92 	bl	8006820 <_sbrk_r>
 80060fc:	3001      	adds	r0, #1
 80060fe:	d1f2      	bne.n	80060e6 <sbrk_aligned+0x22>
 8006100:	e7ef      	b.n	80060e2 <sbrk_aligned+0x1e>
 8006102:	bf00      	nop
 8006104:	20004d10 	.word	0x20004d10

08006108 <_malloc_r>:
 8006108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800610c:	1ccd      	adds	r5, r1, #3
 800610e:	f025 0503 	bic.w	r5, r5, #3
 8006112:	3508      	adds	r5, #8
 8006114:	2d0c      	cmp	r5, #12
 8006116:	bf38      	it	cc
 8006118:	250c      	movcc	r5, #12
 800611a:	2d00      	cmp	r5, #0
 800611c:	4606      	mov	r6, r0
 800611e:	db01      	blt.n	8006124 <_malloc_r+0x1c>
 8006120:	42a9      	cmp	r1, r5
 8006122:	d904      	bls.n	800612e <_malloc_r+0x26>
 8006124:	230c      	movs	r3, #12
 8006126:	6033      	str	r3, [r6, #0]
 8006128:	2000      	movs	r0, #0
 800612a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800612e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006204 <_malloc_r+0xfc>
 8006132:	f000 f869 	bl	8006208 <__malloc_lock>
 8006136:	f8d8 3000 	ldr.w	r3, [r8]
 800613a:	461c      	mov	r4, r3
 800613c:	bb44      	cbnz	r4, 8006190 <_malloc_r+0x88>
 800613e:	4629      	mov	r1, r5
 8006140:	4630      	mov	r0, r6
 8006142:	f7ff ffbf 	bl	80060c4 <sbrk_aligned>
 8006146:	1c43      	adds	r3, r0, #1
 8006148:	4604      	mov	r4, r0
 800614a:	d158      	bne.n	80061fe <_malloc_r+0xf6>
 800614c:	f8d8 4000 	ldr.w	r4, [r8]
 8006150:	4627      	mov	r7, r4
 8006152:	2f00      	cmp	r7, #0
 8006154:	d143      	bne.n	80061de <_malloc_r+0xd6>
 8006156:	2c00      	cmp	r4, #0
 8006158:	d04b      	beq.n	80061f2 <_malloc_r+0xea>
 800615a:	6823      	ldr	r3, [r4, #0]
 800615c:	4639      	mov	r1, r7
 800615e:	4630      	mov	r0, r6
 8006160:	eb04 0903 	add.w	r9, r4, r3
 8006164:	f000 fb5c 	bl	8006820 <_sbrk_r>
 8006168:	4581      	cmp	r9, r0
 800616a:	d142      	bne.n	80061f2 <_malloc_r+0xea>
 800616c:	6821      	ldr	r1, [r4, #0]
 800616e:	1a6d      	subs	r5, r5, r1
 8006170:	4629      	mov	r1, r5
 8006172:	4630      	mov	r0, r6
 8006174:	f7ff ffa6 	bl	80060c4 <sbrk_aligned>
 8006178:	3001      	adds	r0, #1
 800617a:	d03a      	beq.n	80061f2 <_malloc_r+0xea>
 800617c:	6823      	ldr	r3, [r4, #0]
 800617e:	442b      	add	r3, r5
 8006180:	6023      	str	r3, [r4, #0]
 8006182:	f8d8 3000 	ldr.w	r3, [r8]
 8006186:	685a      	ldr	r2, [r3, #4]
 8006188:	bb62      	cbnz	r2, 80061e4 <_malloc_r+0xdc>
 800618a:	f8c8 7000 	str.w	r7, [r8]
 800618e:	e00f      	b.n	80061b0 <_malloc_r+0xa8>
 8006190:	6822      	ldr	r2, [r4, #0]
 8006192:	1b52      	subs	r2, r2, r5
 8006194:	d420      	bmi.n	80061d8 <_malloc_r+0xd0>
 8006196:	2a0b      	cmp	r2, #11
 8006198:	d917      	bls.n	80061ca <_malloc_r+0xc2>
 800619a:	1961      	adds	r1, r4, r5
 800619c:	42a3      	cmp	r3, r4
 800619e:	6025      	str	r5, [r4, #0]
 80061a0:	bf18      	it	ne
 80061a2:	6059      	strne	r1, [r3, #4]
 80061a4:	6863      	ldr	r3, [r4, #4]
 80061a6:	bf08      	it	eq
 80061a8:	f8c8 1000 	streq.w	r1, [r8]
 80061ac:	5162      	str	r2, [r4, r5]
 80061ae:	604b      	str	r3, [r1, #4]
 80061b0:	4630      	mov	r0, r6
 80061b2:	f000 f82f 	bl	8006214 <__malloc_unlock>
 80061b6:	f104 000b 	add.w	r0, r4, #11
 80061ba:	1d23      	adds	r3, r4, #4
 80061bc:	f020 0007 	bic.w	r0, r0, #7
 80061c0:	1ac2      	subs	r2, r0, r3
 80061c2:	bf1c      	itt	ne
 80061c4:	1a1b      	subne	r3, r3, r0
 80061c6:	50a3      	strne	r3, [r4, r2]
 80061c8:	e7af      	b.n	800612a <_malloc_r+0x22>
 80061ca:	6862      	ldr	r2, [r4, #4]
 80061cc:	42a3      	cmp	r3, r4
 80061ce:	bf0c      	ite	eq
 80061d0:	f8c8 2000 	streq.w	r2, [r8]
 80061d4:	605a      	strne	r2, [r3, #4]
 80061d6:	e7eb      	b.n	80061b0 <_malloc_r+0xa8>
 80061d8:	4623      	mov	r3, r4
 80061da:	6864      	ldr	r4, [r4, #4]
 80061dc:	e7ae      	b.n	800613c <_malloc_r+0x34>
 80061de:	463c      	mov	r4, r7
 80061e0:	687f      	ldr	r7, [r7, #4]
 80061e2:	e7b6      	b.n	8006152 <_malloc_r+0x4a>
 80061e4:	461a      	mov	r2, r3
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	42a3      	cmp	r3, r4
 80061ea:	d1fb      	bne.n	80061e4 <_malloc_r+0xdc>
 80061ec:	2300      	movs	r3, #0
 80061ee:	6053      	str	r3, [r2, #4]
 80061f0:	e7de      	b.n	80061b0 <_malloc_r+0xa8>
 80061f2:	230c      	movs	r3, #12
 80061f4:	6033      	str	r3, [r6, #0]
 80061f6:	4630      	mov	r0, r6
 80061f8:	f000 f80c 	bl	8006214 <__malloc_unlock>
 80061fc:	e794      	b.n	8006128 <_malloc_r+0x20>
 80061fe:	6005      	str	r5, [r0, #0]
 8006200:	e7d6      	b.n	80061b0 <_malloc_r+0xa8>
 8006202:	bf00      	nop
 8006204:	20004d14 	.word	0x20004d14

08006208 <__malloc_lock>:
 8006208:	4801      	ldr	r0, [pc, #4]	@ (8006210 <__malloc_lock+0x8>)
 800620a:	f7ff bf01 	b.w	8006010 <__retarget_lock_acquire_recursive>
 800620e:	bf00      	nop
 8006210:	20004d0c 	.word	0x20004d0c

08006214 <__malloc_unlock>:
 8006214:	4801      	ldr	r0, [pc, #4]	@ (800621c <__malloc_unlock+0x8>)
 8006216:	f7ff befc 	b.w	8006012 <__retarget_lock_release_recursive>
 800621a:	bf00      	nop
 800621c:	20004d0c 	.word	0x20004d0c

08006220 <__ssputs_r>:
 8006220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006224:	688e      	ldr	r6, [r1, #8]
 8006226:	461f      	mov	r7, r3
 8006228:	42be      	cmp	r6, r7
 800622a:	680b      	ldr	r3, [r1, #0]
 800622c:	4682      	mov	sl, r0
 800622e:	460c      	mov	r4, r1
 8006230:	4690      	mov	r8, r2
 8006232:	d82d      	bhi.n	8006290 <__ssputs_r+0x70>
 8006234:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006238:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800623c:	d026      	beq.n	800628c <__ssputs_r+0x6c>
 800623e:	6965      	ldr	r5, [r4, #20]
 8006240:	6909      	ldr	r1, [r1, #16]
 8006242:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006246:	eba3 0901 	sub.w	r9, r3, r1
 800624a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800624e:	1c7b      	adds	r3, r7, #1
 8006250:	444b      	add	r3, r9
 8006252:	106d      	asrs	r5, r5, #1
 8006254:	429d      	cmp	r5, r3
 8006256:	bf38      	it	cc
 8006258:	461d      	movcc	r5, r3
 800625a:	0553      	lsls	r3, r2, #21
 800625c:	d527      	bpl.n	80062ae <__ssputs_r+0x8e>
 800625e:	4629      	mov	r1, r5
 8006260:	f7ff ff52 	bl	8006108 <_malloc_r>
 8006264:	4606      	mov	r6, r0
 8006266:	b360      	cbz	r0, 80062c2 <__ssputs_r+0xa2>
 8006268:	6921      	ldr	r1, [r4, #16]
 800626a:	464a      	mov	r2, r9
 800626c:	f7ff fed2 	bl	8006014 <memcpy>
 8006270:	89a3      	ldrh	r3, [r4, #12]
 8006272:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006276:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800627a:	81a3      	strh	r3, [r4, #12]
 800627c:	6126      	str	r6, [r4, #16]
 800627e:	6165      	str	r5, [r4, #20]
 8006280:	444e      	add	r6, r9
 8006282:	eba5 0509 	sub.w	r5, r5, r9
 8006286:	6026      	str	r6, [r4, #0]
 8006288:	60a5      	str	r5, [r4, #8]
 800628a:	463e      	mov	r6, r7
 800628c:	42be      	cmp	r6, r7
 800628e:	d900      	bls.n	8006292 <__ssputs_r+0x72>
 8006290:	463e      	mov	r6, r7
 8006292:	6820      	ldr	r0, [r4, #0]
 8006294:	4632      	mov	r2, r6
 8006296:	4641      	mov	r1, r8
 8006298:	f000 faa8 	bl	80067ec <memmove>
 800629c:	68a3      	ldr	r3, [r4, #8]
 800629e:	1b9b      	subs	r3, r3, r6
 80062a0:	60a3      	str	r3, [r4, #8]
 80062a2:	6823      	ldr	r3, [r4, #0]
 80062a4:	4433      	add	r3, r6
 80062a6:	6023      	str	r3, [r4, #0]
 80062a8:	2000      	movs	r0, #0
 80062aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ae:	462a      	mov	r2, r5
 80062b0:	f000 fac6 	bl	8006840 <_realloc_r>
 80062b4:	4606      	mov	r6, r0
 80062b6:	2800      	cmp	r0, #0
 80062b8:	d1e0      	bne.n	800627c <__ssputs_r+0x5c>
 80062ba:	6921      	ldr	r1, [r4, #16]
 80062bc:	4650      	mov	r0, sl
 80062be:	f7ff feb7 	bl	8006030 <_free_r>
 80062c2:	230c      	movs	r3, #12
 80062c4:	f8ca 3000 	str.w	r3, [sl]
 80062c8:	89a3      	ldrh	r3, [r4, #12]
 80062ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062ce:	81a3      	strh	r3, [r4, #12]
 80062d0:	f04f 30ff 	mov.w	r0, #4294967295
 80062d4:	e7e9      	b.n	80062aa <__ssputs_r+0x8a>
	...

080062d8 <_svfiprintf_r>:
 80062d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062dc:	4698      	mov	r8, r3
 80062de:	898b      	ldrh	r3, [r1, #12]
 80062e0:	061b      	lsls	r3, r3, #24
 80062e2:	b09d      	sub	sp, #116	@ 0x74
 80062e4:	4607      	mov	r7, r0
 80062e6:	460d      	mov	r5, r1
 80062e8:	4614      	mov	r4, r2
 80062ea:	d510      	bpl.n	800630e <_svfiprintf_r+0x36>
 80062ec:	690b      	ldr	r3, [r1, #16]
 80062ee:	b973      	cbnz	r3, 800630e <_svfiprintf_r+0x36>
 80062f0:	2140      	movs	r1, #64	@ 0x40
 80062f2:	f7ff ff09 	bl	8006108 <_malloc_r>
 80062f6:	6028      	str	r0, [r5, #0]
 80062f8:	6128      	str	r0, [r5, #16]
 80062fa:	b930      	cbnz	r0, 800630a <_svfiprintf_r+0x32>
 80062fc:	230c      	movs	r3, #12
 80062fe:	603b      	str	r3, [r7, #0]
 8006300:	f04f 30ff 	mov.w	r0, #4294967295
 8006304:	b01d      	add	sp, #116	@ 0x74
 8006306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800630a:	2340      	movs	r3, #64	@ 0x40
 800630c:	616b      	str	r3, [r5, #20]
 800630e:	2300      	movs	r3, #0
 8006310:	9309      	str	r3, [sp, #36]	@ 0x24
 8006312:	2320      	movs	r3, #32
 8006314:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006318:	f8cd 800c 	str.w	r8, [sp, #12]
 800631c:	2330      	movs	r3, #48	@ 0x30
 800631e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80064bc <_svfiprintf_r+0x1e4>
 8006322:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006326:	f04f 0901 	mov.w	r9, #1
 800632a:	4623      	mov	r3, r4
 800632c:	469a      	mov	sl, r3
 800632e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006332:	b10a      	cbz	r2, 8006338 <_svfiprintf_r+0x60>
 8006334:	2a25      	cmp	r2, #37	@ 0x25
 8006336:	d1f9      	bne.n	800632c <_svfiprintf_r+0x54>
 8006338:	ebba 0b04 	subs.w	fp, sl, r4
 800633c:	d00b      	beq.n	8006356 <_svfiprintf_r+0x7e>
 800633e:	465b      	mov	r3, fp
 8006340:	4622      	mov	r2, r4
 8006342:	4629      	mov	r1, r5
 8006344:	4638      	mov	r0, r7
 8006346:	f7ff ff6b 	bl	8006220 <__ssputs_r>
 800634a:	3001      	adds	r0, #1
 800634c:	f000 80a7 	beq.w	800649e <_svfiprintf_r+0x1c6>
 8006350:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006352:	445a      	add	r2, fp
 8006354:	9209      	str	r2, [sp, #36]	@ 0x24
 8006356:	f89a 3000 	ldrb.w	r3, [sl]
 800635a:	2b00      	cmp	r3, #0
 800635c:	f000 809f 	beq.w	800649e <_svfiprintf_r+0x1c6>
 8006360:	2300      	movs	r3, #0
 8006362:	f04f 32ff 	mov.w	r2, #4294967295
 8006366:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800636a:	f10a 0a01 	add.w	sl, sl, #1
 800636e:	9304      	str	r3, [sp, #16]
 8006370:	9307      	str	r3, [sp, #28]
 8006372:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006376:	931a      	str	r3, [sp, #104]	@ 0x68
 8006378:	4654      	mov	r4, sl
 800637a:	2205      	movs	r2, #5
 800637c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006380:	484e      	ldr	r0, [pc, #312]	@ (80064bc <_svfiprintf_r+0x1e4>)
 8006382:	f7f9 ff35 	bl	80001f0 <memchr>
 8006386:	9a04      	ldr	r2, [sp, #16]
 8006388:	b9d8      	cbnz	r0, 80063c2 <_svfiprintf_r+0xea>
 800638a:	06d0      	lsls	r0, r2, #27
 800638c:	bf44      	itt	mi
 800638e:	2320      	movmi	r3, #32
 8006390:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006394:	0711      	lsls	r1, r2, #28
 8006396:	bf44      	itt	mi
 8006398:	232b      	movmi	r3, #43	@ 0x2b
 800639a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800639e:	f89a 3000 	ldrb.w	r3, [sl]
 80063a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80063a4:	d015      	beq.n	80063d2 <_svfiprintf_r+0xfa>
 80063a6:	9a07      	ldr	r2, [sp, #28]
 80063a8:	4654      	mov	r4, sl
 80063aa:	2000      	movs	r0, #0
 80063ac:	f04f 0c0a 	mov.w	ip, #10
 80063b0:	4621      	mov	r1, r4
 80063b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063b6:	3b30      	subs	r3, #48	@ 0x30
 80063b8:	2b09      	cmp	r3, #9
 80063ba:	d94b      	bls.n	8006454 <_svfiprintf_r+0x17c>
 80063bc:	b1b0      	cbz	r0, 80063ec <_svfiprintf_r+0x114>
 80063be:	9207      	str	r2, [sp, #28]
 80063c0:	e014      	b.n	80063ec <_svfiprintf_r+0x114>
 80063c2:	eba0 0308 	sub.w	r3, r0, r8
 80063c6:	fa09 f303 	lsl.w	r3, r9, r3
 80063ca:	4313      	orrs	r3, r2
 80063cc:	9304      	str	r3, [sp, #16]
 80063ce:	46a2      	mov	sl, r4
 80063d0:	e7d2      	b.n	8006378 <_svfiprintf_r+0xa0>
 80063d2:	9b03      	ldr	r3, [sp, #12]
 80063d4:	1d19      	adds	r1, r3, #4
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	9103      	str	r1, [sp, #12]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	bfbb      	ittet	lt
 80063de:	425b      	neglt	r3, r3
 80063e0:	f042 0202 	orrlt.w	r2, r2, #2
 80063e4:	9307      	strge	r3, [sp, #28]
 80063e6:	9307      	strlt	r3, [sp, #28]
 80063e8:	bfb8      	it	lt
 80063ea:	9204      	strlt	r2, [sp, #16]
 80063ec:	7823      	ldrb	r3, [r4, #0]
 80063ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80063f0:	d10a      	bne.n	8006408 <_svfiprintf_r+0x130>
 80063f2:	7863      	ldrb	r3, [r4, #1]
 80063f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80063f6:	d132      	bne.n	800645e <_svfiprintf_r+0x186>
 80063f8:	9b03      	ldr	r3, [sp, #12]
 80063fa:	1d1a      	adds	r2, r3, #4
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	9203      	str	r2, [sp, #12]
 8006400:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006404:	3402      	adds	r4, #2
 8006406:	9305      	str	r3, [sp, #20]
 8006408:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80064cc <_svfiprintf_r+0x1f4>
 800640c:	7821      	ldrb	r1, [r4, #0]
 800640e:	2203      	movs	r2, #3
 8006410:	4650      	mov	r0, sl
 8006412:	f7f9 feed 	bl	80001f0 <memchr>
 8006416:	b138      	cbz	r0, 8006428 <_svfiprintf_r+0x150>
 8006418:	9b04      	ldr	r3, [sp, #16]
 800641a:	eba0 000a 	sub.w	r0, r0, sl
 800641e:	2240      	movs	r2, #64	@ 0x40
 8006420:	4082      	lsls	r2, r0
 8006422:	4313      	orrs	r3, r2
 8006424:	3401      	adds	r4, #1
 8006426:	9304      	str	r3, [sp, #16]
 8006428:	f814 1b01 	ldrb.w	r1, [r4], #1
 800642c:	4824      	ldr	r0, [pc, #144]	@ (80064c0 <_svfiprintf_r+0x1e8>)
 800642e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006432:	2206      	movs	r2, #6
 8006434:	f7f9 fedc 	bl	80001f0 <memchr>
 8006438:	2800      	cmp	r0, #0
 800643a:	d036      	beq.n	80064aa <_svfiprintf_r+0x1d2>
 800643c:	4b21      	ldr	r3, [pc, #132]	@ (80064c4 <_svfiprintf_r+0x1ec>)
 800643e:	bb1b      	cbnz	r3, 8006488 <_svfiprintf_r+0x1b0>
 8006440:	9b03      	ldr	r3, [sp, #12]
 8006442:	3307      	adds	r3, #7
 8006444:	f023 0307 	bic.w	r3, r3, #7
 8006448:	3308      	adds	r3, #8
 800644a:	9303      	str	r3, [sp, #12]
 800644c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800644e:	4433      	add	r3, r6
 8006450:	9309      	str	r3, [sp, #36]	@ 0x24
 8006452:	e76a      	b.n	800632a <_svfiprintf_r+0x52>
 8006454:	fb0c 3202 	mla	r2, ip, r2, r3
 8006458:	460c      	mov	r4, r1
 800645a:	2001      	movs	r0, #1
 800645c:	e7a8      	b.n	80063b0 <_svfiprintf_r+0xd8>
 800645e:	2300      	movs	r3, #0
 8006460:	3401      	adds	r4, #1
 8006462:	9305      	str	r3, [sp, #20]
 8006464:	4619      	mov	r1, r3
 8006466:	f04f 0c0a 	mov.w	ip, #10
 800646a:	4620      	mov	r0, r4
 800646c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006470:	3a30      	subs	r2, #48	@ 0x30
 8006472:	2a09      	cmp	r2, #9
 8006474:	d903      	bls.n	800647e <_svfiprintf_r+0x1a6>
 8006476:	2b00      	cmp	r3, #0
 8006478:	d0c6      	beq.n	8006408 <_svfiprintf_r+0x130>
 800647a:	9105      	str	r1, [sp, #20]
 800647c:	e7c4      	b.n	8006408 <_svfiprintf_r+0x130>
 800647e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006482:	4604      	mov	r4, r0
 8006484:	2301      	movs	r3, #1
 8006486:	e7f0      	b.n	800646a <_svfiprintf_r+0x192>
 8006488:	ab03      	add	r3, sp, #12
 800648a:	9300      	str	r3, [sp, #0]
 800648c:	462a      	mov	r2, r5
 800648e:	4b0e      	ldr	r3, [pc, #56]	@ (80064c8 <_svfiprintf_r+0x1f0>)
 8006490:	a904      	add	r1, sp, #16
 8006492:	4638      	mov	r0, r7
 8006494:	f3af 8000 	nop.w
 8006498:	1c42      	adds	r2, r0, #1
 800649a:	4606      	mov	r6, r0
 800649c:	d1d6      	bne.n	800644c <_svfiprintf_r+0x174>
 800649e:	89ab      	ldrh	r3, [r5, #12]
 80064a0:	065b      	lsls	r3, r3, #25
 80064a2:	f53f af2d 	bmi.w	8006300 <_svfiprintf_r+0x28>
 80064a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80064a8:	e72c      	b.n	8006304 <_svfiprintf_r+0x2c>
 80064aa:	ab03      	add	r3, sp, #12
 80064ac:	9300      	str	r3, [sp, #0]
 80064ae:	462a      	mov	r2, r5
 80064b0:	4b05      	ldr	r3, [pc, #20]	@ (80064c8 <_svfiprintf_r+0x1f0>)
 80064b2:	a904      	add	r1, sp, #16
 80064b4:	4638      	mov	r0, r7
 80064b6:	f000 f879 	bl	80065ac <_printf_i>
 80064ba:	e7ed      	b.n	8006498 <_svfiprintf_r+0x1c0>
 80064bc:	08006988 	.word	0x08006988
 80064c0:	08006992 	.word	0x08006992
 80064c4:	00000000 	.word	0x00000000
 80064c8:	08006221 	.word	0x08006221
 80064cc:	0800698e 	.word	0x0800698e

080064d0 <_printf_common>:
 80064d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064d4:	4616      	mov	r6, r2
 80064d6:	4698      	mov	r8, r3
 80064d8:	688a      	ldr	r2, [r1, #8]
 80064da:	690b      	ldr	r3, [r1, #16]
 80064dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064e0:	4293      	cmp	r3, r2
 80064e2:	bfb8      	it	lt
 80064e4:	4613      	movlt	r3, r2
 80064e6:	6033      	str	r3, [r6, #0]
 80064e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80064ec:	4607      	mov	r7, r0
 80064ee:	460c      	mov	r4, r1
 80064f0:	b10a      	cbz	r2, 80064f6 <_printf_common+0x26>
 80064f2:	3301      	adds	r3, #1
 80064f4:	6033      	str	r3, [r6, #0]
 80064f6:	6823      	ldr	r3, [r4, #0]
 80064f8:	0699      	lsls	r1, r3, #26
 80064fa:	bf42      	ittt	mi
 80064fc:	6833      	ldrmi	r3, [r6, #0]
 80064fe:	3302      	addmi	r3, #2
 8006500:	6033      	strmi	r3, [r6, #0]
 8006502:	6825      	ldr	r5, [r4, #0]
 8006504:	f015 0506 	ands.w	r5, r5, #6
 8006508:	d106      	bne.n	8006518 <_printf_common+0x48>
 800650a:	f104 0a19 	add.w	sl, r4, #25
 800650e:	68e3      	ldr	r3, [r4, #12]
 8006510:	6832      	ldr	r2, [r6, #0]
 8006512:	1a9b      	subs	r3, r3, r2
 8006514:	42ab      	cmp	r3, r5
 8006516:	dc26      	bgt.n	8006566 <_printf_common+0x96>
 8006518:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800651c:	6822      	ldr	r2, [r4, #0]
 800651e:	3b00      	subs	r3, #0
 8006520:	bf18      	it	ne
 8006522:	2301      	movne	r3, #1
 8006524:	0692      	lsls	r2, r2, #26
 8006526:	d42b      	bmi.n	8006580 <_printf_common+0xb0>
 8006528:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800652c:	4641      	mov	r1, r8
 800652e:	4638      	mov	r0, r7
 8006530:	47c8      	blx	r9
 8006532:	3001      	adds	r0, #1
 8006534:	d01e      	beq.n	8006574 <_printf_common+0xa4>
 8006536:	6823      	ldr	r3, [r4, #0]
 8006538:	6922      	ldr	r2, [r4, #16]
 800653a:	f003 0306 	and.w	r3, r3, #6
 800653e:	2b04      	cmp	r3, #4
 8006540:	bf02      	ittt	eq
 8006542:	68e5      	ldreq	r5, [r4, #12]
 8006544:	6833      	ldreq	r3, [r6, #0]
 8006546:	1aed      	subeq	r5, r5, r3
 8006548:	68a3      	ldr	r3, [r4, #8]
 800654a:	bf0c      	ite	eq
 800654c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006550:	2500      	movne	r5, #0
 8006552:	4293      	cmp	r3, r2
 8006554:	bfc4      	itt	gt
 8006556:	1a9b      	subgt	r3, r3, r2
 8006558:	18ed      	addgt	r5, r5, r3
 800655a:	2600      	movs	r6, #0
 800655c:	341a      	adds	r4, #26
 800655e:	42b5      	cmp	r5, r6
 8006560:	d11a      	bne.n	8006598 <_printf_common+0xc8>
 8006562:	2000      	movs	r0, #0
 8006564:	e008      	b.n	8006578 <_printf_common+0xa8>
 8006566:	2301      	movs	r3, #1
 8006568:	4652      	mov	r2, sl
 800656a:	4641      	mov	r1, r8
 800656c:	4638      	mov	r0, r7
 800656e:	47c8      	blx	r9
 8006570:	3001      	adds	r0, #1
 8006572:	d103      	bne.n	800657c <_printf_common+0xac>
 8006574:	f04f 30ff 	mov.w	r0, #4294967295
 8006578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800657c:	3501      	adds	r5, #1
 800657e:	e7c6      	b.n	800650e <_printf_common+0x3e>
 8006580:	18e1      	adds	r1, r4, r3
 8006582:	1c5a      	adds	r2, r3, #1
 8006584:	2030      	movs	r0, #48	@ 0x30
 8006586:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800658a:	4422      	add	r2, r4
 800658c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006590:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006594:	3302      	adds	r3, #2
 8006596:	e7c7      	b.n	8006528 <_printf_common+0x58>
 8006598:	2301      	movs	r3, #1
 800659a:	4622      	mov	r2, r4
 800659c:	4641      	mov	r1, r8
 800659e:	4638      	mov	r0, r7
 80065a0:	47c8      	blx	r9
 80065a2:	3001      	adds	r0, #1
 80065a4:	d0e6      	beq.n	8006574 <_printf_common+0xa4>
 80065a6:	3601      	adds	r6, #1
 80065a8:	e7d9      	b.n	800655e <_printf_common+0x8e>
	...

080065ac <_printf_i>:
 80065ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065b0:	7e0f      	ldrb	r7, [r1, #24]
 80065b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80065b4:	2f78      	cmp	r7, #120	@ 0x78
 80065b6:	4691      	mov	r9, r2
 80065b8:	4680      	mov	r8, r0
 80065ba:	460c      	mov	r4, r1
 80065bc:	469a      	mov	sl, r3
 80065be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80065c2:	d807      	bhi.n	80065d4 <_printf_i+0x28>
 80065c4:	2f62      	cmp	r7, #98	@ 0x62
 80065c6:	d80a      	bhi.n	80065de <_printf_i+0x32>
 80065c8:	2f00      	cmp	r7, #0
 80065ca:	f000 80d2 	beq.w	8006772 <_printf_i+0x1c6>
 80065ce:	2f58      	cmp	r7, #88	@ 0x58
 80065d0:	f000 80b9 	beq.w	8006746 <_printf_i+0x19a>
 80065d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80065dc:	e03a      	b.n	8006654 <_printf_i+0xa8>
 80065de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80065e2:	2b15      	cmp	r3, #21
 80065e4:	d8f6      	bhi.n	80065d4 <_printf_i+0x28>
 80065e6:	a101      	add	r1, pc, #4	@ (adr r1, 80065ec <_printf_i+0x40>)
 80065e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065ec:	08006645 	.word	0x08006645
 80065f0:	08006659 	.word	0x08006659
 80065f4:	080065d5 	.word	0x080065d5
 80065f8:	080065d5 	.word	0x080065d5
 80065fc:	080065d5 	.word	0x080065d5
 8006600:	080065d5 	.word	0x080065d5
 8006604:	08006659 	.word	0x08006659
 8006608:	080065d5 	.word	0x080065d5
 800660c:	080065d5 	.word	0x080065d5
 8006610:	080065d5 	.word	0x080065d5
 8006614:	080065d5 	.word	0x080065d5
 8006618:	08006759 	.word	0x08006759
 800661c:	08006683 	.word	0x08006683
 8006620:	08006713 	.word	0x08006713
 8006624:	080065d5 	.word	0x080065d5
 8006628:	080065d5 	.word	0x080065d5
 800662c:	0800677b 	.word	0x0800677b
 8006630:	080065d5 	.word	0x080065d5
 8006634:	08006683 	.word	0x08006683
 8006638:	080065d5 	.word	0x080065d5
 800663c:	080065d5 	.word	0x080065d5
 8006640:	0800671b 	.word	0x0800671b
 8006644:	6833      	ldr	r3, [r6, #0]
 8006646:	1d1a      	adds	r2, r3, #4
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	6032      	str	r2, [r6, #0]
 800664c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006650:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006654:	2301      	movs	r3, #1
 8006656:	e09d      	b.n	8006794 <_printf_i+0x1e8>
 8006658:	6833      	ldr	r3, [r6, #0]
 800665a:	6820      	ldr	r0, [r4, #0]
 800665c:	1d19      	adds	r1, r3, #4
 800665e:	6031      	str	r1, [r6, #0]
 8006660:	0606      	lsls	r6, r0, #24
 8006662:	d501      	bpl.n	8006668 <_printf_i+0xbc>
 8006664:	681d      	ldr	r5, [r3, #0]
 8006666:	e003      	b.n	8006670 <_printf_i+0xc4>
 8006668:	0645      	lsls	r5, r0, #25
 800666a:	d5fb      	bpl.n	8006664 <_printf_i+0xb8>
 800666c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006670:	2d00      	cmp	r5, #0
 8006672:	da03      	bge.n	800667c <_printf_i+0xd0>
 8006674:	232d      	movs	r3, #45	@ 0x2d
 8006676:	426d      	negs	r5, r5
 8006678:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800667c:	4859      	ldr	r0, [pc, #356]	@ (80067e4 <_printf_i+0x238>)
 800667e:	230a      	movs	r3, #10
 8006680:	e011      	b.n	80066a6 <_printf_i+0xfa>
 8006682:	6821      	ldr	r1, [r4, #0]
 8006684:	6833      	ldr	r3, [r6, #0]
 8006686:	0608      	lsls	r0, r1, #24
 8006688:	f853 5b04 	ldr.w	r5, [r3], #4
 800668c:	d402      	bmi.n	8006694 <_printf_i+0xe8>
 800668e:	0649      	lsls	r1, r1, #25
 8006690:	bf48      	it	mi
 8006692:	b2ad      	uxthmi	r5, r5
 8006694:	2f6f      	cmp	r7, #111	@ 0x6f
 8006696:	4853      	ldr	r0, [pc, #332]	@ (80067e4 <_printf_i+0x238>)
 8006698:	6033      	str	r3, [r6, #0]
 800669a:	bf14      	ite	ne
 800669c:	230a      	movne	r3, #10
 800669e:	2308      	moveq	r3, #8
 80066a0:	2100      	movs	r1, #0
 80066a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80066a6:	6866      	ldr	r6, [r4, #4]
 80066a8:	60a6      	str	r6, [r4, #8]
 80066aa:	2e00      	cmp	r6, #0
 80066ac:	bfa2      	ittt	ge
 80066ae:	6821      	ldrge	r1, [r4, #0]
 80066b0:	f021 0104 	bicge.w	r1, r1, #4
 80066b4:	6021      	strge	r1, [r4, #0]
 80066b6:	b90d      	cbnz	r5, 80066bc <_printf_i+0x110>
 80066b8:	2e00      	cmp	r6, #0
 80066ba:	d04b      	beq.n	8006754 <_printf_i+0x1a8>
 80066bc:	4616      	mov	r6, r2
 80066be:	fbb5 f1f3 	udiv	r1, r5, r3
 80066c2:	fb03 5711 	mls	r7, r3, r1, r5
 80066c6:	5dc7      	ldrb	r7, [r0, r7]
 80066c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80066cc:	462f      	mov	r7, r5
 80066ce:	42bb      	cmp	r3, r7
 80066d0:	460d      	mov	r5, r1
 80066d2:	d9f4      	bls.n	80066be <_printf_i+0x112>
 80066d4:	2b08      	cmp	r3, #8
 80066d6:	d10b      	bne.n	80066f0 <_printf_i+0x144>
 80066d8:	6823      	ldr	r3, [r4, #0]
 80066da:	07df      	lsls	r7, r3, #31
 80066dc:	d508      	bpl.n	80066f0 <_printf_i+0x144>
 80066de:	6923      	ldr	r3, [r4, #16]
 80066e0:	6861      	ldr	r1, [r4, #4]
 80066e2:	4299      	cmp	r1, r3
 80066e4:	bfde      	ittt	le
 80066e6:	2330      	movle	r3, #48	@ 0x30
 80066e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80066ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80066f0:	1b92      	subs	r2, r2, r6
 80066f2:	6122      	str	r2, [r4, #16]
 80066f4:	f8cd a000 	str.w	sl, [sp]
 80066f8:	464b      	mov	r3, r9
 80066fa:	aa03      	add	r2, sp, #12
 80066fc:	4621      	mov	r1, r4
 80066fe:	4640      	mov	r0, r8
 8006700:	f7ff fee6 	bl	80064d0 <_printf_common>
 8006704:	3001      	adds	r0, #1
 8006706:	d14a      	bne.n	800679e <_printf_i+0x1f2>
 8006708:	f04f 30ff 	mov.w	r0, #4294967295
 800670c:	b004      	add	sp, #16
 800670e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006712:	6823      	ldr	r3, [r4, #0]
 8006714:	f043 0320 	orr.w	r3, r3, #32
 8006718:	6023      	str	r3, [r4, #0]
 800671a:	4833      	ldr	r0, [pc, #204]	@ (80067e8 <_printf_i+0x23c>)
 800671c:	2778      	movs	r7, #120	@ 0x78
 800671e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006722:	6823      	ldr	r3, [r4, #0]
 8006724:	6831      	ldr	r1, [r6, #0]
 8006726:	061f      	lsls	r7, r3, #24
 8006728:	f851 5b04 	ldr.w	r5, [r1], #4
 800672c:	d402      	bmi.n	8006734 <_printf_i+0x188>
 800672e:	065f      	lsls	r7, r3, #25
 8006730:	bf48      	it	mi
 8006732:	b2ad      	uxthmi	r5, r5
 8006734:	6031      	str	r1, [r6, #0]
 8006736:	07d9      	lsls	r1, r3, #31
 8006738:	bf44      	itt	mi
 800673a:	f043 0320 	orrmi.w	r3, r3, #32
 800673e:	6023      	strmi	r3, [r4, #0]
 8006740:	b11d      	cbz	r5, 800674a <_printf_i+0x19e>
 8006742:	2310      	movs	r3, #16
 8006744:	e7ac      	b.n	80066a0 <_printf_i+0xf4>
 8006746:	4827      	ldr	r0, [pc, #156]	@ (80067e4 <_printf_i+0x238>)
 8006748:	e7e9      	b.n	800671e <_printf_i+0x172>
 800674a:	6823      	ldr	r3, [r4, #0]
 800674c:	f023 0320 	bic.w	r3, r3, #32
 8006750:	6023      	str	r3, [r4, #0]
 8006752:	e7f6      	b.n	8006742 <_printf_i+0x196>
 8006754:	4616      	mov	r6, r2
 8006756:	e7bd      	b.n	80066d4 <_printf_i+0x128>
 8006758:	6833      	ldr	r3, [r6, #0]
 800675a:	6825      	ldr	r5, [r4, #0]
 800675c:	6961      	ldr	r1, [r4, #20]
 800675e:	1d18      	adds	r0, r3, #4
 8006760:	6030      	str	r0, [r6, #0]
 8006762:	062e      	lsls	r6, r5, #24
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	d501      	bpl.n	800676c <_printf_i+0x1c0>
 8006768:	6019      	str	r1, [r3, #0]
 800676a:	e002      	b.n	8006772 <_printf_i+0x1c6>
 800676c:	0668      	lsls	r0, r5, #25
 800676e:	d5fb      	bpl.n	8006768 <_printf_i+0x1bc>
 8006770:	8019      	strh	r1, [r3, #0]
 8006772:	2300      	movs	r3, #0
 8006774:	6123      	str	r3, [r4, #16]
 8006776:	4616      	mov	r6, r2
 8006778:	e7bc      	b.n	80066f4 <_printf_i+0x148>
 800677a:	6833      	ldr	r3, [r6, #0]
 800677c:	1d1a      	adds	r2, r3, #4
 800677e:	6032      	str	r2, [r6, #0]
 8006780:	681e      	ldr	r6, [r3, #0]
 8006782:	6862      	ldr	r2, [r4, #4]
 8006784:	2100      	movs	r1, #0
 8006786:	4630      	mov	r0, r6
 8006788:	f7f9 fd32 	bl	80001f0 <memchr>
 800678c:	b108      	cbz	r0, 8006792 <_printf_i+0x1e6>
 800678e:	1b80      	subs	r0, r0, r6
 8006790:	6060      	str	r0, [r4, #4]
 8006792:	6863      	ldr	r3, [r4, #4]
 8006794:	6123      	str	r3, [r4, #16]
 8006796:	2300      	movs	r3, #0
 8006798:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800679c:	e7aa      	b.n	80066f4 <_printf_i+0x148>
 800679e:	6923      	ldr	r3, [r4, #16]
 80067a0:	4632      	mov	r2, r6
 80067a2:	4649      	mov	r1, r9
 80067a4:	4640      	mov	r0, r8
 80067a6:	47d0      	blx	sl
 80067a8:	3001      	adds	r0, #1
 80067aa:	d0ad      	beq.n	8006708 <_printf_i+0x15c>
 80067ac:	6823      	ldr	r3, [r4, #0]
 80067ae:	079b      	lsls	r3, r3, #30
 80067b0:	d413      	bmi.n	80067da <_printf_i+0x22e>
 80067b2:	68e0      	ldr	r0, [r4, #12]
 80067b4:	9b03      	ldr	r3, [sp, #12]
 80067b6:	4298      	cmp	r0, r3
 80067b8:	bfb8      	it	lt
 80067ba:	4618      	movlt	r0, r3
 80067bc:	e7a6      	b.n	800670c <_printf_i+0x160>
 80067be:	2301      	movs	r3, #1
 80067c0:	4632      	mov	r2, r6
 80067c2:	4649      	mov	r1, r9
 80067c4:	4640      	mov	r0, r8
 80067c6:	47d0      	blx	sl
 80067c8:	3001      	adds	r0, #1
 80067ca:	d09d      	beq.n	8006708 <_printf_i+0x15c>
 80067cc:	3501      	adds	r5, #1
 80067ce:	68e3      	ldr	r3, [r4, #12]
 80067d0:	9903      	ldr	r1, [sp, #12]
 80067d2:	1a5b      	subs	r3, r3, r1
 80067d4:	42ab      	cmp	r3, r5
 80067d6:	dcf2      	bgt.n	80067be <_printf_i+0x212>
 80067d8:	e7eb      	b.n	80067b2 <_printf_i+0x206>
 80067da:	2500      	movs	r5, #0
 80067dc:	f104 0619 	add.w	r6, r4, #25
 80067e0:	e7f5      	b.n	80067ce <_printf_i+0x222>
 80067e2:	bf00      	nop
 80067e4:	08006999 	.word	0x08006999
 80067e8:	080069aa 	.word	0x080069aa

080067ec <memmove>:
 80067ec:	4288      	cmp	r0, r1
 80067ee:	b510      	push	{r4, lr}
 80067f0:	eb01 0402 	add.w	r4, r1, r2
 80067f4:	d902      	bls.n	80067fc <memmove+0x10>
 80067f6:	4284      	cmp	r4, r0
 80067f8:	4623      	mov	r3, r4
 80067fa:	d807      	bhi.n	800680c <memmove+0x20>
 80067fc:	1e43      	subs	r3, r0, #1
 80067fe:	42a1      	cmp	r1, r4
 8006800:	d008      	beq.n	8006814 <memmove+0x28>
 8006802:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006806:	f803 2f01 	strb.w	r2, [r3, #1]!
 800680a:	e7f8      	b.n	80067fe <memmove+0x12>
 800680c:	4402      	add	r2, r0
 800680e:	4601      	mov	r1, r0
 8006810:	428a      	cmp	r2, r1
 8006812:	d100      	bne.n	8006816 <memmove+0x2a>
 8006814:	bd10      	pop	{r4, pc}
 8006816:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800681a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800681e:	e7f7      	b.n	8006810 <memmove+0x24>

08006820 <_sbrk_r>:
 8006820:	b538      	push	{r3, r4, r5, lr}
 8006822:	4d06      	ldr	r5, [pc, #24]	@ (800683c <_sbrk_r+0x1c>)
 8006824:	2300      	movs	r3, #0
 8006826:	4604      	mov	r4, r0
 8006828:	4608      	mov	r0, r1
 800682a:	602b      	str	r3, [r5, #0]
 800682c:	f7fb f852 	bl	80018d4 <_sbrk>
 8006830:	1c43      	adds	r3, r0, #1
 8006832:	d102      	bne.n	800683a <_sbrk_r+0x1a>
 8006834:	682b      	ldr	r3, [r5, #0]
 8006836:	b103      	cbz	r3, 800683a <_sbrk_r+0x1a>
 8006838:	6023      	str	r3, [r4, #0]
 800683a:	bd38      	pop	{r3, r4, r5, pc}
 800683c:	20004d08 	.word	0x20004d08

08006840 <_realloc_r>:
 8006840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006844:	4680      	mov	r8, r0
 8006846:	4615      	mov	r5, r2
 8006848:	460c      	mov	r4, r1
 800684a:	b921      	cbnz	r1, 8006856 <_realloc_r+0x16>
 800684c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006850:	4611      	mov	r1, r2
 8006852:	f7ff bc59 	b.w	8006108 <_malloc_r>
 8006856:	b92a      	cbnz	r2, 8006864 <_realloc_r+0x24>
 8006858:	f7ff fbea 	bl	8006030 <_free_r>
 800685c:	2400      	movs	r4, #0
 800685e:	4620      	mov	r0, r4
 8006860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006864:	f000 f81a 	bl	800689c <_malloc_usable_size_r>
 8006868:	4285      	cmp	r5, r0
 800686a:	4606      	mov	r6, r0
 800686c:	d802      	bhi.n	8006874 <_realloc_r+0x34>
 800686e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006872:	d8f4      	bhi.n	800685e <_realloc_r+0x1e>
 8006874:	4629      	mov	r1, r5
 8006876:	4640      	mov	r0, r8
 8006878:	f7ff fc46 	bl	8006108 <_malloc_r>
 800687c:	4607      	mov	r7, r0
 800687e:	2800      	cmp	r0, #0
 8006880:	d0ec      	beq.n	800685c <_realloc_r+0x1c>
 8006882:	42b5      	cmp	r5, r6
 8006884:	462a      	mov	r2, r5
 8006886:	4621      	mov	r1, r4
 8006888:	bf28      	it	cs
 800688a:	4632      	movcs	r2, r6
 800688c:	f7ff fbc2 	bl	8006014 <memcpy>
 8006890:	4621      	mov	r1, r4
 8006892:	4640      	mov	r0, r8
 8006894:	f7ff fbcc 	bl	8006030 <_free_r>
 8006898:	463c      	mov	r4, r7
 800689a:	e7e0      	b.n	800685e <_realloc_r+0x1e>

0800689c <_malloc_usable_size_r>:
 800689c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068a0:	1f18      	subs	r0, r3, #4
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	bfbc      	itt	lt
 80068a6:	580b      	ldrlt	r3, [r1, r0]
 80068a8:	18c0      	addlt	r0, r0, r3
 80068aa:	4770      	bx	lr

080068ac <_init>:
 80068ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ae:	bf00      	nop
 80068b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068b2:	bc08      	pop	{r3}
 80068b4:	469e      	mov	lr, r3
 80068b6:	4770      	bx	lr

080068b8 <_fini>:
 80068b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ba:	bf00      	nop
 80068bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068be:	bc08      	pop	{r3}
 80068c0:	469e      	mov	lr, r3
 80068c2:	4770      	bx	lr
