

================================================================
== Vivado HLS Report for 'block_mmul_helper'
================================================================
* Date:           Sun Nov 26 01:56:44 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.380 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50| 0.500 us | 0.500 us |   50|   50|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       48|       48|        12|         12|          1|     4|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     12|       -|      -|    -|
|Expression       |        -|      -|       0|    639|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    268|    -|
|Register         |        -|      -|     546|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     12|     546|    907|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |block_mmul_mac_mubkb_U1   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U2   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U3   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U4   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U5   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U6   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U7   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U8   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U9   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U10  |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U11  |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U12  |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln15_1_fu_478_p2      |     +    |      0|  0|  15|           5|           2|
    |add_ln15_2_fu_555_p2      |     +    |      0|  0|  15|           5|           2|
    |add_ln15_3_fu_654_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln15_4_fu_664_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln15_5_fu_674_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln15_6_fu_679_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln15_fu_401_p2        |     +    |      0|  0|  15|           5|           1|
    |add_ln16_1_fu_370_p2      |     +    |      0|  0|  13|           4|           2|
    |add_ln16_2_fu_710_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln16_3_fu_720_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln16_4_fu_730_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln16_fu_339_p2        |     +    |      0|  0|  13|           4|           1|
    |add_ln18_10_fu_610_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln18_11_fu_621_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln18_1_fu_359_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_2_fu_390_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_3_fu_445_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_4_fu_456_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_5_fu_467_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_6_fu_522_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_7_fu_533_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_8_fu_544_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_9_fu_599_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_fu_328_p2        |     +    |      0|  0|  15|           9|           9|
    |k_fu_638_p2               |     +    |      0|  0|  12|           3|           1|
    |sub_ln16_fu_704_p2        |     -    |      0|  0|  15|           7|           7|
    |sub_ln18_1_fu_439_p2      |     -    |      0|  0|  15|           9|           9|
    |sub_ln18_2_fu_516_p2      |     -    |      0|  0|  15|           9|           9|
    |sub_ln18_3_fu_593_p2      |     -    |      0|  0|  15|           9|           9|
    |sub_ln18_fu_314_p2        |     -    |      0|  0|  15|           9|           9|
    |icmp_ln10_fu_632_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln14_fu_644_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln16_1_fu_376_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln16_fu_345_p2       |   icmp   |      0|  0|   9|           4|           4|
    |grp_fu_268_p3             |  select  |      0|  0|  16|           1|           1|
    |grp_fu_275_p3             |  select  |      0|  0|  16|           1|           1|
    |select_ln14_10_fu_789_p3  |  select  |      0|  0|  16|           1|           1|
    |select_ln14_11_fu_796_p3  |  select  |      0|  0|  16|           1|           1|
    |select_ln15_1_fu_761_p3   |  select  |      0|  0|  16|           1|           1|
    |select_ln15_2_fu_775_p3   |  select  |      0|  0|  16|           1|           1|
    |select_ln15_3_fu_782_p3   |  select  |      0|  0|  16|           1|           1|
    |select_ln15_fu_747_p3     |  select  |      0|  0|  16|           1|           1|
    |select_ln16_1_fu_768_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln16_fu_754_p3     |  select  |      0|  0|  16|           1|          16|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 639|         254|         266|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |A_address0      |  15|          3|    6|         18|
    |A_address1      |  15|          3|    6|         18|
    |B_address0      |  15|          3|    6|         18|
    |ap_NS_fsm       |  62|         15|    1|         15|
    |k_0_reg_249     |   9|          2|    3|          6|
    |out_r_address0  |  38|          7|    8|         56|
    |out_r_address1  |  38|          7|    8|         56|
    |out_r_d0        |  38|          7|   16|        112|
    |out_r_d1        |  38|          7|   16|        112|
    +----------------+----+-----------+-----+-----------+
    |Total           | 268|         54|   70|        411|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |B_load_reg_1071          |  16|   0|   16|          0|
    |add_ln15_5_reg_1024      |   8|   0|    8|          0|
    |add_ln15_6_reg_1029      |   8|   0|    8|          0|
    |add_ln16_4_reg_1044      |   7|   0|    7|          0|
    |add_ln17_10_reg_1176     |  16|   0|   16|          0|
    |add_ln17_11_reg_1181     |  16|   0|   16|          0|
    |add_ln17_1_reg_1099      |  16|   0|   16|          0|
    |add_ln17_2_reg_1126      |  16|   0|   16|          0|
    |add_ln17_3_reg_1131      |  16|   0|   16|          0|
    |add_ln17_4_reg_1136      |  16|   0|   16|          0|
    |add_ln17_5_reg_1141      |  16|   0|   16|          0|
    |add_ln17_6_reg_1146      |  16|   0|   16|          0|
    |add_ln17_7_reg_1151      |  16|   0|   16|          0|
    |add_ln17_8_reg_1156      |  16|   0|   16|          0|
    |add_ln17_9_reg_1161      |  16|   0|   16|          0|
    |add_ln17_reg_1094        |  16|   0|   16|          0|
    |ap_CS_fsm                |  14|   0|   14|          0|
    |icmp_ln14_reg_1006       |   1|   0|    1|          0|
    |icmp_ln16_1_reg_908      |   1|   0|    1|          0|
    |icmp_ln16_reg_893        |   1|   0|    1|          0|
    |k_0_reg_249              |   3|   0|    3|          0|
    |k_reg_1001               |   3|   0|    3|          0|
    |out_addr_10_reg_988      |   8|   0|    8|          0|
    |out_addr_11_reg_993      |   8|   0|    8|          0|
    |out_addr_1_reg_903       |   8|   0|    8|          0|
    |out_addr_2_reg_918       |   8|   0|    8|          0|
    |out_addr_3_reg_933       |   8|   0|    8|          0|
    |out_addr_4_reg_938       |   8|   0|    8|          0|
    |out_addr_5_reg_943       |   8|   0|    8|          0|
    |out_addr_6_reg_958       |   8|   0|    8|          0|
    |out_addr_7_reg_963       |   8|   0|    8|          0|
    |out_addr_8_reg_968       |   8|   0|    8|          0|
    |out_addr_9_reg_983       |   8|   0|    8|          0|
    |out_addr_reg_888         |   8|   0|    8|          0|
    |reg_260                  |  16|   0|   16|          0|
    |reg_264                  |  16|   0|   16|          0|
    |select_ln14_10_reg_1166  |  16|   0|   16|          0|
    |select_ln14_11_reg_1171  |  16|   0|   16|          0|
    |select_ln15_1_reg_1087   |  16|   0|   16|          0|
    |select_ln15_2_reg_1112   |  16|   0|   16|          0|
    |select_ln15_3_reg_1119   |  16|   0|   16|          0|
    |select_ln15_reg_1064     |  16|   0|   16|          0|
    |select_ln16_1_reg_1104   |  16|   0|   16|          0|
    |select_ln16_reg_1079     |  16|   0|   16|          0|
    |tmp_12_reg_973           |   1|   0|    1|          0|
    |tmp_3_reg_873            |   1|   0|    1|          0|
    |tmp_6_reg_923            |   1|   0|    1|          0|
    |tmp_9_reg_948            |   1|   0|    1|          0|
    |zext_ln18_10_reg_953     |   5|   0|    8|          3|
    |zext_ln18_12_reg_978     |   5|   0|    8|          3|
    |zext_ln18_2_reg_883      |   4|   0|    7|          3|
    |zext_ln18_4_reg_898      |   4|   0|    7|          3|
    |zext_ln18_6_reg_913      |   4|   0|    7|          3|
    |zext_ln18_8_reg_928      |   5|   0|    8|          3|
    |zext_ln18_reg_878        |   5|   0|    8|          3|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 546|   0|  567|         21|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------+-----+-----+------------+-------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_start        |  in |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_done         | out |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_idle         | out |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_ready        | out |    1| ap_ctrl_hs | block_mmul_helper | return value |
|A_address0      | out |    6|  ap_memory |         A         |     array    |
|A_ce0           | out |    1|  ap_memory |         A         |     array    |
|A_q0            |  in |   16|  ap_memory |         A         |     array    |
|A_address1      | out |    6|  ap_memory |         A         |     array    |
|A_ce1           | out |    1|  ap_memory |         A         |     array    |
|A_q1            |  in |   16|  ap_memory |         A         |     array    |
|B_address0      | out |    6|  ap_memory |         B         |     array    |
|B_ce0           | out |    1|  ap_memory |         B         |     array    |
|B_q0            |  in |   16|  ap_memory |         B         |     array    |
|B_address1      | out |    6|  ap_memory |         B         |     array    |
|B_ce1           | out |    1|  ap_memory |         B         |     array    |
|B_q1            |  in |   16|  ap_memory |         B         |     array    |
|out_r_address0  | out |    8|  ap_memory |       out_r       |     array    |
|out_r_ce0       | out |    1|  ap_memory |       out_r       |     array    |
|out_r_we0       | out |    1|  ap_memory |       out_r       |     array    |
|out_r_d0        | out |   16|  ap_memory |       out_r       |     array    |
|out_r_q0        |  in |   16|  ap_memory |       out_r       |     array    |
|out_r_address1  | out |    8|  ap_memory |       out_r       |     array    |
|out_r_ce1       | out |    1|  ap_memory |       out_r       |     array    |
|out_r_we1       | out |    1|  ap_memory |       out_r       |     array    |
|out_r_d1        | out |   16|  ap_memory |       out_r       |     array    |
|out_r_q1        |  in |   16|  ap_memory |       out_r       |     array    |
|ii              |  in |    5|   ap_none  |         ii        |    scalar    |
|jj              |  in |    4|   ap_none  |         jj        |    scalar    |
+----------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 12, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%jj_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %jj)" [block_mmult.cc:4]   --->   Operation 15 'read' 'jj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ii_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %ii)" [block_mmult.cc:4]   --->   Operation 16 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %ii_read, i32 4)" [block_mmult.cc:15]   --->   Operation 17 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %ii_read, i2 0)" [block_mmult.cc:15]   --->   Operation 18 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %tmp_1 to i8" [block_mmult.cc:18]   --->   Operation 19 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i7 %tmp_1 to i9" [block_mmult.cc:18]   --->   Operation 20 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %ii_read, i4 0)" [block_mmult.cc:18]   --->   Operation 21 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.82ns)   --->   "%sub_ln18 = sub i9 %tmp_2, %zext_ln18_1" [block_mmult.cc:18]   --->   Operation 22 'sub' 'sub_ln18' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i4 %jj_read to i7" [block_mmult.cc:18]   --->   Operation 23 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i4 %jj_read to i9" [block_mmult.cc:18]   --->   Operation 24 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln18 = add i9 %sub_ln18, %zext_ln18_3" [block_mmult.cc:18]   --->   Operation 25 'add' 'add_ln18' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i9 %add_ln18 to i64" [block_mmult.cc:18]   --->   Operation 26 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [192 x i16]* %out_r, i64 0, i64 %sext_ln18" [block_mmult.cc:18]   --->   Operation 27 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln16 = add i4 %jj_read, 1" [block_mmult.cc:16]   --->   Operation 28 'add' 'add_ln16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp ult i4 %add_ln16, -4" [block_mmult.cc:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i4 %add_ln16 to i7" [block_mmult.cc:18]   --->   Operation 30 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i4 %add_ln16 to i9" [block_mmult.cc:18]   --->   Operation 31 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln18_1 = add i9 %sub_ln18, %zext_ln18_5" [block_mmult.cc:18]   --->   Operation 32 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i9 %add_ln18_1 to i64" [block_mmult.cc:18]   --->   Operation 33 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [192 x i16]* %out_r, i64 0, i64 %sext_ln18_1" [block_mmult.cc:18]   --->   Operation 34 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln16_1 = add i4 %jj_read, 2" [block_mmult.cc:16]   --->   Operation 35 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln16_1 = icmp ult i4 %add_ln16_1, -4" [block_mmult.cc:16]   --->   Operation 36 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i4 %add_ln16_1 to i7" [block_mmult.cc:18]   --->   Operation 37 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i4 %add_ln16_1 to i9" [block_mmult.cc:18]   --->   Operation 38 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln18_2 = add i9 %sub_ln18, %zext_ln18_7" [block_mmult.cc:18]   --->   Operation 39 'add' 'add_ln18_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i9 %add_ln18_2 to i64" [block_mmult.cc:18]   --->   Operation 40 'sext' 'sext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr [192 x i16]* %out_r, i64 0, i64 %sext_ln18_2" [block_mmult.cc:18]   --->   Operation 41 'getelementptr' 'out_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln15 = add i5 %ii_read, 1" [block_mmult.cc:15]   --->   Operation 42 'add' 'add_ln15' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %add_ln15, i32 4)" [block_mmult.cc:15]   --->   Operation 43 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln15, i2 0)" [block_mmult.cc:15]   --->   Operation 44 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i7 %tmp_4 to i8" [block_mmult.cc:18]   --->   Operation 45 'zext' 'zext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i7 %tmp_4 to i9" [block_mmult.cc:18]   --->   Operation 46 'zext' 'zext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln15, i4 0)" [block_mmult.cc:18]   --->   Operation 47 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.82ns)   --->   "%sub_ln18_1 = sub i9 %tmp_5, %zext_ln18_9" [block_mmult.cc:18]   --->   Operation 48 'sub' 'sub_ln18_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.82ns)   --->   "%add_ln18_3 = add i9 %sub_ln18_1, %zext_ln18_3" [block_mmult.cc:18]   --->   Operation 49 'add' 'add_ln18_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i9 %add_ln18_3 to i64" [block_mmult.cc:18]   --->   Operation 50 'sext' 'sext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%out_addr_3 = getelementptr [192 x i16]* %out_r, i64 0, i64 %sext_ln18_3" [block_mmult.cc:18]   --->   Operation 51 'getelementptr' 'out_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln18_4 = add i9 %sub_ln18_1, %zext_ln18_5" [block_mmult.cc:18]   --->   Operation 52 'add' 'add_ln18_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln18_4 = sext i9 %add_ln18_4 to i64" [block_mmult.cc:18]   --->   Operation 53 'sext' 'sext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%out_addr_4 = getelementptr [192 x i16]* %out_r, i64 0, i64 %sext_ln18_4" [block_mmult.cc:18]   --->   Operation 54 'getelementptr' 'out_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln18_5 = add i9 %sub_ln18_1, %zext_ln18_7" [block_mmult.cc:18]   --->   Operation 55 'add' 'add_ln18_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln18_5 = sext i9 %add_ln18_5 to i64" [block_mmult.cc:18]   --->   Operation 56 'sext' 'sext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%out_addr_5 = getelementptr [192 x i16]* %out_r, i64 0, i64 %sext_ln18_5" [block_mmult.cc:18]   --->   Operation 57 'getelementptr' 'out_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln15_1 = add i5 %ii_read, 2" [block_mmult.cc:15]   --->   Operation 58 'add' 'add_ln15_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %add_ln15_1, i32 4)" [block_mmult.cc:15]   --->   Operation 59 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln15_1, i2 0)" [block_mmult.cc:15]   --->   Operation 60 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i7 %tmp_7 to i8" [block_mmult.cc:18]   --->   Operation 61 'zext' 'zext_ln18_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i7 %tmp_7 to i9" [block_mmult.cc:18]   --->   Operation 62 'zext' 'zext_ln18_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln15_1, i4 0)" [block_mmult.cc:18]   --->   Operation 63 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.82ns)   --->   "%sub_ln18_2 = sub i9 %tmp_8, %zext_ln18_11" [block_mmult.cc:18]   --->   Operation 64 'sub' 'sub_ln18_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.82ns)   --->   "%add_ln18_6 = add i9 %sub_ln18_2, %zext_ln18_3" [block_mmult.cc:18]   --->   Operation 65 'add' 'add_ln18_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln18_6 = sext i9 %add_ln18_6 to i64" [block_mmult.cc:18]   --->   Operation 66 'sext' 'sext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%out_addr_6 = getelementptr [192 x i16]* %out_r, i64 0, i64 %sext_ln18_6" [block_mmult.cc:18]   --->   Operation 67 'getelementptr' 'out_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln18_7 = add i9 %sub_ln18_2, %zext_ln18_5" [block_mmult.cc:18]   --->   Operation 68 'add' 'add_ln18_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln18_7 = sext i9 %add_ln18_7 to i64" [block_mmult.cc:18]   --->   Operation 69 'sext' 'sext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%out_addr_7 = getelementptr [192 x i16]* %out_r, i64 0, i64 %sext_ln18_7" [block_mmult.cc:18]   --->   Operation 70 'getelementptr' 'out_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.82ns)   --->   "%add_ln18_8 = add i9 %sub_ln18_2, %zext_ln18_7" [block_mmult.cc:18]   --->   Operation 71 'add' 'add_ln18_8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln18_8 = sext i9 %add_ln18_8 to i64" [block_mmult.cc:18]   --->   Operation 72 'sext' 'sext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%out_addr_8 = getelementptr [192 x i16]* %out_r, i64 0, i64 %sext_ln18_8" [block_mmult.cc:18]   --->   Operation 73 'getelementptr' 'out_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.78ns)   --->   "%add_ln15_2 = add i5 %ii_read, 3" [block_mmult.cc:15]   --->   Operation 74 'add' 'add_ln15_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %add_ln15_2, i32 4)" [block_mmult.cc:15]   --->   Operation 75 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln15_2, i2 0)" [block_mmult.cc:15]   --->   Operation 76 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i7 %tmp_s to i8" [block_mmult.cc:18]   --->   Operation 77 'zext' 'zext_ln18_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i7 %tmp_s to i9" [block_mmult.cc:18]   --->   Operation 78 'zext' 'zext_ln18_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln15_2, i4 0)" [block_mmult.cc:18]   --->   Operation 79 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.82ns)   --->   "%sub_ln18_3 = sub i9 %tmp_10, %zext_ln18_13" [block_mmult.cc:18]   --->   Operation 80 'sub' 'sub_ln18_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.82ns)   --->   "%add_ln18_9 = add i9 %sub_ln18_3, %zext_ln18_3" [block_mmult.cc:18]   --->   Operation 81 'add' 'add_ln18_9' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln18_9 = sext i9 %add_ln18_9 to i64" [block_mmult.cc:18]   --->   Operation 82 'sext' 'sext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%out_addr_9 = getelementptr [192 x i16]* %out_r, i64 0, i64 %sext_ln18_9" [block_mmult.cc:18]   --->   Operation 83 'getelementptr' 'out_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.82ns)   --->   "%add_ln18_10 = add i9 %sub_ln18_3, %zext_ln18_5" [block_mmult.cc:18]   --->   Operation 84 'add' 'add_ln18_10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln18_10 = sext i9 %add_ln18_10 to i64" [block_mmult.cc:18]   --->   Operation 85 'sext' 'sext_ln18_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%out_addr_10 = getelementptr [192 x i16]* %out_r, i64 0, i64 %sext_ln18_10" [block_mmult.cc:18]   --->   Operation 86 'getelementptr' 'out_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.82ns)   --->   "%add_ln18_11 = add i9 %sub_ln18_3, %zext_ln18_7" [block_mmult.cc:18]   --->   Operation 87 'add' 'add_ln18_11' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln18_11 = sext i9 %add_ln18_11 to i64" [block_mmult.cc:18]   --->   Operation 88 'sext' 'sext_ln18_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%out_addr_11 = getelementptr [192 x i16]* %out_r, i64 0, i64 %sext_ln18_11" [block_mmult.cc:18]   --->   Operation 89 'getelementptr' 'out_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.76ns)   --->   "br label %1" [block_mmult.cc:10]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.06>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %0 ], [ %k, %hls_label_0 ]"   --->   Operation 91 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %k_0, -4" [block_mmult.cc:10]   --->   Operation 92 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 93 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [block_mmult.cc:10]   --->   Operation 94 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %hls_label_0" [block_mmult.cc:10]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %k_0, 0" [block_mmult.cc:14]   --->   Operation 96 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln10)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i3 %k_0 to i8" [block_mmult.cc:15]   --->   Operation 97 'zext' 'zext_ln15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.87ns)   --->   "%add_ln15_3 = add i8 %zext_ln18, %zext_ln15" [block_mmult.cc:15]   --->   Operation 98 'add' 'add_ln15_3' <Predicate = (!icmp_ln10 & !tmp_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i8 %add_ln15_3 to i64" [block_mmult.cc:15]   --->   Operation 99 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln10 & !tmp_3)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [64 x i16]* %A, i64 0, i64 %zext_ln15_1" [block_mmult.cc:15]   --->   Operation 100 'getelementptr' 'A_addr' <Predicate = (!icmp_ln10 & !tmp_3)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.87ns)   --->   "%add_ln15_4 = add i8 %zext_ln18_8, %zext_ln15" [block_mmult.cc:15]   --->   Operation 101 'add' 'add_ln15_4' <Predicate = (!icmp_ln10 & !tmp_6)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i8 %add_ln15_4 to i64" [block_mmult.cc:15]   --->   Operation 102 'zext' 'zext_ln15_2' <Predicate = (!icmp_ln10 & !tmp_6)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [64 x i16]* %A, i64 0, i64 %zext_ln15_2" [block_mmult.cc:15]   --->   Operation 103 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln10 & !tmp_6)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.87ns)   --->   "%add_ln15_5 = add i8 %zext_ln18_10, %zext_ln15" [block_mmult.cc:15]   --->   Operation 104 'add' 'add_ln15_5' <Predicate = (!icmp_ln10 & !tmp_9)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (1.87ns)   --->   "%add_ln15_6 = add i8 %zext_ln18_12, %zext_ln15" [block_mmult.cc:15]   --->   Operation 105 'add' 'add_ln15_6' <Predicate = (!icmp_ln10 & !tmp_12)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %k_0, i4 0)" [block_mmult.cc:16]   --->   Operation 106 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_0, i2 0)" [block_mmult.cc:16]   --->   Operation 107 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i5 %tmp_13 to i7" [block_mmult.cc:16]   --->   Operation 108 'zext' 'zext_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.87ns)   --->   "%sub_ln16 = sub i7 %tmp_11, %zext_ln16" [block_mmult.cc:16]   --->   Operation 109 'sub' 'sub_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.87ns)   --->   "%add_ln16_2 = add i7 %sub_ln16, %zext_ln18_2" [block_mmult.cc:16]   --->   Operation 110 'add' 'add_ln16_2' <Predicate = (!icmp_ln10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i7 %add_ln16_2 to i64" [block_mmult.cc:16]   --->   Operation 111 'sext' 'sext_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [48 x i16]* %B, i64 0, i64 %sext_ln16" [block_mmult.cc:16]   --->   Operation 112 'getelementptr' 'B_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.87ns)   --->   "%add_ln16_3 = add i7 %sub_ln16, %zext_ln18_4" [block_mmult.cc:16]   --->   Operation 113 'add' 'add_ln16_3' <Predicate = (!icmp_ln10 & icmp_ln16)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i7 %add_ln16_3 to i64" [block_mmult.cc:16]   --->   Operation 114 'sext' 'sext_ln16_1' <Predicate = (!icmp_ln10 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [48 x i16]* %B, i64 0, i64 %sext_ln16_1" [block_mmult.cc:16]   --->   Operation 115 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln10 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.87ns)   --->   "%add_ln16_4 = add i7 %sub_ln16, %zext_ln18_6" [block_mmult.cc:16]   --->   Operation 116 'add' 'add_ln16_4' <Predicate = (!icmp_ln10 & icmp_ln16_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [2/2] (3.25ns)   --->   "%out_load = load i16* %out_addr, align 2" [block_mmult.cc:14]   --->   Operation 117 'load' 'out_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_2 : Operation 118 [2/2] (3.25ns)   --->   "%A_load = load i16* %A_addr, align 2" [block_mmult.cc:15]   --->   Operation 118 'load' 'A_load' <Predicate = (!icmp_ln10 & !tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_2 : Operation 119 [2/2] (2.32ns)   --->   "%B_load = load i16* %B_addr, align 2" [block_mmult.cc:16]   --->   Operation 119 'load' 'B_load' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_2 : Operation 120 [2/2] (3.25ns)   --->   "%out_load_1 = load i16* %out_addr_1, align 2" [block_mmult.cc:14]   --->   Operation 120 'load' 'out_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_2 : Operation 121 [2/2] (2.32ns)   --->   "%B_load_1 = load i16* %B_addr_1, align 2" [block_mmult.cc:16]   --->   Operation 121 'load' 'B_load_1' <Predicate = (!icmp_ln10 & icmp_ln16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_2 : Operation 122 [2/2] (3.25ns)   --->   "%A_load_1 = load i16* %A_addr_1, align 2" [block_mmult.cc:15]   --->   Operation 122 'load' 'A_load_1' <Predicate = (!icmp_ln10 & !tmp_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i8 %add_ln15_5 to i64" [block_mmult.cc:15]   --->   Operation 123 'zext' 'zext_ln15_3' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [64 x i16]* %A, i64 0, i64 %zext_ln15_3" [block_mmult.cc:15]   --->   Operation 124 'getelementptr' 'A_addr_2' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i8 %add_ln15_6 to i64" [block_mmult.cc:15]   --->   Operation 125 'zext' 'zext_ln15_4' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [64 x i16]* %A, i64 0, i64 %zext_ln15_4" [block_mmult.cc:15]   --->   Operation 126 'getelementptr' 'A_addr_3' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i7 %add_ln16_4 to i64" [block_mmult.cc:16]   --->   Operation 127 'sext' 'sext_ln16_2' <Predicate = (icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr [48 x i16]* %B, i64 0, i64 %sext_ln16_2" [block_mmult.cc:16]   --->   Operation 128 'getelementptr' 'B_addr_2' <Predicate = (icmp_ln16_1)> <Delay = 0.00>
ST_3 : Operation 129 [1/2] (3.25ns)   --->   "%out_load = load i16* %out_addr, align 2" [block_mmult.cc:14]   --->   Operation 129 'load' 'out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_3 : Operation 130 [1/2] (3.25ns)   --->   "%A_load = load i16* %A_addr, align 2" [block_mmult.cc:15]   --->   Operation 130 'load' 'A_load' <Predicate = (!tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_3 : Operation 131 [1/1] (0.80ns)   --->   "%select_ln15 = select i1 %tmp_3, i16 0, i16 %A_load" [block_mmult.cc:15]   --->   Operation 131 'select' 'select_ln15' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/2] (2.32ns)   --->   "%B_load = load i16* %B_addr, align 2" [block_mmult.cc:16]   --->   Operation 132 'load' 'B_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_3 : Operation 133 [1/2] (3.25ns)   --->   "%out_load_1 = load i16* %out_addr_1, align 2" [block_mmult.cc:14]   --->   Operation 133 'load' 'out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_3 : Operation 134 [1/2] (2.32ns)   --->   "%B_load_1 = load i16* %B_addr_1, align 2" [block_mmult.cc:16]   --->   Operation 134 'load' 'B_load_1' <Predicate = (icmp_ln16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_3 : Operation 135 [1/1] (0.80ns)   --->   "%select_ln16 = select i1 %icmp_ln16, i16 %B_load_1, i16 0" [block_mmult.cc:16]   --->   Operation 135 'select' 'select_ln16' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [2/2] (3.25ns)   --->   "%out_load_2 = load i16* %out_addr_2, align 2" [block_mmult.cc:14]   --->   Operation 136 'load' 'out_load_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_3 : Operation 137 [2/2] (2.32ns)   --->   "%B_load_2 = load i16* %B_addr_2, align 2" [block_mmult.cc:16]   --->   Operation 137 'load' 'B_load_2' <Predicate = (icmp_ln16_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_3 : Operation 138 [2/2] (3.25ns)   --->   "%out_load_3 = load i16* %out_addr_3, align 2" [block_mmult.cc:14]   --->   Operation 138 'load' 'out_load_3' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_3 : Operation 139 [1/2] (3.25ns)   --->   "%A_load_1 = load i16* %A_addr_1, align 2" [block_mmult.cc:15]   --->   Operation 139 'load' 'A_load_1' <Predicate = (!tmp_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_3 : Operation 140 [1/1] (0.80ns)   --->   "%select_ln15_1 = select i1 %tmp_6, i16 0, i16 %A_load_1" [block_mmult.cc:15]   --->   Operation 140 'select' 'select_ln15_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [2/2] (3.25ns)   --->   "%A_load_2 = load i16* %A_addr_2, align 2" [block_mmult.cc:15]   --->   Operation 141 'load' 'A_load_2' <Predicate = (!tmp_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_3 : Operation 142 [2/2] (3.25ns)   --->   "%A_load_3 = load i16* %A_addr_3, align 2" [block_mmult.cc:15]   --->   Operation 142 'load' 'A_load_3' <Predicate = (!tmp_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 143 [1/1] (0.80ns)   --->   "%select_ln14 = select i1 %icmp_ln14, i16 0, i16 %out_load" [block_mmult.cc:14]   --->   Operation 143 'select' 'select_ln14' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (3.36ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i16 %select_ln15, %B_load" [block_mmult.cc:17]   --->   Operation 144 'mul' 'mul_ln17' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17 = add i16 %select_ln14, %mul_ln17" [block_mmult.cc:17]   --->   Operation 145 'add' 'add_ln17' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [1/1] (0.80ns)   --->   "%select_ln14_1 = select i1 %icmp_ln14, i16 0, i16 %out_load_1" [block_mmult.cc:14]   --->   Operation 146 'select' 'select_ln14_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_1)   --->   "%mul_ln17_1 = mul i16 %select_ln15, %select_ln16" [block_mmult.cc:17]   --->   Operation 147 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_1 = add i16 %select_ln14_1, %mul_ln17_1" [block_mmult.cc:17]   --->   Operation 148 'add' 'add_ln17_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [1/2] (3.25ns)   --->   "%out_load_2 = load i16* %out_addr_2, align 2" [block_mmult.cc:14]   --->   Operation 149 'load' 'out_load_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_4 : Operation 150 [1/2] (2.32ns)   --->   "%B_load_2 = load i16* %B_addr_2, align 2" [block_mmult.cc:16]   --->   Operation 150 'load' 'B_load_2' <Predicate = (icmp_ln16_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_4 : Operation 151 [1/1] (0.80ns)   --->   "%select_ln16_1 = select i1 %icmp_ln16_1, i16 %B_load_2, i16 0" [block_mmult.cc:16]   --->   Operation 151 'select' 'select_ln16_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/2] (3.25ns)   --->   "%out_load_3 = load i16* %out_addr_3, align 2" [block_mmult.cc:14]   --->   Operation 152 'load' 'out_load_3' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_4 : Operation 153 [2/2] (3.25ns)   --->   "%out_load_4 = load i16* %out_addr_4, align 2" [block_mmult.cc:14]   --->   Operation 153 'load' 'out_load_4' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_4 : Operation 154 [2/2] (3.25ns)   --->   "%out_load_5 = load i16* %out_addr_5, align 2" [block_mmult.cc:14]   --->   Operation 154 'load' 'out_load_5' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_4 : Operation 155 [1/2] (3.25ns)   --->   "%A_load_2 = load i16* %A_addr_2, align 2" [block_mmult.cc:15]   --->   Operation 155 'load' 'A_load_2' <Predicate = (!tmp_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_4 : Operation 156 [1/1] (0.80ns)   --->   "%select_ln15_2 = select i1 %tmp_9, i16 0, i16 %A_load_2" [block_mmult.cc:15]   --->   Operation 156 'select' 'select_ln15_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/2] (3.25ns)   --->   "%A_load_3 = load i16* %A_addr_3, align 2" [block_mmult.cc:15]   --->   Operation 157 'load' 'A_load_3' <Predicate = (!tmp_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_4 : Operation 158 [1/1] (0.80ns)   --->   "%select_ln15_3 = select i1 %tmp_12, i16 0, i16 %A_load_3" [block_mmult.cc:15]   --->   Operation 158 'select' 'select_ln15_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 159 [1/1] (0.80ns)   --->   "%select_ln14_2 = select i1 %icmp_ln14, i16 0, i16 %out_load_2" [block_mmult.cc:14]   --->   Operation 159 'select' 'select_ln14_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_2)   --->   "%mul_ln17_2 = mul i16 %select_ln15, %select_ln16_1" [block_mmult.cc:17]   --->   Operation 160 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_2 = add i16 %select_ln14_2, %mul_ln17_2" [block_mmult.cc:17]   --->   Operation 161 'add' 'add_ln17_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/1] (0.80ns)   --->   "%select_ln14_3 = select i1 %icmp_ln14, i16 0, i16 %out_load_3" [block_mmult.cc:14]   --->   Operation 162 'select' 'select_ln14_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_3)   --->   "%mul_ln17_3 = mul i16 %select_ln15_1, %B_load" [block_mmult.cc:17]   --->   Operation 163 'mul' 'mul_ln17_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_3 = add i16 %select_ln14_3, %mul_ln17_3" [block_mmult.cc:17]   --->   Operation 164 'add' 'add_ln17_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/2] (3.25ns)   --->   "%out_load_4 = load i16* %out_addr_4, align 2" [block_mmult.cc:14]   --->   Operation 165 'load' 'out_load_4' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_5 : Operation 166 [1/2] (3.25ns)   --->   "%out_load_5 = load i16* %out_addr_5, align 2" [block_mmult.cc:14]   --->   Operation 166 'load' 'out_load_5' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_5 : Operation 167 [2/2] (3.25ns)   --->   "%out_load_6 = load i16* %out_addr_6, align 2" [block_mmult.cc:14]   --->   Operation 167 'load' 'out_load_6' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_5 : Operation 168 [2/2] (3.25ns)   --->   "%out_load_7 = load i16* %out_addr_7, align 2" [block_mmult.cc:14]   --->   Operation 168 'load' 'out_load_7' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 169 [1/1] (0.80ns)   --->   "%select_ln14_4 = select i1 %icmp_ln14, i16 0, i16 %out_load_4" [block_mmult.cc:14]   --->   Operation 169 'select' 'select_ln14_4' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_4)   --->   "%mul_ln17_4 = mul i16 %select_ln15_1, %select_ln16" [block_mmult.cc:17]   --->   Operation 170 'mul' 'mul_ln17_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 171 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_4 = add i16 %select_ln14_4, %mul_ln17_4" [block_mmult.cc:17]   --->   Operation 171 'add' 'add_ln17_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 172 [1/1] (0.80ns)   --->   "%select_ln14_5 = select i1 %icmp_ln14, i16 0, i16 %out_load_5" [block_mmult.cc:14]   --->   Operation 172 'select' 'select_ln14_5' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_5)   --->   "%mul_ln17_5 = mul i16 %select_ln15_1, %select_ln16_1" [block_mmult.cc:17]   --->   Operation 173 'mul' 'mul_ln17_5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 174 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_5 = add i16 %select_ln14_5, %mul_ln17_5" [block_mmult.cc:17]   --->   Operation 174 'add' 'add_ln17_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 175 [1/2] (3.25ns)   --->   "%out_load_6 = load i16* %out_addr_6, align 2" [block_mmult.cc:14]   --->   Operation 175 'load' 'out_load_6' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_6 : Operation 176 [1/2] (3.25ns)   --->   "%out_load_7 = load i16* %out_addr_7, align 2" [block_mmult.cc:14]   --->   Operation 176 'load' 'out_load_7' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_6 : Operation 177 [2/2] (3.25ns)   --->   "%out_load_8 = load i16* %out_addr_8, align 2" [block_mmult.cc:14]   --->   Operation 177 'load' 'out_load_8' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_6 : Operation 178 [2/2] (3.25ns)   --->   "%out_load_9 = load i16* %out_addr_9, align 2" [block_mmult.cc:14]   --->   Operation 178 'load' 'out_load_9' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 179 [1/1] (0.80ns)   --->   "%select_ln14_6 = select i1 %icmp_ln14, i16 0, i16 %out_load_6" [block_mmult.cc:14]   --->   Operation 179 'select' 'select_ln14_6' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_6)   --->   "%mul_ln17_6 = mul i16 %select_ln15_2, %B_load" [block_mmult.cc:17]   --->   Operation 180 'mul' 'mul_ln17_6' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 181 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_6 = add i16 %select_ln14_6, %mul_ln17_6" [block_mmult.cc:17]   --->   Operation 181 'add' 'add_ln17_6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 182 [1/1] (0.80ns)   --->   "%select_ln14_7 = select i1 %icmp_ln14, i16 0, i16 %out_load_7" [block_mmult.cc:14]   --->   Operation 182 'select' 'select_ln14_7' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_7)   --->   "%mul_ln17_7 = mul i16 %select_ln15_2, %select_ln16" [block_mmult.cc:17]   --->   Operation 183 'mul' 'mul_ln17_7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 184 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_7 = add i16 %select_ln14_7, %mul_ln17_7" [block_mmult.cc:17]   --->   Operation 184 'add' 'add_ln17_7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 185 [1/2] (3.25ns)   --->   "%out_load_8 = load i16* %out_addr_8, align 2" [block_mmult.cc:14]   --->   Operation 185 'load' 'out_load_8' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_7 : Operation 186 [1/2] (3.25ns)   --->   "%out_load_9 = load i16* %out_addr_9, align 2" [block_mmult.cc:14]   --->   Operation 186 'load' 'out_load_9' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_7 : Operation 187 [2/2] (3.25ns)   --->   "%out_load_10 = load i16* %out_addr_10, align 2" [block_mmult.cc:14]   --->   Operation 187 'load' 'out_load_10' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_7 : Operation 188 [2/2] (3.25ns)   --->   "%out_load_11 = load i16* %out_addr_11, align 2" [block_mmult.cc:14]   --->   Operation 188 'load' 'out_load_11' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 189 [1/1] (3.25ns)   --->   "store i16 %add_ln17, i16* %out_addr, align 2" [block_mmult.cc:18]   --->   Operation 189 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_8 : Operation 190 [1/1] (3.25ns)   --->   "store i16 %add_ln17_1, i16* %out_addr_1, align 2" [block_mmult.cc:18]   --->   Operation 190 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_8 : Operation 191 [1/1] (0.80ns)   --->   "%select_ln14_8 = select i1 %icmp_ln14, i16 0, i16 %out_load_8" [block_mmult.cc:14]   --->   Operation 191 'select' 'select_ln14_8' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_8)   --->   "%mul_ln17_8 = mul i16 %select_ln15_2, %select_ln16_1" [block_mmult.cc:17]   --->   Operation 192 'mul' 'mul_ln17_8' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 193 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_8 = add i16 %select_ln14_8, %mul_ln17_8" [block_mmult.cc:17]   --->   Operation 193 'add' 'add_ln17_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 194 [1/1] (0.80ns)   --->   "%select_ln14_9 = select i1 %icmp_ln14, i16 0, i16 %out_load_9" [block_mmult.cc:14]   --->   Operation 194 'select' 'select_ln14_9' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_9)   --->   "%mul_ln17_9 = mul i16 %select_ln15_3, %B_load" [block_mmult.cc:17]   --->   Operation 195 'mul' 'mul_ln17_9' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 196 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_9 = add i16 %select_ln14_9, %mul_ln17_9" [block_mmult.cc:17]   --->   Operation 196 'add' 'add_ln17_9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 197 [1/2] (3.25ns)   --->   "%out_load_10 = load i16* %out_addr_10, align 2" [block_mmult.cc:14]   --->   Operation 197 'load' 'out_load_10' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_8 : Operation 198 [1/1] (0.80ns)   --->   "%select_ln14_10 = select i1 %icmp_ln14, i16 0, i16 %out_load_10" [block_mmult.cc:14]   --->   Operation 198 'select' 'select_ln14_10' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 199 [1/2] (3.25ns)   --->   "%out_load_11 = load i16* %out_addr_11, align 2" [block_mmult.cc:14]   --->   Operation 199 'load' 'out_load_11' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_8 : Operation 200 [1/1] (0.80ns)   --->   "%select_ln14_11 = select i1 %icmp_ln14, i16 0, i16 %out_load_11" [block_mmult.cc:14]   --->   Operation 200 'select' 'select_ln14_11' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 201 [1/1] (3.25ns)   --->   "store i16 %add_ln17_2, i16* %out_addr_2, align 2" [block_mmult.cc:18]   --->   Operation 201 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_9 : Operation 202 [1/1] (3.25ns)   --->   "store i16 %add_ln17_3, i16* %out_addr_3, align 2" [block_mmult.cc:18]   --->   Operation 202 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_9 : Operation 203 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_10)   --->   "%mul_ln17_10 = mul i16 %select_ln15_3, %select_ln16" [block_mmult.cc:17]   --->   Operation 203 'mul' 'mul_ln17_10' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 204 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_10 = add i16 %select_ln14_10, %mul_ln17_10" [block_mmult.cc:17]   --->   Operation 204 'add' 'add_ln17_10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 205 [1/1] (3.36ns) (grouped into DSP with root node add_ln17_11)   --->   "%mul_ln17_11 = mul i16 %select_ln15_3, %select_ln16_1" [block_mmult.cc:17]   --->   Operation 205 'mul' 'mul_ln17_11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 206 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln17_11 = add i16 %select_ln14_11, %mul_ln17_11" [block_mmult.cc:17]   --->   Operation 206 'add' 'add_ln17_11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 207 [1/1] (3.25ns)   --->   "store i16 %add_ln17_4, i16* %out_addr_4, align 2" [block_mmult.cc:18]   --->   Operation 207 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_10 : Operation 208 [1/1] (3.25ns)   --->   "store i16 %add_ln17_5, i16* %out_addr_5, align 2" [block_mmult.cc:18]   --->   Operation 208 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 209 [1/1] (3.25ns)   --->   "store i16 %add_ln17_6, i16* %out_addr_6, align 2" [block_mmult.cc:18]   --->   Operation 209 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_11 : Operation 210 [1/1] (3.25ns)   --->   "store i16 %add_ln17_7, i16* %out_addr_7, align 2" [block_mmult.cc:18]   --->   Operation 210 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 211 [1/1] (3.25ns)   --->   "store i16 %add_ln17_8, i16* %out_addr_8, align 2" [block_mmult.cc:18]   --->   Operation 211 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_12 : Operation 212 [1/1] (3.25ns)   --->   "store i16 %add_ln17_9, i16* %out_addr_9, align 2" [block_mmult.cc:18]   --->   Operation 212 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [block_mmult.cc:10]   --->   Operation 213 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [block_mmult.cc:11]   --->   Operation 214 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (3.25ns)   --->   "store i16 %add_ln17_10, i16* %out_addr_10, align 2" [block_mmult.cc:18]   --->   Operation 215 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_13 : Operation 216 [1/1] (3.25ns)   --->   "store i16 %add_ln17_11, i16* %out_addr_11, align 2" [block_mmult.cc:18]   --->   Operation 216 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [block_mmult.cc:21]   --->   Operation 217 'specregionend' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "br label %1" [block_mmult.cc:10]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "ret void" [block_mmult.cc:22]   --->   Operation 219 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ ii]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ jj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj_read           (read             ) [ 000000000000000]
ii_read           (read             ) [ 000000000000000]
tmp_3             (bitselect        ) [ 001111111111110]
tmp_1             (bitconcatenate   ) [ 000000000000000]
zext_ln18         (zext             ) [ 001111111111110]
zext_ln18_1       (zext             ) [ 000000000000000]
tmp_2             (bitconcatenate   ) [ 000000000000000]
sub_ln18          (sub              ) [ 000000000000000]
zext_ln18_2       (zext             ) [ 001111111111110]
zext_ln18_3       (zext             ) [ 000000000000000]
add_ln18          (add              ) [ 000000000000000]
sext_ln18         (sext             ) [ 000000000000000]
out_addr          (getelementptr    ) [ 001111111111110]
add_ln16          (add              ) [ 000000000000000]
icmp_ln16         (icmp             ) [ 001111111111110]
zext_ln18_4       (zext             ) [ 001111111111110]
zext_ln18_5       (zext             ) [ 000000000000000]
add_ln18_1        (add              ) [ 000000000000000]
sext_ln18_1       (sext             ) [ 000000000000000]
out_addr_1        (getelementptr    ) [ 001111111111110]
add_ln16_1        (add              ) [ 000000000000000]
icmp_ln16_1       (icmp             ) [ 001111111111110]
zext_ln18_6       (zext             ) [ 001111111111110]
zext_ln18_7       (zext             ) [ 000000000000000]
add_ln18_2        (add              ) [ 000000000000000]
sext_ln18_2       (sext             ) [ 000000000000000]
out_addr_2        (getelementptr    ) [ 001111111111110]
add_ln15          (add              ) [ 000000000000000]
tmp_6             (bitselect        ) [ 001111111111110]
tmp_4             (bitconcatenate   ) [ 000000000000000]
zext_ln18_8       (zext             ) [ 001111111111110]
zext_ln18_9       (zext             ) [ 000000000000000]
tmp_5             (bitconcatenate   ) [ 000000000000000]
sub_ln18_1        (sub              ) [ 000000000000000]
add_ln18_3        (add              ) [ 000000000000000]
sext_ln18_3       (sext             ) [ 000000000000000]
out_addr_3        (getelementptr    ) [ 001111111111110]
add_ln18_4        (add              ) [ 000000000000000]
sext_ln18_4       (sext             ) [ 000000000000000]
out_addr_4        (getelementptr    ) [ 001111111111110]
add_ln18_5        (add              ) [ 000000000000000]
sext_ln18_5       (sext             ) [ 000000000000000]
out_addr_5        (getelementptr    ) [ 001111111111110]
add_ln15_1        (add              ) [ 000000000000000]
tmp_9             (bitselect        ) [ 001111111111110]
tmp_7             (bitconcatenate   ) [ 000000000000000]
zext_ln18_10      (zext             ) [ 001111111111110]
zext_ln18_11      (zext             ) [ 000000000000000]
tmp_8             (bitconcatenate   ) [ 000000000000000]
sub_ln18_2        (sub              ) [ 000000000000000]
add_ln18_6        (add              ) [ 000000000000000]
sext_ln18_6       (sext             ) [ 000000000000000]
out_addr_6        (getelementptr    ) [ 001111111111110]
add_ln18_7        (add              ) [ 000000000000000]
sext_ln18_7       (sext             ) [ 000000000000000]
out_addr_7        (getelementptr    ) [ 001111111111110]
add_ln18_8        (add              ) [ 000000000000000]
sext_ln18_8       (sext             ) [ 000000000000000]
out_addr_8        (getelementptr    ) [ 001111111111110]
add_ln15_2        (add              ) [ 000000000000000]
tmp_12            (bitselect        ) [ 001111111111110]
tmp_s             (bitconcatenate   ) [ 000000000000000]
zext_ln18_12      (zext             ) [ 001111111111110]
zext_ln18_13      (zext             ) [ 000000000000000]
tmp_10            (bitconcatenate   ) [ 000000000000000]
sub_ln18_3        (sub              ) [ 000000000000000]
add_ln18_9        (add              ) [ 000000000000000]
sext_ln18_9       (sext             ) [ 000000000000000]
out_addr_9        (getelementptr    ) [ 001111111111110]
add_ln18_10       (add              ) [ 000000000000000]
sext_ln18_10      (sext             ) [ 000000000000000]
out_addr_10       (getelementptr    ) [ 001111111111110]
add_ln18_11       (add              ) [ 000000000000000]
sext_ln18_11      (sext             ) [ 000000000000000]
out_addr_11       (getelementptr    ) [ 001111111111110]
br_ln10           (br               ) [ 011111111111110]
k_0               (phi              ) [ 001000000000000]
icmp_ln10         (icmp             ) [ 001111111111110]
empty             (speclooptripcount) [ 000000000000000]
k                 (add              ) [ 011111111111110]
br_ln10           (br               ) [ 000000000000000]
icmp_ln14         (icmp             ) [ 000111111000000]
zext_ln15         (zext             ) [ 000000000000000]
add_ln15_3        (add              ) [ 000000000000000]
zext_ln15_1       (zext             ) [ 000000000000000]
A_addr            (getelementptr    ) [ 000100000000000]
add_ln15_4        (add              ) [ 000000000000000]
zext_ln15_2       (zext             ) [ 000000000000000]
A_addr_1          (getelementptr    ) [ 000100000000000]
add_ln15_5        (add              ) [ 000100000000000]
add_ln15_6        (add              ) [ 000100000000000]
tmp_11            (bitconcatenate   ) [ 000000000000000]
tmp_13            (bitconcatenate   ) [ 000000000000000]
zext_ln16         (zext             ) [ 000000000000000]
sub_ln16          (sub              ) [ 000000000000000]
add_ln16_2        (add              ) [ 000000000000000]
sext_ln16         (sext             ) [ 000000000000000]
B_addr            (getelementptr    ) [ 000100000000000]
add_ln16_3        (add              ) [ 000000000000000]
sext_ln16_1       (sext             ) [ 000000000000000]
B_addr_1          (getelementptr    ) [ 000100000000000]
add_ln16_4        (add              ) [ 000100000000000]
zext_ln15_3       (zext             ) [ 000000000000000]
A_addr_2          (getelementptr    ) [ 000010000000000]
zext_ln15_4       (zext             ) [ 000000000000000]
A_addr_3          (getelementptr    ) [ 000010000000000]
sext_ln16_2       (sext             ) [ 000000000000000]
B_addr_2          (getelementptr    ) [ 000010000000000]
out_load          (load             ) [ 000010000000000]
A_load            (load             ) [ 000000000000000]
select_ln15       (select           ) [ 000011000000000]
B_load            (load             ) [ 000011111000000]
out_load_1        (load             ) [ 000010000000000]
B_load_1          (load             ) [ 000000000000000]
select_ln16       (select           ) [ 000011111100000]
A_load_1          (load             ) [ 000000000000000]
select_ln15_1     (select           ) [ 000011100000000]
select_ln14       (select           ) [ 000000000000000]
mul_ln17          (mul              ) [ 000000000000000]
add_ln17          (add              ) [ 000001111000000]
select_ln14_1     (select           ) [ 000000000000000]
mul_ln17_1        (mul              ) [ 000000000000000]
add_ln17_1        (add              ) [ 000001111000000]
out_load_2        (load             ) [ 000001000000000]
B_load_2          (load             ) [ 000000000000000]
select_ln16_1     (select           ) [ 000001111100000]
out_load_3        (load             ) [ 000001000000000]
A_load_2          (load             ) [ 000000000000000]
select_ln15_2     (select           ) [ 000001111000000]
A_load_3          (load             ) [ 000000000000000]
select_ln15_3     (select           ) [ 000001111100000]
select_ln14_2     (select           ) [ 000000000000000]
mul_ln17_2        (mul              ) [ 000000000000000]
add_ln17_2        (add              ) [ 000000111100000]
select_ln14_3     (select           ) [ 000000000000000]
mul_ln17_3        (mul              ) [ 000000000000000]
add_ln17_3        (add              ) [ 000000111100000]
out_load_4        (load             ) [ 000000100000000]
out_load_5        (load             ) [ 000000100000000]
select_ln14_4     (select           ) [ 000000000000000]
mul_ln17_4        (mul              ) [ 000000000000000]
add_ln17_4        (add              ) [ 000000011110000]
select_ln14_5     (select           ) [ 000000000000000]
mul_ln17_5        (mul              ) [ 000000000000000]
add_ln17_5        (add              ) [ 000000011110000]
out_load_6        (load             ) [ 000000010000000]
out_load_7        (load             ) [ 000000010000000]
select_ln14_6     (select           ) [ 000000000000000]
mul_ln17_6        (mul              ) [ 000000000000000]
add_ln17_6        (add              ) [ 000000001111000]
select_ln14_7     (select           ) [ 000000000000000]
mul_ln17_7        (mul              ) [ 000000000000000]
add_ln17_7        (add              ) [ 000000001111000]
out_load_8        (load             ) [ 000000001000000]
out_load_9        (load             ) [ 000000001000000]
store_ln18        (store            ) [ 000000000000000]
store_ln18        (store            ) [ 000000000000000]
select_ln14_8     (select           ) [ 000000000000000]
mul_ln17_8        (mul              ) [ 000000000000000]
add_ln17_8        (add              ) [ 000000000111100]
select_ln14_9     (select           ) [ 000000000000000]
mul_ln17_9        (mul              ) [ 000000000000000]
add_ln17_9        (add              ) [ 000000000111100]
out_load_10       (load             ) [ 000000000000000]
select_ln14_10    (select           ) [ 000000000100000]
out_load_11       (load             ) [ 000000000000000]
select_ln14_11    (select           ) [ 000000000100000]
store_ln18        (store            ) [ 000000000000000]
store_ln18        (store            ) [ 000000000000000]
mul_ln17_10       (mul              ) [ 000000000000000]
add_ln17_10       (add              ) [ 000000000011110]
mul_ln17_11       (mul              ) [ 000000000000000]
add_ln17_11       (add              ) [ 000000000011110]
store_ln18        (store            ) [ 000000000000000]
store_ln18        (store            ) [ 000000000000000]
store_ln18        (store            ) [ 000000000000000]
store_ln18        (store            ) [ 000000000000000]
store_ln18        (store            ) [ 000000000000000]
store_ln18        (store            ) [ 000000000000000]
tmp               (specregionbegin  ) [ 000000000000000]
specpipeline_ln11 (specpipeline     ) [ 000000000000000]
store_ln18        (store            ) [ 000000000000000]
store_ln18        (store            ) [ 000000000000000]
empty_2           (specregionend    ) [ 000000000000000]
br_ln10           (br               ) [ 011111111111110]
ret_ln22          (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ii">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="jj">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="jj_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="ii_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="out_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="9" slack="0"/>
<pin id="86" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="out_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="9" slack="0"/>
<pin id="93" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="out_addr_2_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="9" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="out_addr_3_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="9" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="out_addr_4_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="9" slack="0"/>
<pin id="114" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_4/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="out_addr_5_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="0"/>
<pin id="121" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_5/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_addr_6_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="9" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_6/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="out_addr_7_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="9" slack="0"/>
<pin id="135" dir="1" index="3" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_7/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="out_addr_8_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="9" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_8/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="out_addr_9_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="9" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_9/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="out_addr_10_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="9" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_10/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="out_addr_11_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="9" slack="0"/>
<pin id="163" dir="1" index="3" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_11/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="A_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="A_addr_1_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="B_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="7" slack="0"/>
<pin id="184" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="B_addr_1_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="1"/>
<pin id="196" dir="0" index="1" bw="16" slack="4"/>
<pin id="197" dir="0" index="2" bw="0" slack="1"/>
<pin id="211" dir="0" index="4" bw="8" slack="4"/>
<pin id="212" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="213" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="16" slack="0"/>
<pin id="214" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="out_load/2 out_load_1/2 out_load_2/3 out_load_3/3 out_load_4/4 out_load_5/4 out_load_6/5 out_load_7/5 out_load_8/6 out_load_9/6 out_load_10/7 out_load_11/7 store_ln18/8 store_ln18/8 store_ln18/9 store_ln18/9 store_ln18/10 store_ln18/10 store_ln18/11 store_ln18/11 store_ln18/12 store_ln18/12 store_ln18/13 store_ln18/13 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="0"/>
<pin id="220" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="221" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="222" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="16" slack="0"/>
<pin id="223" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 A_load_1/2 A_load_2/3 A_load_3/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="0"/>
<pin id="215" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="216" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="217" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="16" slack="0"/>
<pin id="218" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/2 B_load_1/2 B_load_2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="A_addr_2_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="A_addr_3_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="B_addr_2_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="k_0_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="1"/>
<pin id="251" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="k_0_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_load out_load_2 out_load_4 out_load_6 out_load_8 "/>
</bind>
</comp>

<comp id="264" class="1005" name="reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="1"/>
<pin id="266" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_load_1 out_load_3 out_load_5 out_load_7 out_load_9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="2"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="0" index="2" bw="16" slack="1"/>
<pin id="272" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/4 select_ln14_2/5 select_ln14_4/6 select_ln14_6/7 select_ln14_8/8 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="2"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="0" index="2" bw="16" slack="1"/>
<pin id="279" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/4 select_ln14_3/5 select_ln14_5/6 select_ln14_7/7 select_ln14_9/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="5" slack="0"/>
<pin id="285" dir="0" index="2" bw="4" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln18_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln18_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sub_ln18_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="0" index="1" bw="7" slack="0"/>
<pin id="317" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln18_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln18_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln18_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln18_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln16_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln16_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln18_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln18_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_5/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln18_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln18_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln16_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="3" slack="0"/>
<pin id="373" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln16_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln18_6_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln18_7_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_7/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln18_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="0"/>
<pin id="393" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_2/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln18_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_2/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln15_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_6_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="5" slack="0"/>
<pin id="410" dir="0" index="2" bw="4" slack="0"/>
<pin id="411" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln18_8_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_8/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln18_9_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="0"/>
<pin id="429" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_9/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_5_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="0" index="1" bw="5" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sub_ln18_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="0" index="1" bw="7" slack="0"/>
<pin id="442" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_1/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln18_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="9" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_3/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sext_ln18_3_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="9" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_3/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln18_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="0" index="1" bw="4" slack="0"/>
<pin id="459" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_4/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln18_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_4/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln18_5_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="0" index="1" bw="4" slack="0"/>
<pin id="470" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_5/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln18_5_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_5/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln15_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="3" slack="0"/>
<pin id="481" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_9_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="5" slack="0"/>
<pin id="487" dir="0" index="2" bw="4" slack="0"/>
<pin id="488" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_7_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="0"/>
<pin id="494" dir="0" index="1" bw="5" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln18_10_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="7" slack="0"/>
<pin id="502" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_10/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln18_11_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="0"/>
<pin id="506" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_11/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_8_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="0"/>
<pin id="510" dir="0" index="1" bw="5" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sub_ln18_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="9" slack="0"/>
<pin id="518" dir="0" index="1" bw="7" slack="0"/>
<pin id="519" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_2/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln18_6_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="0"/>
<pin id="524" dir="0" index="1" bw="4" slack="0"/>
<pin id="525" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_6/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sext_ln18_6_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_6/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln18_7_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="9" slack="0"/>
<pin id="535" dir="0" index="1" bw="4" slack="0"/>
<pin id="536" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_7/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sext_ln18_7_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="9" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_7/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln18_8_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="9" slack="0"/>
<pin id="546" dir="0" index="1" bw="4" slack="0"/>
<pin id="547" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_8/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln18_8_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_8/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln15_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="3" slack="0"/>
<pin id="558" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_12_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="5" slack="0"/>
<pin id="564" dir="0" index="2" bw="4" slack="0"/>
<pin id="565" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_s_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="7" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="0"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln18_12_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="7" slack="0"/>
<pin id="579" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_12/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln18_13_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_13/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_10_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="9" slack="0"/>
<pin id="587" dir="0" index="1" bw="5" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sub_ln18_3_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="0"/>
<pin id="595" dir="0" index="1" bw="7" slack="0"/>
<pin id="596" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_3/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln18_9_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="0"/>
<pin id="601" dir="0" index="1" bw="4" slack="0"/>
<pin id="602" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_9/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln18_9_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="9" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_9/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln18_10_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="9" slack="0"/>
<pin id="612" dir="0" index="1" bw="4" slack="0"/>
<pin id="613" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_10/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln18_10_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="9" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_10/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln18_11_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="0"/>
<pin id="623" dir="0" index="1" bw="4" slack="0"/>
<pin id="624" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_11/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sext_ln18_11_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="9" slack="0"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_11/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="icmp_ln10_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="0"/>
<pin id="634" dir="0" index="1" bw="3" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="k_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln14_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="3" slack="0"/>
<pin id="646" dir="0" index="1" bw="3" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln15_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="3" slack="0"/>
<pin id="652" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln15_3_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="7" slack="1"/>
<pin id="656" dir="0" index="1" bw="3" slack="0"/>
<pin id="657" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_3/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln15_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln15_4_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="1"/>
<pin id="666" dir="0" index="1" bw="3" slack="0"/>
<pin id="667" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_4/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln15_2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln15_5_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="1"/>
<pin id="676" dir="0" index="1" bw="3" slack="0"/>
<pin id="677" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_5/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln15_6_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="1"/>
<pin id="681" dir="0" index="1" bw="3" slack="0"/>
<pin id="682" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_6/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_11_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="7" slack="0"/>
<pin id="686" dir="0" index="1" bw="3" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_13_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="0"/>
<pin id="694" dir="0" index="1" bw="3" slack="0"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln16_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="5" slack="0"/>
<pin id="702" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sub_ln16_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="7" slack="0"/>
<pin id="706" dir="0" index="1" bw="5" slack="0"/>
<pin id="707" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln16_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="7" slack="0"/>
<pin id="712" dir="0" index="1" bw="4" slack="1"/>
<pin id="713" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_2/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sext_ln16_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="7" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln16_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="7" slack="0"/>
<pin id="722" dir="0" index="1" bw="4" slack="1"/>
<pin id="723" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_3/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sext_ln16_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="7" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_1/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln16_4_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="7" slack="0"/>
<pin id="732" dir="0" index="1" bw="4" slack="1"/>
<pin id="733" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_4/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln15_3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="1"/>
<pin id="737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln15_4_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="1"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_4/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="sext_ln16_2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="7" slack="1"/>
<pin id="745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_2/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="select_ln15_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="2"/>
<pin id="749" dir="0" index="1" bw="16" slack="0"/>
<pin id="750" dir="0" index="2" bw="16" slack="0"/>
<pin id="751" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="select_ln16_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="2"/>
<pin id="756" dir="0" index="1" bw="16" slack="0"/>
<pin id="757" dir="0" index="2" bw="16" slack="0"/>
<pin id="758" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="select_ln15_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="2"/>
<pin id="763" dir="0" index="1" bw="16" slack="0"/>
<pin id="764" dir="0" index="2" bw="16" slack="0"/>
<pin id="765" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln16_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="3"/>
<pin id="770" dir="0" index="1" bw="16" slack="0"/>
<pin id="771" dir="0" index="2" bw="16" slack="0"/>
<pin id="772" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="select_ln15_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="3"/>
<pin id="777" dir="0" index="1" bw="16" slack="0"/>
<pin id="778" dir="0" index="2" bw="16" slack="0"/>
<pin id="779" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_2/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="select_ln15_3_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="3"/>
<pin id="784" dir="0" index="1" bw="16" slack="0"/>
<pin id="785" dir="0" index="2" bw="16" slack="0"/>
<pin id="786" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_3/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="select_ln14_10_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="6"/>
<pin id="791" dir="0" index="1" bw="16" slack="0"/>
<pin id="792" dir="0" index="2" bw="16" slack="0"/>
<pin id="793" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_10/8 "/>
</bind>
</comp>

<comp id="796" class="1004" name="select_ln14_11_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="6"/>
<pin id="798" dir="0" index="1" bw="16" slack="0"/>
<pin id="799" dir="0" index="2" bw="16" slack="0"/>
<pin id="800" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_11/8 "/>
</bind>
</comp>

<comp id="803" class="1007" name="grp_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="1"/>
<pin id="805" dir="0" index="1" bw="16" slack="1"/>
<pin id="806" dir="0" index="2" bw="16" slack="0"/>
<pin id="807" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17/4 add_ln17/4 "/>
</bind>
</comp>

<comp id="809" class="1007" name="grp_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="1"/>
<pin id="811" dir="0" index="1" bw="16" slack="1"/>
<pin id="812" dir="0" index="2" bw="16" slack="0"/>
<pin id="813" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_1/4 add_ln17_1/4 "/>
</bind>
</comp>

<comp id="815" class="1007" name="grp_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="2"/>
<pin id="817" dir="0" index="1" bw="16" slack="1"/>
<pin id="818" dir="0" index="2" bw="16" slack="0"/>
<pin id="819" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_2/5 add_ln17_2/5 "/>
</bind>
</comp>

<comp id="821" class="1007" name="grp_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="2"/>
<pin id="823" dir="0" index="1" bw="16" slack="2"/>
<pin id="824" dir="0" index="2" bw="16" slack="0"/>
<pin id="825" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_3/5 add_ln17_3/5 "/>
</bind>
</comp>

<comp id="827" class="1007" name="grp_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="3"/>
<pin id="829" dir="0" index="1" bw="16" slack="3"/>
<pin id="830" dir="0" index="2" bw="16" slack="0"/>
<pin id="831" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_4/6 add_ln17_4/6 "/>
</bind>
</comp>

<comp id="833" class="1007" name="grp_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="3"/>
<pin id="835" dir="0" index="1" bw="16" slack="2"/>
<pin id="836" dir="0" index="2" bw="16" slack="0"/>
<pin id="837" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_5/6 add_ln17_5/6 "/>
</bind>
</comp>

<comp id="839" class="1007" name="grp_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="3"/>
<pin id="841" dir="0" index="1" bw="16" slack="4"/>
<pin id="842" dir="0" index="2" bw="16" slack="0"/>
<pin id="843" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_6/7 add_ln17_6/7 "/>
</bind>
</comp>

<comp id="845" class="1007" name="grp_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="3"/>
<pin id="847" dir="0" index="1" bw="16" slack="4"/>
<pin id="848" dir="0" index="2" bw="16" slack="0"/>
<pin id="849" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_7/7 add_ln17_7/7 "/>
</bind>
</comp>

<comp id="851" class="1007" name="grp_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="4"/>
<pin id="853" dir="0" index="1" bw="16" slack="4"/>
<pin id="854" dir="0" index="2" bw="16" slack="0"/>
<pin id="855" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_8/8 add_ln17_8/8 "/>
</bind>
</comp>

<comp id="857" class="1007" name="grp_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="4"/>
<pin id="859" dir="0" index="1" bw="16" slack="5"/>
<pin id="860" dir="0" index="2" bw="16" slack="0"/>
<pin id="861" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_9/8 add_ln17_9/8 "/>
</bind>
</comp>

<comp id="863" class="1007" name="grp_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="1"/>
<pin id="865" dir="0" index="1" bw="16" slack="6"/>
<pin id="866" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="867" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_10/9 add_ln17_10/9 "/>
</bind>
</comp>

<comp id="868" class="1007" name="grp_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="1"/>
<pin id="870" dir="0" index="1" bw="16" slack="5"/>
<pin id="871" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="872" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_11/9 add_ln17_11/9 "/>
</bind>
</comp>

<comp id="873" class="1005" name="tmp_3_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="1"/>
<pin id="875" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="878" class="1005" name="zext_ln18_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="1"/>
<pin id="880" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="883" class="1005" name="zext_ln18_2_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="7" slack="1"/>
<pin id="885" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_2 "/>
</bind>
</comp>

<comp id="888" class="1005" name="out_addr_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="1"/>
<pin id="890" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="893" class="1005" name="icmp_ln16_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="898" class="1005" name="zext_ln18_4_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="7" slack="1"/>
<pin id="900" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_4 "/>
</bind>
</comp>

<comp id="903" class="1005" name="out_addr_1_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="1"/>
<pin id="905" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_1 "/>
</bind>
</comp>

<comp id="908" class="1005" name="icmp_ln16_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="1"/>
<pin id="910" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln16_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="zext_ln18_6_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="7" slack="1"/>
<pin id="915" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_6 "/>
</bind>
</comp>

<comp id="918" class="1005" name="out_addr_2_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="2"/>
<pin id="920" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="out_addr_2 "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_6_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="1"/>
<pin id="925" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="928" class="1005" name="zext_ln18_8_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="1"/>
<pin id="930" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_8 "/>
</bind>
</comp>

<comp id="933" class="1005" name="out_addr_3_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="2"/>
<pin id="935" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="out_addr_3 "/>
</bind>
</comp>

<comp id="938" class="1005" name="out_addr_4_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="3"/>
<pin id="940" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="out_addr_4 "/>
</bind>
</comp>

<comp id="943" class="1005" name="out_addr_5_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="3"/>
<pin id="945" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="out_addr_5 "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp_9_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="953" class="1005" name="zext_ln18_10_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="1"/>
<pin id="955" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_10 "/>
</bind>
</comp>

<comp id="958" class="1005" name="out_addr_6_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="4"/>
<pin id="960" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="out_addr_6 "/>
</bind>
</comp>

<comp id="963" class="1005" name="out_addr_7_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="4"/>
<pin id="965" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="out_addr_7 "/>
</bind>
</comp>

<comp id="968" class="1005" name="out_addr_8_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="5"/>
<pin id="970" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="out_addr_8 "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_12_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="1"/>
<pin id="975" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="978" class="1005" name="zext_ln18_12_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="1"/>
<pin id="980" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_12 "/>
</bind>
</comp>

<comp id="983" class="1005" name="out_addr_9_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="5"/>
<pin id="985" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="out_addr_9 "/>
</bind>
</comp>

<comp id="988" class="1005" name="out_addr_10_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="6"/>
<pin id="990" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="out_addr_10 "/>
</bind>
</comp>

<comp id="993" class="1005" name="out_addr_11_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="6"/>
<pin id="995" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="out_addr_11 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="k_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="3" slack="0"/>
<pin id="1003" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1006" class="1005" name="icmp_ln14_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="1"/>
<pin id="1008" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="A_addr_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="6" slack="1"/>
<pin id="1016" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="1019" class="1005" name="A_addr_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="6" slack="1"/>
<pin id="1021" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="add_ln15_5_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="1"/>
<pin id="1026" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_5 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="add_ln15_6_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="1"/>
<pin id="1031" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_6 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="B_addr_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="6" slack="1"/>
<pin id="1036" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="1039" class="1005" name="B_addr_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="6" slack="1"/>
<pin id="1041" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="add_ln16_4_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="7" slack="1"/>
<pin id="1046" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16_4 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="A_addr_2_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="6" slack="1"/>
<pin id="1051" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="A_addr_3_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="6" slack="1"/>
<pin id="1056" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="B_addr_2_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="6" slack="1"/>
<pin id="1061" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="select_ln15_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="16" slack="1"/>
<pin id="1066" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="B_load_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="1"/>
<pin id="1073" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="1079" class="1005" name="select_ln16_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="16" slack="1"/>
<pin id="1081" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="select_ln15_1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="2"/>
<pin id="1089" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="select_ln15_1 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="add_ln17_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="16" slack="4"/>
<pin id="1096" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="add_ln17_1_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="16" slack="4"/>
<pin id="1101" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln17_1 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="select_ln16_1_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="16" slack="1"/>
<pin id="1106" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16_1 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="select_ln15_2_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="3"/>
<pin id="1114" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="select_ln15_2 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="select_ln15_3_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="16" slack="4"/>
<pin id="1121" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="select_ln15_3 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="add_ln17_2_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="16" slack="4"/>
<pin id="1128" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln17_2 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="add_ln17_3_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="16" slack="4"/>
<pin id="1133" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln17_3 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="add_ln17_4_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="16" slack="4"/>
<pin id="1138" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln17_4 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="add_ln17_5_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="16" slack="4"/>
<pin id="1143" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln17_5 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="add_ln17_6_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="16" slack="4"/>
<pin id="1148" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln17_6 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="add_ln17_7_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="16" slack="4"/>
<pin id="1153" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln17_7 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="add_ln17_8_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="16" slack="4"/>
<pin id="1158" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln17_8 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="add_ln17_9_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="16" slack="4"/>
<pin id="1163" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln17_9 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="select_ln14_10_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="16" slack="1"/>
<pin id="1168" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_10 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="select_ln14_11_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="1"/>
<pin id="1173" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_11 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="add_ln17_10_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="16" slack="4"/>
<pin id="1178" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln17_10 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="add_ln17_11_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="16" slack="4"/>
<pin id="1183" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln17_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="204"><net_src comp="166" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="180" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="219"><net_src comp="187" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="224"><net_src comp="173" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="2" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="247"><net_src comp="225" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="248"><net_src comp="232" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="194" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="194" pin="7"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="54" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="260" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="264" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="76" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="18" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="76" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="290" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="76" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="302" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="70" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="70" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="314" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="343"><net_src comp="70" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="28" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="30" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="339" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="339" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="314" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="374"><net_src comp="70" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="30" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="370" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="370" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="314" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="405"><net_src comp="76" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="34" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="14" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="16" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="18" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="401" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="20" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="415" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="22" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="401" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="24" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="427" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="324" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="460"><net_src comp="439" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="355" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="471"><net_src comp="439" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="386" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="482"><net_src comp="76" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="36" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="14" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="16" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="497"><net_src comp="18" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="478" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="20" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="492" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="22" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="478" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="24" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="508" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="504" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="324" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="537"><net_src comp="516" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="355" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="548"><net_src comp="516" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="386" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="559"><net_src comp="76" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="38" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="14" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="555" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="16" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="574"><net_src comp="18" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="555" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="20" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="580"><net_src comp="569" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="569" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="22" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="555" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="24" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="597"><net_src comp="585" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="581" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="324" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="614"><net_src comp="593" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="355" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="625"><net_src comp="593" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="386" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="636"><net_src comp="253" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="42" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="253" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="48" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="253" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="40" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="253" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="654" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="668"><net_src comp="650" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="664" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="678"><net_src comp="650" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="650" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="50" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="253" pin="4"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="24" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="697"><net_src comp="52" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="253" pin="4"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="20" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="703"><net_src comp="692" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="684" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="724"><net_src comp="704" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="720" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="734"><net_src comp="704" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="735" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="742"><net_src comp="739" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="746"><net_src comp="743" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="752"><net_src comp="54" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="753"><net_src comp="199" pin="3"/><net_sink comp="747" pin=2"/></net>

<net id="759"><net_src comp="205" pin="7"/><net_sink comp="754" pin=1"/></net>

<net id="760"><net_src comp="54" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="766"><net_src comp="54" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="767"><net_src comp="199" pin="7"/><net_sink comp="761" pin=2"/></net>

<net id="773"><net_src comp="205" pin="3"/><net_sink comp="768" pin=1"/></net>

<net id="774"><net_src comp="54" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="780"><net_src comp="54" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="781"><net_src comp="199" pin="3"/><net_sink comp="775" pin=2"/></net>

<net id="787"><net_src comp="54" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="788"><net_src comp="199" pin="7"/><net_sink comp="782" pin=2"/></net>

<net id="794"><net_src comp="54" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="795"><net_src comp="194" pin="3"/><net_sink comp="789" pin=2"/></net>

<net id="801"><net_src comp="54" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="802"><net_src comp="194" pin="7"/><net_sink comp="796" pin=2"/></net>

<net id="808"><net_src comp="268" pin="3"/><net_sink comp="803" pin=2"/></net>

<net id="814"><net_src comp="275" pin="3"/><net_sink comp="809" pin=2"/></net>

<net id="820"><net_src comp="268" pin="3"/><net_sink comp="815" pin=2"/></net>

<net id="826"><net_src comp="275" pin="3"/><net_sink comp="821" pin=2"/></net>

<net id="832"><net_src comp="268" pin="3"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="275" pin="3"/><net_sink comp="833" pin=2"/></net>

<net id="844"><net_src comp="268" pin="3"/><net_sink comp="839" pin=2"/></net>

<net id="850"><net_src comp="275" pin="3"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="268" pin="3"/><net_sink comp="851" pin=2"/></net>

<net id="862"><net_src comp="275" pin="3"/><net_sink comp="857" pin=2"/></net>

<net id="876"><net_src comp="282" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="881"><net_src comp="298" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="886"><net_src comp="320" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="891"><net_src comp="82" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="896"><net_src comp="345" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="901"><net_src comp="351" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="906"><net_src comp="89" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="911"><net_src comp="376" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="916"><net_src comp="382" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="921"><net_src comp="96" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="926"><net_src comp="407" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="931"><net_src comp="423" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="936"><net_src comp="103" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="941"><net_src comp="110" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="946"><net_src comp="117" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="951"><net_src comp="484" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="956"><net_src comp="500" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="961"><net_src comp="124" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="966"><net_src comp="131" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="971"><net_src comp="138" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="976"><net_src comp="561" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="981"><net_src comp="577" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="986"><net_src comp="145" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="991"><net_src comp="152" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="996"><net_src comp="159" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="1004"><net_src comp="638" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1009"><net_src comp="644" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1012"><net_src comp="1006" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1013"><net_src comp="1006" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1017"><net_src comp="166" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1022"><net_src comp="173" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="1027"><net_src comp="674" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1032"><net_src comp="679" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1037"><net_src comp="180" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1042"><net_src comp="187" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1047"><net_src comp="730" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1052"><net_src comp="225" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1057"><net_src comp="232" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="1062"><net_src comp="239" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1067"><net_src comp="747" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1070"><net_src comp="1064" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1074"><net_src comp="205" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1076"><net_src comp="1071" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1077"><net_src comp="1071" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1078"><net_src comp="1071" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1082"><net_src comp="754" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1085"><net_src comp="1079" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1086"><net_src comp="1079" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1090"><net_src comp="761" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1093"><net_src comp="1087" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1097"><net_src comp="803" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="1102"><net_src comp="809" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="1107"><net_src comp="768" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1110"><net_src comp="1104" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1111"><net_src comp="1104" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1115"><net_src comp="775" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1118"><net_src comp="1112" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1122"><net_src comp="782" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1124"><net_src comp="1119" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1125"><net_src comp="1119" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1129"><net_src comp="815" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="1134"><net_src comp="821" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="1139"><net_src comp="827" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="1144"><net_src comp="833" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="1149"><net_src comp="839" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="1154"><net_src comp="845" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="1159"><net_src comp="851" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="1164"><net_src comp="857" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="1169"><net_src comp="789" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1174"><net_src comp="796" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1179"><net_src comp="863" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="1184"><net_src comp="868" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="194" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: B | {}
	Port: out_r | {8 9 10 11 12 13 }
 - Input state : 
	Port: block_mmul_helper : A | {2 3 4 }
	Port: block_mmul_helper : B | {2 3 4 }
	Port: block_mmul_helper : out_r | {2 3 4 5 6 7 8 }
	Port: block_mmul_helper : ii | {1 }
	Port: block_mmul_helper : jj | {1 }
  - Chain level:
	State 1
		zext_ln18 : 1
		zext_ln18_1 : 1
		sub_ln18 : 2
		add_ln18 : 3
		sext_ln18 : 4
		out_addr : 5
		icmp_ln16 : 1
		zext_ln18_4 : 1
		zext_ln18_5 : 1
		add_ln18_1 : 3
		sext_ln18_1 : 4
		out_addr_1 : 5
		icmp_ln16_1 : 1
		zext_ln18_6 : 1
		zext_ln18_7 : 1
		add_ln18_2 : 3
		sext_ln18_2 : 4
		out_addr_2 : 5
		tmp_6 : 1
		tmp_4 : 1
		zext_ln18_8 : 2
		zext_ln18_9 : 2
		tmp_5 : 1
		sub_ln18_1 : 3
		add_ln18_3 : 4
		sext_ln18_3 : 5
		out_addr_3 : 6
		add_ln18_4 : 4
		sext_ln18_4 : 5
		out_addr_4 : 6
		add_ln18_5 : 4
		sext_ln18_5 : 5
		out_addr_5 : 6
		tmp_9 : 1
		tmp_7 : 1
		zext_ln18_10 : 2
		zext_ln18_11 : 2
		tmp_8 : 1
		sub_ln18_2 : 3
		add_ln18_6 : 4
		sext_ln18_6 : 5
		out_addr_6 : 6
		add_ln18_7 : 4
		sext_ln18_7 : 5
		out_addr_7 : 6
		add_ln18_8 : 4
		sext_ln18_8 : 5
		out_addr_8 : 6
		tmp_12 : 1
		tmp_s : 1
		zext_ln18_12 : 2
		zext_ln18_13 : 2
		tmp_10 : 1
		sub_ln18_3 : 3
		add_ln18_9 : 4
		sext_ln18_9 : 5
		out_addr_9 : 6
		add_ln18_10 : 4
		sext_ln18_10 : 5
		out_addr_10 : 6
		add_ln18_11 : 4
		sext_ln18_11 : 5
		out_addr_11 : 6
	State 2
		icmp_ln10 : 1
		k : 1
		br_ln10 : 2
		icmp_ln14 : 1
		zext_ln15 : 1
		add_ln15_3 : 2
		zext_ln15_1 : 3
		A_addr : 4
		add_ln15_4 : 2
		zext_ln15_2 : 3
		A_addr_1 : 4
		add_ln15_5 : 2
		add_ln15_6 : 2
		tmp_11 : 1
		tmp_13 : 1
		zext_ln16 : 2
		sub_ln16 : 3
		add_ln16_2 : 4
		sext_ln16 : 5
		B_addr : 6
		add_ln16_3 : 4
		sext_ln16_1 : 5
		B_addr_1 : 6
		add_ln16_4 : 4
		A_load : 5
		B_load : 7
		B_load_1 : 7
		A_load_1 : 5
	State 3
		A_addr_2 : 1
		A_addr_3 : 1
		B_addr_2 : 1
		select_ln15 : 1
		select_ln16 : 1
		B_load_2 : 2
		select_ln15_1 : 1
		A_load_2 : 2
		A_load_3 : 2
	State 4
		add_ln17 : 1
		add_ln17_1 : 1
		select_ln16_1 : 1
		select_ln15_2 : 1
		select_ln15_3 : 1
	State 5
		add_ln17_2 : 1
		add_ln17_3 : 1
	State 6
		add_ln17_4 : 1
		add_ln17_5 : 1
	State 7
		add_ln17_6 : 1
		add_ln17_7 : 1
	State 8
		add_ln17_8 : 1
		add_ln17_9 : 1
		select_ln14_10 : 1
		select_ln14_11 : 1
	State 9
		add_ln17_10 : 1
		add_ln17_11 : 1
	State 10
	State 11
	State 12
	State 13
		empty_2 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln18_fu_328    |    0    |    0    |    15   |
|          |    add_ln16_fu_339    |    0    |    0    |    13   |
|          |   add_ln18_1_fu_359   |    0    |    0    |    15   |
|          |   add_ln16_1_fu_370   |    0    |    0    |    13   |
|          |   add_ln18_2_fu_390   |    0    |    0    |    15   |
|          |    add_ln15_fu_401    |    0    |    0    |    15   |
|          |   add_ln18_3_fu_445   |    0    |    0    |    15   |
|          |   add_ln18_4_fu_456   |    0    |    0    |    15   |
|          |   add_ln18_5_fu_467   |    0    |    0    |    15   |
|          |   add_ln15_1_fu_478   |    0    |    0    |    15   |
|          |   add_ln18_6_fu_522   |    0    |    0    |    15   |
|          |   add_ln18_7_fu_533   |    0    |    0    |    15   |
|    add   |   add_ln18_8_fu_544   |    0    |    0    |    15   |
|          |   add_ln15_2_fu_555   |    0    |    0    |    15   |
|          |   add_ln18_9_fu_599   |    0    |    0    |    15   |
|          |   add_ln18_10_fu_610  |    0    |    0    |    15   |
|          |   add_ln18_11_fu_621  |    0    |    0    |    15   |
|          |        k_fu_638       |    0    |    0    |    12   |
|          |   add_ln15_3_fu_654   |    0    |    0    |    15   |
|          |   add_ln15_4_fu_664   |    0    |    0    |    15   |
|          |   add_ln15_5_fu_674   |    0    |    0    |    15   |
|          |   add_ln15_6_fu_679   |    0    |    0    |    15   |
|          |   add_ln16_2_fu_710   |    0    |    0    |    15   |
|          |   add_ln16_3_fu_720   |    0    |    0    |    15   |
|          |   add_ln16_4_fu_730   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_268      |    0    |    0    |    16   |
|          |       grp_fu_275      |    0    |    0    |    16   |
|          |   select_ln15_fu_747  |    0    |    0    |    16   |
|          |   select_ln16_fu_754  |    0    |    0    |    16   |
|  select  |  select_ln15_1_fu_761 |    0    |    0    |    16   |
|          |  select_ln16_1_fu_768 |    0    |    0    |    16   |
|          |  select_ln15_2_fu_775 |    0    |    0    |    16   |
|          |  select_ln15_3_fu_782 |    0    |    0    |    16   |
|          | select_ln14_10_fu_789 |    0    |    0    |    16   |
|          | select_ln14_11_fu_796 |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln18_fu_314    |    0    |    0    |    15   |
|          |   sub_ln18_1_fu_439   |    0    |    0    |    15   |
|    sub   |   sub_ln18_2_fu_516   |    0    |    0    |    15   |
|          |   sub_ln18_3_fu_593   |    0    |    0    |    15   |
|          |    sub_ln16_fu_704    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln16_fu_345   |    0    |    0    |    9    |
|   icmp   |   icmp_ln16_1_fu_376  |    0    |    0    |    9    |
|          |    icmp_ln10_fu_632   |    0    |    0    |    9    |
|          |    icmp_ln14_fu_644   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_803      |    1    |    0    |    0    |
|          |       grp_fu_809      |    1    |    0    |    0    |
|          |       grp_fu_815      |    1    |    0    |    0    |
|          |       grp_fu_821      |    1    |    0    |    0    |
|          |       grp_fu_827      |    1    |    0    |    0    |
|  muladd  |       grp_fu_833      |    1    |    0    |    0    |
|          |       grp_fu_839      |    1    |    0    |    0    |
|          |       grp_fu_845      |    1    |    0    |    0    |
|          |       grp_fu_851      |    1    |    0    |    0    |
|          |       grp_fu_857      |    1    |    0    |    0    |
|          |       grp_fu_863      |    1    |    0    |    0    |
|          |       grp_fu_868      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   |   jj_read_read_fu_70  |    0    |    0    |    0    |
|          |   ii_read_read_fu_76  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_3_fu_282     |    0    |    0    |    0    |
| bitselect|      tmp_6_fu_407     |    0    |    0    |    0    |
|          |      tmp_9_fu_484     |    0    |    0    |    0    |
|          |     tmp_12_fu_561     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_1_fu_290     |    0    |    0    |    0    |
|          |      tmp_2_fu_306     |    0    |    0    |    0    |
|          |      tmp_4_fu_415     |    0    |    0    |    0    |
|          |      tmp_5_fu_431     |    0    |    0    |    0    |
|bitconcatenate|      tmp_7_fu_492     |    0    |    0    |    0    |
|          |      tmp_8_fu_508     |    0    |    0    |    0    |
|          |      tmp_s_fu_569     |    0    |    0    |    0    |
|          |     tmp_10_fu_585     |    0    |    0    |    0    |
|          |     tmp_11_fu_684     |    0    |    0    |    0    |
|          |     tmp_13_fu_692     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln18_fu_298   |    0    |    0    |    0    |
|          |   zext_ln18_1_fu_302  |    0    |    0    |    0    |
|          |   zext_ln18_2_fu_320  |    0    |    0    |    0    |
|          |   zext_ln18_3_fu_324  |    0    |    0    |    0    |
|          |   zext_ln18_4_fu_351  |    0    |    0    |    0    |
|          |   zext_ln18_5_fu_355  |    0    |    0    |    0    |
|          |   zext_ln18_6_fu_382  |    0    |    0    |    0    |
|          |   zext_ln18_7_fu_386  |    0    |    0    |    0    |
|          |   zext_ln18_8_fu_423  |    0    |    0    |    0    |
|   zext   |   zext_ln18_9_fu_427  |    0    |    0    |    0    |
|          |  zext_ln18_10_fu_500  |    0    |    0    |    0    |
|          |  zext_ln18_11_fu_504  |    0    |    0    |    0    |
|          |  zext_ln18_12_fu_577  |    0    |    0    |    0    |
|          |  zext_ln18_13_fu_581  |    0    |    0    |    0    |
|          |    zext_ln15_fu_650   |    0    |    0    |    0    |
|          |   zext_ln15_1_fu_659  |    0    |    0    |    0    |
|          |   zext_ln15_2_fu_669  |    0    |    0    |    0    |
|          |    zext_ln16_fu_700   |    0    |    0    |    0    |
|          |   zext_ln15_3_fu_735  |    0    |    0    |    0    |
|          |   zext_ln15_4_fu_739  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    sext_ln18_fu_334   |    0    |    0    |    0    |
|          |   sext_ln18_1_fu_365  |    0    |    0    |    0    |
|          |   sext_ln18_2_fu_396  |    0    |    0    |    0    |
|          |   sext_ln18_3_fu_451  |    0    |    0    |    0    |
|          |   sext_ln18_4_fu_462  |    0    |    0    |    0    |
|          |   sext_ln18_5_fu_473  |    0    |    0    |    0    |
|          |   sext_ln18_6_fu_528  |    0    |    0    |    0    |
|   sext   |   sext_ln18_7_fu_539  |    0    |    0    |    0    |
|          |   sext_ln18_8_fu_550  |    0    |    0    |    0    |
|          |   sext_ln18_9_fu_605  |    0    |    0    |    0    |
|          |  sext_ln18_10_fu_616  |    0    |    0    |    0    |
|          |  sext_ln18_11_fu_627  |    0    |    0    |    0    |
|          |    sext_ln16_fu_715   |    0    |    0    |    0    |
|          |   sext_ln16_1_fu_725  |    0    |    0    |    0    |
|          |   sext_ln16_2_fu_743  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    12   |    0    |   639   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   A_addr_1_reg_1019   |    6   |
|   A_addr_2_reg_1049   |    6   |
|   A_addr_3_reg_1054   |    6   |
|    A_addr_reg_1014    |    6   |
|   B_addr_1_reg_1039   |    6   |
|   B_addr_2_reg_1059   |    6   |
|    B_addr_reg_1034    |    6   |
|    B_load_reg_1071    |   16   |
|  add_ln15_5_reg_1024  |    8   |
|  add_ln15_6_reg_1029  |    8   |
|  add_ln16_4_reg_1044  |    7   |
|  add_ln17_10_reg_1176 |   16   |
|  add_ln17_11_reg_1181 |   16   |
|  add_ln17_1_reg_1099  |   16   |
|  add_ln17_2_reg_1126  |   16   |
|  add_ln17_3_reg_1131  |   16   |
|  add_ln17_4_reg_1136  |   16   |
|  add_ln17_5_reg_1141  |   16   |
|  add_ln17_6_reg_1146  |   16   |
|  add_ln17_7_reg_1151  |   16   |
|  add_ln17_8_reg_1156  |   16   |
|  add_ln17_9_reg_1161  |   16   |
|   add_ln17_reg_1094   |   16   |
|   icmp_ln14_reg_1006  |    1   |
|  icmp_ln16_1_reg_908  |    1   |
|   icmp_ln16_reg_893   |    1   |
|      k_0_reg_249      |    3   |
|       k_reg_1001      |    3   |
|  out_addr_10_reg_988  |    8   |
|  out_addr_11_reg_993  |    8   |
|   out_addr_1_reg_903  |    8   |
|   out_addr_2_reg_918  |    8   |
|   out_addr_3_reg_933  |    8   |
|   out_addr_4_reg_938  |    8   |
|   out_addr_5_reg_943  |    8   |
|   out_addr_6_reg_958  |    8   |
|   out_addr_7_reg_963  |    8   |
|   out_addr_8_reg_968  |    8   |
|   out_addr_9_reg_983  |    8   |
|    out_addr_reg_888   |    8   |
|        reg_260        |   16   |
|        reg_264        |   16   |
|select_ln14_10_reg_1166|   16   |
|select_ln14_11_reg_1171|   16   |
| select_ln15_1_reg_1087|   16   |
| select_ln15_2_reg_1112|   16   |
| select_ln15_3_reg_1119|   16   |
|  select_ln15_reg_1064 |   16   |
| select_ln16_1_reg_1104|   16   |
|  select_ln16_reg_1079 |   16   |
|     tmp_12_reg_973    |    1   |
|     tmp_3_reg_873     |    1   |
|     tmp_6_reg_923     |    1   |
|     tmp_9_reg_948     |    1   |
|  zext_ln18_10_reg_953 |    8   |
|  zext_ln18_12_reg_978 |    8   |
|  zext_ln18_2_reg_883  |    7   |
|  zext_ln18_4_reg_898  |    7   |
|  zext_ln18_6_reg_913  |    7   |
|  zext_ln18_8_reg_928  |    8   |
|   zext_ln18_reg_878   |    8   |
+-----------------------+--------+
|         Total         |   595  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_194 |  p0  |   6  |   8  |   48   ||    33   |
| grp_access_fu_194 |  p1  |   6  |  16  |   96   ||    33   |
| grp_access_fu_194 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_194 |  p4  |   6  |   8  |   48   ||    33   |
| grp_access_fu_199 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_199 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_205 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_205 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_863    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_868    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   304  || 18.6965 ||   222   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   639  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   18   |    -   |   222  |
|  Register |    -   |    -   |   595  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   18   |   595  |   861  |
+-----------+--------+--------+--------+--------+
