dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
ROM_P.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.srcs/sources_1/ip/ROM_P/sim/ROM_P.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
