#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029bd2572ab0 .scope module, "tb_axi_weight_bias_loader" "tb_axi_weight_bias_loader" 2 3;
 .timescale -9 -12;
P_0000029bd2572c40 .param/l "B_COUNT" 1 2 14, +C4<00000000000000000000000000011100>;
P_0000029bd2572c78 .param/l "CHECK_N" 1 2 15, +C4<00000000000000000000000000010000>;
P_0000029bd2572cb0 .param/l "W_COUNT" 1 2 13, +C4<00000000000000000000001011110100>;
v0000029bd25e8220_0 .net "araddr", 31 0, v0000029bd256d5c0_0;  1 drivers
v0000029bd25e7d20_0 .net "arready", 0 0, v0000029bd25e7c80_0;  1 drivers
v0000029bd25e7e60_0 .net "arvalid", 0 0, v0000029bd2542ac0_0;  1 drivers
v0000029bd25e7f00_0 .var "clk", 0 0;
v0000029bd25e7fa0_0 .net "done", 0 0, v0000029bd25e87c0_0;  1 drivers
v0000029bd25e8040_0 .var/i "errors", 31 0;
v0000029bd25e82c0 .array/s "exp_bias", 27 0, 7 0;
v0000029bd25ea270 .array/s "exp_weight", 755 0, 7 0;
v0000029bd25ea450_0 .var/i "i", 31 0;
v0000029bd25ea310_0 .net "rdata", 31 0, v0000029bd25e7dc0_0;  1 drivers
v0000029bd25ea3b0_0 .net "rready", 0 0, v0000029bd2580470_0;  1 drivers
v0000029bd25e97d0_0 .net "rresp", 1 0, v0000029bd25e80e0_0;  1 drivers
v0000029bd25e9e10_0 .var "rst_n", 0 0;
v0000029bd25e8fb0_0 .net "rvalid", 0 0, v0000029bd25e7b40_0;  1 drivers
v0000029bd25e8bf0_0 .var "start", 0 0;
E_0000029bd2567f20 .event anyedge, v0000029bd25e87c0_0;
E_0000029bd2567960 .event posedge, v0000029bd2580790_0;
S_0000029bd256d7a0 .scope module, "dut" "axi_weight_bias_loader" 2 46, 3 3 0, S_0000029bd2572ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 1 "M_AXI_ARVALID";
    .port_info 5 /INPUT 1 "M_AXI_ARREADY";
    .port_info 6 /OUTPUT 32 "M_AXI_ARADDR";
    .port_info 7 /INPUT 1 "M_AXI_RVALID";
    .port_info 8 /OUTPUT 1 "M_AXI_RREADY";
    .port_info 9 /INPUT 32 "M_AXI_RDATA";
    .port_info 10 /INPUT 2 "M_AXI_RRESP";
P_0000029bd256d930 .param/l "B_COUNT" 0 3 5, +C4<00000000000000000000000000011100>;
P_0000029bd256d968 .param/l "ST_BIAS" 1 3 35, C4<10>;
P_0000029bd256d9a0 .param/l "ST_DONE" 1 3 36, C4<11>;
P_0000029bd256d9d8 .param/l "ST_IDLE" 1 3 33, C4<00>;
P_0000029bd256da10 .param/l "ST_WEIGHT" 1 3 34, C4<01>;
P_0000029bd256da48 .param/l "W_COUNT" 0 3 4, +C4<00000000000000000000001011110100>;
v0000029bd256d5c0_0 .var "M_AXI_ARADDR", 31 0;
v0000029bd2542c30_0 .net "M_AXI_ARREADY", 0 0, v0000029bd25e7c80_0;  alias, 1 drivers
v0000029bd2542ac0_0 .var "M_AXI_ARVALID", 0 0;
v0000029bd2542e50_0 .net "M_AXI_RDATA", 31 0, v0000029bd25e7dc0_0;  alias, 1 drivers
v0000029bd2580470_0 .var "M_AXI_RREADY", 0 0;
v0000029bd2580510_0 .net "M_AXI_RRESP", 1 0, v0000029bd25e80e0_0;  alias, 1 drivers
v0000029bd25805b0_0 .net "M_AXI_RVALID", 0 0, v0000029bd25e7b40_0;  alias, 1 drivers
v0000029bd2580650_0 .var "ar_inflight", 0 0;
v0000029bd25806f0 .array/s "bias_mem", 27 0, 7 0;
v0000029bd2580790_0 .net "clk", 0 0, v0000029bd25e7f00_0;  1 drivers
v0000029bd25e87c0_0 .var "done", 0 0;
v0000029bd25e8540_0 .var "idx", 31 0;
v0000029bd25e8400_0 .net "rst_n", 0 0, v0000029bd25e9e10_0;  1 drivers
v0000029bd25e8180_0 .net "start", 0 0, v0000029bd25e8bf0_0;  1 drivers
v0000029bd25e78c0_0 .var "state", 1 0;
v0000029bd25e85e0 .array/s "weight_mem", 755 0, 7 0;
E_0000029bd2567d20/0 .event negedge, v0000029bd25e8400_0;
E_0000029bd2567d20/1 .event posedge, v0000029bd2580790_0;
E_0000029bd2567d20 .event/or E_0000029bd2567d20/0, E_0000029bd2567d20/1;
S_0000029bd2574350 .scope module, "mem" "axi_simple_mem" 2 31, 4 3 0, S_0000029bd2572ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "S_AXI_ARVALID";
    .port_info 3 /OUTPUT 1 "S_AXI_ARREADY";
    .port_info 4 /INPUT 32 "S_AXI_ARADDR";
    .port_info 5 /OUTPUT 1 "S_AXI_RVALID";
    .port_info 6 /INPUT 1 "S_AXI_RREADY";
    .port_info 7 /OUTPUT 32 "S_AXI_RDATA";
    .port_info 8 /OUTPUT 2 "S_AXI_RRESP";
P_0000029bd2568160 .param/l "SIZE" 0 4 4, +C4<00000000000000000000010000000000>;
v0000029bd25e7aa0_0 .net "S_AXI_ARADDR", 31 0, v0000029bd256d5c0_0;  alias, 1 drivers
v0000029bd25e7c80_0 .var "S_AXI_ARREADY", 0 0;
v0000029bd25e7a00_0 .net "S_AXI_ARVALID", 0 0, v0000029bd2542ac0_0;  alias, 1 drivers
v0000029bd25e7dc0_0 .var "S_AXI_RDATA", 31 0;
v0000029bd25e8680_0 .net "S_AXI_RREADY", 0 0, v0000029bd2580470_0;  alias, 1 drivers
v0000029bd25e80e0_0 .var "S_AXI_RRESP", 1 0;
v0000029bd25e7b40_0 .var "S_AXI_RVALID", 0 0;
v0000029bd25e8360_0 .net "clk", 0 0, v0000029bd25e7f00_0;  alias, 1 drivers
v0000029bd25e8720_0 .var "latched_addr", 31 0;
v0000029bd25e7960 .array "mem", 1023 0, 7 0;
v0000029bd25e7be0_0 .net "rst_n", 0 0, v0000029bd25e9e10_0;  alias, 1 drivers
    .scope S_0000029bd2574350;
T_0 ;
    %wait E_0000029bd2567d20;
    %load/vec4 v0000029bd25e7be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029bd25e7c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029bd25e7b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029bd25e7dc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029bd25e80e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029bd25e7a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000029bd25e7c80_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000029bd25e7aa0_0;
    %assign/vec4 v0000029bd25e8720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029bd25e7b40_0, 0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0000029bd25e7aa0_0;
    %load/vec4a v0000029bd25e7960, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000029bd25e7dc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029bd25e80e0_0, 0;
T_0.2 ;
    %load/vec4 v0000029bd25e7b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0000029bd25e8680_0;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029bd25e7b40_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000029bd256d7a0;
T_1 ;
    %wait E_0000029bd2567d20;
    %load/vec4 v0000029bd25e8400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029bd25e78c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029bd25e8540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029bd25e87c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029bd2542ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029bd256d5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029bd2580470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029bd2580650_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029bd25e87c0_0, 0;
    %load/vec4 v0000029bd2542ac0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0000029bd2542c30_0;
    %nor/r;
    %and;
T_1.2;
    %assign/vec4 v0000029bd2542ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029bd2580470_0, 0;
    %load/vec4 v0000029bd25e78c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029bd25e8540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029bd2580650_0, 0;
    %load/vec4 v0000029bd25e8180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029bd25e78c0_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0000029bd2580650_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0000029bd25e8540_0;
    %cmpi/u 756, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029bd2542ac0_0, 0;
    %load/vec4 v0000029bd25e8540_0;
    %assign/vec4 v0000029bd256d5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029bd2580650_0, 0;
T_1.10 ;
    %load/vec4 v0000029bd25805b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.15, 9;
    %load/vec4 v0000029bd2580650_0;
    %and;
T_1.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029bd2580470_0, 0;
    %load/vec4 v0000029bd2542e50_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000029bd25e8540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029bd25e85e0, 0, 4;
    %load/vec4 v0000029bd25e8540_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000029bd25e8540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029bd2580650_0, 0;
T_1.13 ;
    %load/vec4 v0000029bd25e8540_0;
    %cmpi/e 756, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.18, 4;
    %load/vec4 v0000029bd2580650_0;
    %nor/r;
    %and;
T_1.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029bd25e8540_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000029bd25e78c0_0, 0;
T_1.16 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0000029bd2580650_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.21, 9;
    %load/vec4 v0000029bd25e8540_0;
    %cmpi/u 28, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029bd2542ac0_0, 0;
    %pushi/vec4 756, 0, 32;
    %load/vec4 v0000029bd25e8540_0;
    %add;
    %assign/vec4 v0000029bd256d5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029bd2580650_0, 0;
T_1.19 ;
    %load/vec4 v0000029bd25805b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.24, 9;
    %load/vec4 v0000029bd2580650_0;
    %and;
T_1.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029bd2580470_0, 0;
    %load/vec4 v0000029bd2542e50_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000029bd25e8540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029bd25806f0, 0, 4;
    %load/vec4 v0000029bd25e8540_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000029bd25e8540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029bd2580650_0, 0;
T_1.22 ;
    %load/vec4 v0000029bd25e8540_0;
    %cmpi/e 28, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.27, 4;
    %load/vec4 v0000029bd2580650_0;
    %nor/r;
    %and;
T_1.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.25, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000029bd25e78c0_0, 0;
T_1.25 ;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029bd25e87c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029bd25e78c0_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029bd2572ab0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bd25e7f00_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0000029bd25e7f00_0;
    %inv;
    %store/vec4 v0000029bd25e7f00_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000029bd2572ab0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bd25e9e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029bd25e8bf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029bd25e8040_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029bd25e9e10_0, 0, 1;
    %vpi_call 2 72 "$readmemh", "model_weights_fixed8/01_conv2d_kernel.mem", v0000029bd25ea270 {0 0 0};
    %vpi_call 2 73 "$readmemh", "model_weights_fixed8/01_conv2d_bias.mem", v0000029bd25e82c0 {0 0 0};
    %vpi_call 2 75 "$readmemh", "model_weights_fixed8/01_conv2d_kernel.mem", v0000029bd25e7960, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001011110011 {0 0 0};
    %vpi_call 2 77 "$readmemh", "model_weights_fixed8/01_conv2d_bias.mem", v0000029bd25e7960, P_0000029bd2572cb0, 32'sb00000000000000000000001100001111 {0 0 0};
    %wait E_0000029bd2567960;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029bd25e8bf0_0, 0;
    %wait E_0000029bd2567960;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029bd25e8bf0_0, 0;
T_3.0 ;
    %load/vec4 v0000029bd25e7fa0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.1, 6;
    %wait E_0000029bd2567f20;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 87 "$display", "\012[TB] CHECK WEIGHTS" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029bd25ea450_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000029bd25ea450_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %vpi_call 2 89 "$display", "W[%0d] = %0d (exp %0d)", v0000029bd25ea450_0, &A<v0000029bd25e85e0, v0000029bd25ea450_0 >, &A<v0000029bd25ea270, v0000029bd25ea450_0 > {0 0 0};
    %ix/getv/s 4, v0000029bd25ea450_0;
    %load/vec4a v0000029bd25e85e0, 4;
    %ix/getv/s 4, v0000029bd25ea450_0;
    %load/vec4a v0000029bd25ea270, 4;
    %cmp/ne;
    %jmp/0xz  T_3.4, 6;
    %load/vec4 v0000029bd25e8040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029bd25e8040_0, 0, 32;
T_3.4 ;
    %load/vec4 v0000029bd25ea450_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029bd25ea450_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 2 95 "$display", "\012[TB] CHECK BIASES" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029bd25ea450_0, 0, 32;
T_3.6 ;
    %load/vec4 v0000029bd25ea450_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_3.7, 5;
    %vpi_call 2 97 "$display", "B[%0d] = %0d (exp %0d)", v0000029bd25ea450_0, &A<v0000029bd25806f0, v0000029bd25ea450_0 >, &A<v0000029bd25e82c0, v0000029bd25ea450_0 > {0 0 0};
    %ix/getv/s 4, v0000029bd25ea450_0;
    %load/vec4a v0000029bd25806f0, 4;
    %ix/getv/s 4, v0000029bd25ea450_0;
    %load/vec4a v0000029bd25e82c0, 4;
    %cmp/ne;
    %jmp/0xz  T_3.8, 6;
    %load/vec4 v0000029bd25e8040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029bd25e8040_0, 0, 32;
T_3.8 ;
    %load/vec4 v0000029bd25ea450_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029bd25ea450_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %load/vec4 v0000029bd25e8040_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %vpi_call 2 104 "$display", "\012[PASS] AXI-MM weight & bias loader verified" {0 0 0};
    %jmp T_3.11;
T_3.10 ;
    %vpi_call 2 106 "$display", "\012[FAIL] Errors = %0d", v0000029bd25e8040_0 {0 0 0};
T_3.11 ;
    %vpi_call 2 108 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_axi_weight_bias_loader.v";
    "axi_weight_bias_loader.v";
    "axi_simple_mem.v";
