
*** Running vivado
    with args -log kv260_ispMipiRx_vcu_DP_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kv260_ispMipiRx_vcu_DP_wrapper.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source kv260_ispMipiRx_vcu_DP_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top kv260_ispMipiRx_vcu_DP_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 64982
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2870.633 ; gain = 209.828 ; free physical = 9236 ; free virtual = 28886
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_wrapper' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/imports/hdl/kv260_ispMipiRx_vcu_DP_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1178]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_PS_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_PS_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_PS_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_PS_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_awready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_wready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_bid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_bresp' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_bvalid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_arready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_rid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_rdata' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_rresp' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_rlast' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_rvalid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_awready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_wready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_bid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_bresp' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_bvalid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_arready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_rid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_rdata' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_rresp' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_rlast' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_rvalid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_awready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_wready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_bid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_bresp' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_bvalid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_arready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_rid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_rdata' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_rresp' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_rlast' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_rvalid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'emio_gpio_t' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7023] instance 'PS_0' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' has 410 connections declared, but only 372 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
INFO: [Synth 8-6157] synthesizing module 'audio_ss_0_imp_KXDLNL' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_audio_formatter_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_audio_formatter_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0' is unconnected for instance 'axi_clock_converter_mm2s' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:534]
WARNING: [Synth 8-7023] instance 'axi_clock_converter_mm2s' of module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0' has 38 connections declared, but only 37 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:534]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0' is unconnected for instance 'axi_clock_converter_s2mm' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:572]
WARNING: [Synth 8-7023] instance 'axi_clock_converter_s2mm' of module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0' has 44 connections declared, but only 43 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:572]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0' is unconnected for instance 'clk_wiz_audio' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:616]
WARNING: [Synth 8-7023] instance 'clk_wiz_audio' of module 'kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0' has 5 connections declared, but only 4 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:616]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_oddr_rx_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_oddr_rx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_oddr_rx_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_oddr_rx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_oddr_tx_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_oddr_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_oddr_tx_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_oddr_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0' is unconnected for instance 'proc_sys_reset_18MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:689]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0' is unconnected for instance 'proc_sys_reset_18MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:689]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0' is unconnected for instance 'proc_sys_reset_18MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:689]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_18MHz' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0' has 10 connections declared, but only 7 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:689]
INFO: [Synth 8-6155] done synthesizing module 'audio_ss_0_imp_KXDLNL' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12]
WARNING: [Synth 8-7071] port 'clk_out_audio' of module 'audio_ss_0_imp_KXDLNL' is unconnected for instance 'audio_ss_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2151]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'audio_ss_0_imp_KXDLNL' is unconnected for instance 'audio_ss_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2151]
WARNING: [Synth 8-7023] instance 'audio_ss_0' of module 'audio_ss_0_imp_KXDLNL' has 103 connections declared, but only 101 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2151]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_accel_ctrl_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:3012]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LB0FOP' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10970]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_5' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_5' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_5_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_5' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11297]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_5' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11297]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_5' has 84 connections declared, but only 82 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11297]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LB0FOP' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10970]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_accel_ctrl_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:3012]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_audio_mcu_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:3432]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_Y72H42' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9001]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_m00_regslice_3' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_m00_regslice_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_m00_regslice_3' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_m00_regslice_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_3' is unconnected for instance 'm00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9320]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_3' is unconnected for instance 'm00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9320]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_3' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9320]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_Y72H42' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9001]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_Y3M950' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11674]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_us_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_us_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_us_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_us_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_auto_us_0' is unconnected for instance 'auto_us' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12008]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_auto_us_0' is unconnected for instance 'auto_us' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12008]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'kv260_ispMipiRx_vcu_DP_auto_us_0' has 76 connections declared, but only 74 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12008]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_6' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_6' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_Y3M950' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11674]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_mmu_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_mmu_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_mmu_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_mmu_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_12MSL0U' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12598]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_us_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_us_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_us_1' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_us_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_auto_us_1' is unconnected for instance 'auto_us' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12753]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'kv260_ispMipiRx_vcu_DP_auto_us_1' has 34 connections declared, but only 33 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12753]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_regslice_3' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_regslice_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_regslice_3' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_regslice_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_3' is unconnected for instance 's01_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12787]
WARNING: [Synth 8-7023] instance 's01_regslice' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_3' has 36 connections declared, but only 35 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12787]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_12MSL0U' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12598]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_mmu_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_mmu_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_mmu_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_mmu_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_ICN5JL' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13609]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_us_2' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_us_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_us_2' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_us_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_auto_us_2' is unconnected for instance 'auto_us' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13791]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'kv260_ispMipiRx_vcu_DP_auto_us_2' has 40 connections declared, but only 39 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13791]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s02_regslice_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s02_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s02_regslice_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s02_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'kv260_ispMipiRx_vcu_DP_s02_regslice_0' is unconnected for instance 's02_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13831]
WARNING: [Synth 8-7023] instance 's02_regslice' of module 'kv260_ispMipiRx_vcu_DP_s02_regslice_0' has 42 connections declared, but only 41 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13831]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_ICN5JL' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13609]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s02_mmu_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s02_mmu_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s02_mmu_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s02_mmu_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_0_stub.v:5]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arready' does not match port width (3) of module 'kv260_ispMipiRx_vcu_DP_xbar_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4529]
WARNING: [Synth 8-689] width (256) of port connection 's_axi_rdata' does not match port width (384) of module 'kv260_ispMipiRx_vcu_DP_xbar_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4546]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rlast' does not match port width (3) of module 'kv260_ispMipiRx_vcu_DP_xbar_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4547]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_rresp' does not match port width (6) of module 'kv260_ispMipiRx_vcu_DP_xbar_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4549]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rvalid' does not match port width (3) of module 'kv260_ispMipiRx_vcu_DP_xbar_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4550]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'kv260_ispMipiRx_vcu_DP_xbar_0' is unconnected for instance 'xbar' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4479]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'kv260_ispMipiRx_vcu_DP_xbar_0' is unconnected for instance 'xbar' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4479]
WARNING: [Synth 8-7023] instance 'xbar' of module 'kv260_ispMipiRx_vcu_DP_xbar_0' has 78 connections declared, but only 76 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4479]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_audio_mcu_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:3432]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_ctrl_100_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4558]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_ZPMPVD' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9401]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_ZPMPVD' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9401]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_VH2I1F' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9533]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_VH2I1F' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9533]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1F6B4A4' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9679]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1F6B4A4' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9679]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_KFTN7Q' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9811]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_KFTN7Q' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9811]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1UXR1W3' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9936]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1UXR1W3' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9936]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_8Y3ND' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10061]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_8Y3ND' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10061]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_ZWSWWV' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12166]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_pc_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_pc_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_pc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_7' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_7_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_7' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_7_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_7' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12513]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_7' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12513]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_7' has 84 connections declared, but only 82 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12513]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_ZWSWWV' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12166]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_1' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_1_stub.v:5]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (18) of module 'kv260_ispMipiRx_vcu_DP_xbar_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:5606]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (18) of module 'kv260_ispMipiRx_vcu_DP_xbar_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:5610]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_wstrb' does not match port width (24) of module 'kv260_ispMipiRx_vcu_DP_xbar_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:5622]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_ctrl_100_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4558]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_ctrl_300_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:5645]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_I1T2QI' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11382]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_pc_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_pc_1' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_pc_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'kv260_ispMipiRx_vcu_DP_auto_pc_1' is unconnected for instance 'auto_pc' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11613]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'kv260_ispMipiRx_vcu_DP_auto_pc_1' is unconnected for instance 'auto_pc' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11613]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'kv260_ispMipiRx_vcu_DP_auto_pc_1' has 60 connections declared, but only 58 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11613]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_I1T2QI' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11382]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_ctrl_300_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:5645]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_iic_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_iic_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_iic_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_iic_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpo' of module 'kv260_ispMipiRx_vcu_DP_axi_iic_0_0' is unconnected for instance 'axi_iic_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2676]
WARNING: [Synth 8-7023] instance 'axi_iic_0' of module 'kv260_ispMipiRx_vcu_DP_axi_iic_0_0' has 27 connections declared, but only 26 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2676]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_vip_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_vip_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_vip_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_vip_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'capture_pipeline_imp_E18Q6O' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:699]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rxbyteclkhs' of module 'kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1076]
WARNING: [Synth 8-7071] port 'clkoutphy_out' of module 'kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1076]
WARNING: [Synth 8-7071] port 'system_rst_out' of module 'kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1076]
WARNING: [Synth 8-7071] port 'pll_lock_out' of module 'kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1076]
WARNING: [Synth 8-7023] instance 'mipi_csi2_rx_subsyst_0' of module 'kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0' has 37 connections declared, but only 33 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1076]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_AWREGION' of module 'kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0' is unconnected for instance 'v_frmbuf_wr_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1110]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_ARREGION' of module 'kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0' is unconnected for instance 'v_frmbuf_wr_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1110]
WARNING: [Synth 8-7023] instance 'v_frmbuf_wr_0' of module 'kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0' has 64 connections declared, but only 62 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1110]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_0/synth/kv260_ispMipiRx_vcu_DP_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_0/synth/kv260_ispMipiRx_vcu_DP_xlslice_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'capture_pipeline_imp_E18Q6O' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:699]
WARNING: [Synth 8-7071] port 'video_out_tdata' of module 'capture_pipeline_imp_E18Q6O' is unconnected for instance 'capture_pipeline' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2745]
WARNING: [Synth 8-7071] port 'video_out_tready' of module 'capture_pipeline_imp_E18Q6O' is unconnected for instance 'capture_pipeline' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2745]
WARNING: [Synth 8-7071] port 'video_out_tvalid' of module 'capture_pipeline_imp_E18Q6O' is unconnected for instance 'capture_pipeline' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2745]
WARNING: [Synth 8-7023] instance 'capture_pipeline' of module 'capture_pipeline_imp_E18Q6O' has 82 connections declared, but only 79 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2745]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_clk_wiz_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_clk_wiz_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'kv260_ispMipiRx_vcu_DP_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2825]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'kv260_ispMipiRx_vcu_DP_clk_wiz_0_0' has 8 connections declared, but only 7 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2825]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0' is unconnected for instance 'proc_sys_reset_100MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2833]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0' is unconnected for instance 'proc_sys_reset_100MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2833]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0' is unconnected for instance 'proc_sys_reset_100MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2833]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_100MHz' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0' has 10 connections declared, but only 7 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2833]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0' is unconnected for instance 'proc_sys_reset_300MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2841]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0' is unconnected for instance 'proc_sys_reset_300MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2841]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0' is unconnected for instance 'proc_sys_reset_300MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2841]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_300MHz' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0' has 10 connections declared, but only 7 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2841]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2849]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' is unconnected for instance 'proc_sys_reset_600MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2849]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' is unconnected for instance 'proc_sys_reset_600MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2849]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' is unconnected for instance 'proc_sys_reset_600MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2849]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' is unconnected for instance 'proc_sys_reset_600MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2849]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' is unconnected for instance 'proc_sys_reset_600MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2849]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_600MHz' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' has 10 connections declared, but only 5 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2849]
INFO: [Synth 8-6157] synthesizing module 'vcu_imp_JQ7ZZW' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13875]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_vcu_dec_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:5945]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1EE1A08' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8201]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_m00_regslice_4' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_m00_regslice_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_m00_regslice_4' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_m00_regslice_4_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_4' is unconnected for instance 'm00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8520]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_4' is unconnected for instance 'm00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8520]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_4' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8520]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1EE1A08' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8201]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1E0M5N2' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10186]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_8' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_8_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_8' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_8_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_8' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10497]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_8' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10497]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_8' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10497]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1E0M5N2' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10186]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_mmu_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_mmu_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_mmu_1' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_mmu_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_JB80IS' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12825]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_regslice_4' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_regslice_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_regslice_4' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_regslice_4_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_4' is unconnected for instance 's01_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13136]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_4' is unconnected for instance 's01_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13136]
WARNING: [Synth 8-7023] instance 's01_regslice' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_4' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13136]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_JB80IS' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12825]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_mmu_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_mmu_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_mmu_1' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_mmu_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_2' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_2' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_vcu_dec_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:5945]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_vcu_enc_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:7073]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1GY5SES' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8601]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_m00_regslice_5' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_m00_regslice_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_m00_regslice_5' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_m00_regslice_5_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_5' is unconnected for instance 'm00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8920]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_5' is unconnected for instance 'm00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8920]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_5' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8920]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1GY5SES' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8601]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1H0C6WI' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10578]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_9' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_9_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_9' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_9_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_9' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10889]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_9' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10889]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_9' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10889]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1H0C6WI' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10578]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_mmu_2' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_mmu_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_mmu_2' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_mmu_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_LVHTUG' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13217]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_regslice_5' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_regslice_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_regslice_5' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_regslice_5_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_5' is unconnected for instance 's01_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13528]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_5' is unconnected for instance 's01_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13528]
WARNING: [Synth 8-7023] instance 's01_regslice' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_5' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13528]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_LVHTUG' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13217]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_mmu_2' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_mmu_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_mmu_2' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_mmu_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_3' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_3' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_vcu_enc_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:7073]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0' is unconnected for instance 'axi_reg_slice_vmcu' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:14848]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0' is unconnected for instance 'axi_reg_slice_vmcu' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:14848]
WARNING: [Synth 8-7023] instance 'axi_reg_slice_vmcu' of module 'kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:14848]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_vcu_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_vcu_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_vcu_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_vcu_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'vcu_pl_enc_awregion1' of module 'kv260_ispMipiRx_vcu_DP_vcu_0_0' is unconnected for instance 'vcu_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:14927]
WARNING: [Synth 8-7071] port 'vcu_pl_enc_awregion0' of module 'kv260_ispMipiRx_vcu_DP_vcu_0_0' is unconnected for instance 'vcu_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:14927]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'vcu_0' of module 'kv260_ispMipiRx_vcu_DP_vcu_0_0' has 219 connections declared, but only 211 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:14927]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_0_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_1/synth/kv260_ispMipiRx_vcu_DP_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_0_1' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_1/synth/kv260_ispMipiRx_vcu_DP_xlslice_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'vcu_imp_JQ7ZZW' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13875]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xlconcat_0_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlconcat_0_0_0/synth/kv260_ispMipiRx_vcu_DP_xlconcat_0_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xlconcat_0_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlconcat_0_0_0/synth/kv260_ispMipiRx_vcu_DP_xlconcat_0_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xlconstant_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlconstant_0_0/synth/kv260_ispMipiRx_vcu_DP_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xlconstant_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlconstant_0_0/synth/kv260_ispMipiRx_vcu_DP_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_0_2' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_2/synth/kv260_ispMipiRx_vcu_DP_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_0_2' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_2/synth/kv260_ispMipiRx_vcu_DP_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_ttc_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_ttc_0_0/synth/kv260_ispMipiRx_vcu_DP_xlslice_ttc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_ttc_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_ttc_0_0/synth/kv260_ispMipiRx_vcu_DP_xlslice_ttc_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1178]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_wrapper' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/imports/hdl/kv260_ispMipiRx_vcu_DP_wrapper.v:12]
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[91] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[90] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[89] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[88] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[87] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[86] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[85] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[84] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[83] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[82] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[81] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[80] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[79] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[78] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[77] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[76] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[75] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[74] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[73] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[72] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[71] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[70] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[69] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[68] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[67] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[66] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[65] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[64] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[63] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[62] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[61] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[60] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[59] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[58] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[57] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[56] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[55] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[54] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[53] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[52] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[51] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[50] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[49] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[48] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[47] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[46] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[45] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[44] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[43] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[42] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[41] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[40] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[39] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[38] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[37] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[36] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[35] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[34] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[33] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[32] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2964.508 ; gain = 303.703 ; free physical = 10324 ; free virtual = 29976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2982.320 ; gain = 321.516 ; free physical = 10322 ; free virtual = 29974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2982.320 ; gain = 321.516 ; free physical = 10322 ; free virtual = 29974
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2988.258 ; gain = 0.000 ; free physical = 10315 ; free virtual = 29967
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_PS_0_0/kv260_ispMipiRx_vcu_DP_PS_0_0/kv260_ispMipiRx_vcu_DP_PS_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/PS_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_PS_0_0/kv260_ispMipiRx_vcu_DP_PS_0_0/kv260_ispMipiRx_vcu_DP_PS_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/PS_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/audio_formatter_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/audio_formatter_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/axi_clock_converter_mm2s'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/axi_clock_converter_mm2s'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/axi_clock_converter_s2mm'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/axi_clock_converter_s2mm'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/clk_wiz_audio'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/clk_wiz_audio'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/i2s_receiver_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/i2s_receiver_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/i2s_transmitter_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/i2s_transmitter_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_oddr_rx_0/kv260_ispMipiRx_vcu_DP_oddr_rx_0/kv260_ispMipiRx_vcu_DP_oddr_rx_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/oddr_rx'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_oddr_rx_0/kv260_ispMipiRx_vcu_DP_oddr_rx_0/kv260_ispMipiRx_vcu_DP_oddr_rx_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/oddr_rx'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_oddr_tx_0/kv260_ispMipiRx_vcu_DP_oddr_tx_0/kv260_ispMipiRx_vcu_DP_oddr_tx_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/oddr_tx'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_oddr_tx_0/kv260_ispMipiRx_vcu_DP_oddr_tx_0/kv260_ispMipiRx_vcu_DP_oddr_tx_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/oddr_tx'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/proc_sys_reset_18MHz'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/proc_sys_reset_18MHz'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_5/kv260_ispMipiRx_vcu_DP_s00_regslice_5/kv260_ispMipiRx_vcu_DP_s00_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_accel_ctrl/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_5/kv260_ispMipiRx_vcu_DP_s00_regslice_5/kv260_ispMipiRx_vcu_DP_s00_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_accel_ctrl/s00_couplers/s00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_0/kv260_ispMipiRx_vcu_DP_xbar_0/kv260_ispMipiRx_vcu_DP_xbar_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/xbar'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_0/kv260_ispMipiRx_vcu_DP_xbar_0/kv260_ispMipiRx_vcu_DP_xbar_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/xbar'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_6/kv260_ispMipiRx_vcu_DP_s00_regslice_6/kv260_ispMipiRx_vcu_DP_s00_regslice_6_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_6/kv260_ispMipiRx_vcu_DP_s00_regslice_6/kv260_ispMipiRx_vcu_DP_s00_regslice_6_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_couplers/s00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_0/kv260_ispMipiRx_vcu_DP_auto_us_0/kv260_ispMipiRx_vcu_DP_auto_us_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_couplers/auto_us'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_0/kv260_ispMipiRx_vcu_DP_auto_us_0/kv260_ispMipiRx_vcu_DP_auto_us_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_couplers/auto_us'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_3/kv260_ispMipiRx_vcu_DP_s01_regslice_3/kv260_ispMipiRx_vcu_DP_s01_regslice_3_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_3/kv260_ispMipiRx_vcu_DP_s01_regslice_3/kv260_ispMipiRx_vcu_DP_s01_regslice_3_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_couplers/s01_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_1/kv260_ispMipiRx_vcu_DP_auto_us_1/kv260_ispMipiRx_vcu_DP_auto_us_1_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_couplers/auto_us'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_1/kv260_ispMipiRx_vcu_DP_auto_us_1/kv260_ispMipiRx_vcu_DP_auto_us_1_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_couplers/auto_us'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s02_regslice_0/kv260_ispMipiRx_vcu_DP_s02_regslice_0/kv260_ispMipiRx_vcu_DP_s02_regslice_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_couplers/s02_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s02_regslice_0/kv260_ispMipiRx_vcu_DP_s02_regslice_0/kv260_ispMipiRx_vcu_DP_s02_regslice_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_couplers/s02_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_2/kv260_ispMipiRx_vcu_DP_auto_us_2/kv260_ispMipiRx_vcu_DP_auto_us_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_couplers/auto_us'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_2/kv260_ispMipiRx_vcu_DP_auto_us_2/kv260_ispMipiRx_vcu_DP_auto_us_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_couplers/auto_us'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_3/kv260_ispMipiRx_vcu_DP_m00_regslice_3/kv260_ispMipiRx_vcu_DP_m00_regslice_3_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_3/kv260_ispMipiRx_vcu_DP_m00_regslice_3/kv260_ispMipiRx_vcu_DP_m00_regslice_3_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/m00_couplers/m00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_0/kv260_ispMipiRx_vcu_DP_s00_mmu_0/kv260_ispMipiRx_vcu_DP_s00_mmu_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_mmu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_0/kv260_ispMipiRx_vcu_DP_s00_mmu_0/kv260_ispMipiRx_vcu_DP_s00_mmu_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_mmu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_0/kv260_ispMipiRx_vcu_DP_s01_mmu_0/kv260_ispMipiRx_vcu_DP_s01_mmu_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_mmu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_0/kv260_ispMipiRx_vcu_DP_s01_mmu_0/kv260_ispMipiRx_vcu_DP_s01_mmu_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_mmu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s02_mmu_0/kv260_ispMipiRx_vcu_DP_s02_mmu_0/kv260_ispMipiRx_vcu_DP_s02_mmu_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_mmu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s02_mmu_0/kv260_ispMipiRx_vcu_DP_s02_mmu_0/kv260_ispMipiRx_vcu_DP_s02_mmu_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_mmu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_1/kv260_ispMipiRx_vcu_DP_xbar_1/kv260_ispMipiRx_vcu_DP_xbar_1_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/xbar'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_1/kv260_ispMipiRx_vcu_DP_xbar_1/kv260_ispMipiRx_vcu_DP_xbar_1_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/xbar'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_7/kv260_ispMipiRx_vcu_DP_s00_regslice_7/kv260_ispMipiRx_vcu_DP_s00_regslice_7_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_7/kv260_ispMipiRx_vcu_DP_s00_regslice_7/kv260_ispMipiRx_vcu_DP_s00_regslice_7_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/s00_couplers/s00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_pc_0/kv260_ispMipiRx_vcu_DP_auto_pc_0/kv260_ispMipiRx_vcu_DP_auto_pc_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_pc_0/kv260_ispMipiRx_vcu_DP_auto_pc_0/kv260_ispMipiRx_vcu_DP_auto_pc_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/s00_couplers/auto_pc'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_pc_1/kv260_ispMipiRx_vcu_DP_auto_pc_1/kv260_ispMipiRx_vcu_DP_auto_pc_1_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_300/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_pc_1/kv260_ispMipiRx_vcu_DP_auto_pc_1/kv260_ispMipiRx_vcu_DP_auto_pc_1_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_300/s00_couplers/auto_pc'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_iic_0_0/kv260_ispMipiRx_vcu_DP_axi_iic_0_0/kv260_ispMipiRx_vcu_DP_axi_iic_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_iic_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_iic_0_0/kv260_ispMipiRx_vcu_DP_axi_iic_0_0/kv260_ispMipiRx_vcu_DP_axi_iic_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_iic_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_vip_0_0/kv260_ispMipiRx_vcu_DP_axi_vip_0_0/kv260_ispMipiRx_vcu_DP_axi_vip_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_vip_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_vip_0_0/kv260_ispMipiRx_vcu_DP_axi_vip_0_0/kv260_ispMipiRx_vcu_DP_axi_vip_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_vip_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/axis_data_fifo_cap'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/axis_data_fifo_cap'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/axis_subset_converter_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/axis_subset_converter_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/mipi_csi2_rx_subsyst_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/mipi_csi2_rx_subsyst_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/v_frmbuf_wr_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/v_frmbuf_wr_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/clk_wiz_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/clk_wiz_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_100MHz'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_100MHz'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_300MHz'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_300MHz'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_600MHz'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_600MHz'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_2/kv260_ispMipiRx_vcu_DP_xbar_2/kv260_ispMipiRx_vcu_DP_xbar_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/xbar'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_2/kv260_ispMipiRx_vcu_DP_xbar_2/kv260_ispMipiRx_vcu_DP_xbar_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/xbar'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_8/kv260_ispMipiRx_vcu_DP_s00_regslice_8/kv260_ispMipiRx_vcu_DP_s01_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_8/kv260_ispMipiRx_vcu_DP_s00_regslice_8/kv260_ispMipiRx_vcu_DP_s01_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_4/kv260_ispMipiRx_vcu_DP_s01_regslice_4/kv260_ispMipiRx_vcu_DP_s01_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_4/kv260_ispMipiRx_vcu_DP_s01_regslice_4/kv260_ispMipiRx_vcu_DP_s01_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_4/kv260_ispMipiRx_vcu_DP_m00_regslice_4/kv260_ispMipiRx_vcu_DP_m00_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_4/kv260_ispMipiRx_vcu_DP_m00_regslice_4/kv260_ispMipiRx_vcu_DP_m00_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_1/kv260_ispMipiRx_vcu_DP_s00_mmu_1/kv260_ispMipiRx_vcu_DP_s01_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s00_mmu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_1/kv260_ispMipiRx_vcu_DP_s00_mmu_1/kv260_ispMipiRx_vcu_DP_s01_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s00_mmu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_1/kv260_ispMipiRx_vcu_DP_s01_mmu_1/kv260_ispMipiRx_vcu_DP_s01_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s01_mmu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_1/kv260_ispMipiRx_vcu_DP_s01_mmu_1/kv260_ispMipiRx_vcu_DP_s01_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s01_mmu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_3/kv260_ispMipiRx_vcu_DP_xbar_3/kv260_ispMipiRx_vcu_DP_xbar_3_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/xbar'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_3/kv260_ispMipiRx_vcu_DP_xbar_3/kv260_ispMipiRx_vcu_DP_xbar_3_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/xbar'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_9/kv260_ispMipiRx_vcu_DP_s00_regslice_9/kv260_ispMipiRx_vcu_DP_s00_regslice_9_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_9/kv260_ispMipiRx_vcu_DP_s00_regslice_9/kv260_ispMipiRx_vcu_DP_s00_regslice_9_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_5/kv260_ispMipiRx_vcu_DP_s01_regslice_5/kv260_ispMipiRx_vcu_DP_s01_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_5/kv260_ispMipiRx_vcu_DP_s01_regslice_5/kv260_ispMipiRx_vcu_DP_s01_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_5/kv260_ispMipiRx_vcu_DP_m00_regslice_5/kv260_ispMipiRx_vcu_DP_m00_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_5/kv260_ispMipiRx_vcu_DP_m00_regslice_5/kv260_ispMipiRx_vcu_DP_m00_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_2/kv260_ispMipiRx_vcu_DP_s00_mmu_2/kv260_ispMipiRx_vcu_DP_s00_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s00_mmu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_2/kv260_ispMipiRx_vcu_DP_s00_mmu_2/kv260_ispMipiRx_vcu_DP_s00_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s00_mmu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_2/kv260_ispMipiRx_vcu_DP_s01_mmu_2/kv260_ispMipiRx_vcu_DP_s01_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s01_mmu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_2/kv260_ispMipiRx_vcu_DP_s01_mmu_2/kv260_ispMipiRx_vcu_DP_s01_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s01_mmu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0/kv260_ispMipiRx_vcu_DP_s00_regslice_6_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_reg_slice_vmcu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0/kv260_ispMipiRx_vcu_DP_s00_regslice_6_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_reg_slice_vmcu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_vcu_0_0/kv260_ispMipiRx_vcu_DP_vcu_0_0/kv260_ispMipiRx_vcu_DP_vcu_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/vcu_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_vcu_0_0/kv260_ispMipiRx_vcu_DP_vcu_0_0/kv260_ispMipiRx_vcu_DP_vcu_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/vcu_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/constrs_1/imports/xdc/pin.xdc]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/constrs_1/imports/xdc/pin.xdc:79]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/constrs_1/imports/xdc/pin.xdc:80]
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/constrs_1/imports/xdc/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/constrs_1/imports/xdc/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kv260_ispMipiRx_vcu_DP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kv260_ispMipiRx_vcu_DP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.039 ; gain = 0.000 ; free physical = 10217 ; free virtual = 29872
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.039 ; gain = 0.000 ; free physical = 10217 ; free virtual = 29872
WARNING: [Timing 38-316] Clock period '6.666' specified during out-of-context synthesis of instance 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/mipi_csi2_rx_subsyst_0' at clock pin 'video_aclk' is different from the actual clock period '3.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3101.039 ; gain = 440.234 ; free physical = 10307 ; free virtual = 29962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3101.039 ; gain = 440.234 ; free physical = 10307 ; free virtual = 29962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_n. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_n. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_p. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_p. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[0]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[0]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[1]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[1]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[2]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[2]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[3]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[3]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[0]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[0]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[1]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[1]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[2]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[2]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[3]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[3]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 23).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/PS_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/audio_formatter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/axi_clock_converter_mm2s. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/axi_clock_converter_s2mm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/clk_wiz_audio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/i2s_receiver_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/i2s_transmitter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/oddr_rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/oddr_tx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/proc_sys_reset_18MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_accel_ctrl/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_accel_ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_couplers/s02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_300/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_300. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_iic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_vip_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/capture_pipeline/axis_data_fifo_cap. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/capture_pipeline/axis_subset_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/capture_pipeline/mipi_csi2_rx_subsyst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/capture_pipeline/v_frmbuf_wr_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/capture_pipeline/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_100MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_300MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_600MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s00_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s01_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s00_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s01_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_reg_slice_vmcu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/vcu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/xlconcat_0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/xlslice_ttc_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3101.039 ; gain = 440.234 ; free physical = 10306 ; free virtual = 29961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3101.039 ; gain = 440.234 ; free physical = 10305 ; free virtual = 29962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3101.039 ; gain = 440.234 ; free physical = 10289 ; free virtual = 29953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3446.555 ; gain = 785.750 ; free physical = 9775 ; free virtual = 29439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3449.555 ; gain = 788.750 ; free physical = 9772 ; free virtual = 29436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3469.594 ; gain = 808.789 ; free physical = 9769 ; free virtual = 29434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.531 ; gain = 814.727 ; free physical = 9769 ; free virtual = 29433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.531 ; gain = 814.727 ; free physical = 9769 ; free virtual = 29433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.531 ; gain = 814.727 ; free physical = 9769 ; free virtual = 29433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.531 ; gain = 814.727 ; free physical = 9769 ; free virtual = 29433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.531 ; gain = 814.727 ; free physical = 9769 ; free virtual = 29433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.531 ; gain = 814.727 ; free physical = 9769 ; free virtual = 29433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------------+----------+
|      |BlackBox name                                     |Instances |
+------+--------------------------------------------------+----------+
|1     |kv260_ispMipiRx_vcu_DP_s00_regslice_5             |         1|
|2     |kv260_ispMipiRx_vcu_DP_s00_mmu_0                  |         1|
|3     |kv260_ispMipiRx_vcu_DP_s01_mmu_0                  |         1|
|4     |kv260_ispMipiRx_vcu_DP_s02_mmu_0                  |         1|
|5     |kv260_ispMipiRx_vcu_DP_xbar_0                     |         1|
|6     |kv260_ispMipiRx_vcu_DP_m00_regslice_3             |         1|
|7     |kv260_ispMipiRx_vcu_DP_auto_us_0                  |         1|
|8     |kv260_ispMipiRx_vcu_DP_s00_regslice_6             |         1|
|9     |kv260_ispMipiRx_vcu_DP_auto_us_1                  |         1|
|10    |kv260_ispMipiRx_vcu_DP_s01_regslice_3             |         1|
|11    |kv260_ispMipiRx_vcu_DP_auto_us_2                  |         1|
|12    |kv260_ispMipiRx_vcu_DP_s02_regslice_0             |         1|
|13    |kv260_ispMipiRx_vcu_DP_xbar_1                     |         1|
|14    |kv260_ispMipiRx_vcu_DP_auto_pc_0                  |         1|
|15    |kv260_ispMipiRx_vcu_DP_s00_regslice_7             |         1|
|16    |kv260_ispMipiRx_vcu_DP_auto_pc_1                  |         1|
|17    |kv260_ispMipiRx_vcu_DP_PS_0_0                     |         1|
|18    |kv260_ispMipiRx_vcu_DP_axi_iic_0_0                |         1|
|19    |kv260_ispMipiRx_vcu_DP_axi_vip_0_0                |         1|
|20    |kv260_ispMipiRx_vcu_DP_clk_wiz_0_0                |         1|
|21    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0    |         1|
|22    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0    |         1|
|23    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0    |         1|
|24    |kv260_ispMipiRx_vcu_DP_audio_formatter_0_0        |         1|
|25    |kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0 |         1|
|26    |kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0 |         1|
|27    |kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0            |         1|
|28    |kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0           |         1|
|29    |kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0        |         1|
|30    |kv260_ispMipiRx_vcu_DP_oddr_rx_0                  |         1|
|31    |kv260_ispMipiRx_vcu_DP_oddr_tx_0                  |         1|
|32    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0     |         1|
|33    |kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0       |         1|
|34    |kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0  |         1|
|35    |kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0   |         1|
|36    |kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0            |         1|
|37    |kv260_ispMipiRx_vcu_DP_s00_mmu_1                  |         1|
|38    |kv260_ispMipiRx_vcu_DP_s01_mmu_1                  |         1|
|39    |kv260_ispMipiRx_vcu_DP_xbar_2                     |         1|
|40    |kv260_ispMipiRx_vcu_DP_m00_regslice_4             |         1|
|41    |kv260_ispMipiRx_vcu_DP_s00_regslice_8             |         1|
|42    |kv260_ispMipiRx_vcu_DP_s01_regslice_4             |         1|
|43    |kv260_ispMipiRx_vcu_DP_s00_mmu_2                  |         1|
|44    |kv260_ispMipiRx_vcu_DP_s01_mmu_2                  |         1|
|45    |kv260_ispMipiRx_vcu_DP_xbar_3                     |         1|
|46    |kv260_ispMipiRx_vcu_DP_m00_regslice_5             |         1|
|47    |kv260_ispMipiRx_vcu_DP_s00_regslice_9             |         1|
|48    |kv260_ispMipiRx_vcu_DP_s01_regslice_5             |         1|
|49    |kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0       |         1|
|50    |kv260_ispMipiRx_vcu_DP_vcu_0_0                    |         1|
+------+--------------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------+------+
|      |Cell                                            |Count |
+------+------------------------------------------------+------+
|1     |kv260_ispMipiRx_vcu_DP_PS_0                     |     1|
|2     |kv260_ispMipiRx_vcu_DP_audio_formatter_0        |     1|
|3     |kv260_ispMipiRx_vcu_DP_auto_pc                  |     2|
|5     |kv260_ispMipiRx_vcu_DP_auto_us                  |     3|
|8     |kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s |     1|
|9     |kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm |     1|
|10    |kv260_ispMipiRx_vcu_DP_axi_iic_0                |     1|
|11    |kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu       |     1|
|12    |kv260_ispMipiRx_vcu_DP_axi_vip_0                |     1|
|13    |kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap       |     1|
|14    |kv260_ispMipiRx_vcu_DP_axis_subset_converter_0  |     1|
|15    |kv260_ispMipiRx_vcu_DP_clk_wiz_0                |     1|
|16    |kv260_ispMipiRx_vcu_DP_clk_wiz_audio            |     1|
|17    |kv260_ispMipiRx_vcu_DP_i2s_receiver_0           |     1|
|18    |kv260_ispMipiRx_vcu_DP_i2s_transmitter_0        |     1|
|19    |kv260_ispMipiRx_vcu_DP_m00_regslice             |     3|
|22    |kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0   |     1|
|23    |kv260_ispMipiRx_vcu_DP_oddr_rx                  |     1|
|24    |kv260_ispMipiRx_vcu_DP_oddr_tx                  |     1|
|25    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz    |     1|
|26    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz     |     1|
|27    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz    |     1|
|28    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz    |     1|
|29    |kv260_ispMipiRx_vcu_DP_s00_mmu                  |     3|
|32    |kv260_ispMipiRx_vcu_DP_s00_regslice             |     5|
|37    |kv260_ispMipiRx_vcu_DP_s01_mmu                  |     3|
|40    |kv260_ispMipiRx_vcu_DP_s01_regslice             |     3|
|43    |kv260_ispMipiRx_vcu_DP_s02_mmu                  |     1|
|44    |kv260_ispMipiRx_vcu_DP_s02_regslice             |     1|
|45    |kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0            |     1|
|46    |kv260_ispMipiRx_vcu_DP_vcu_0                    |     1|
|47    |kv260_ispMipiRx_vcu_DP_xbar                     |     4|
|51    |IBUF                                            |     1|
|52    |IOBUF                                           |     2|
|53    |OBUF                                            |    10|
+------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.531 ; gain = 814.727 ; free physical = 9769 ; free virtual = 29433
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 320 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3475.531 ; gain = 696.008 ; free physical = 9807 ; free virtual = 29471
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.539 ; gain = 814.727 ; free physical = 9807 ; free virtual = 29471
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3479.500 ; gain = 0.000 ; free physical = 9900 ; free virtual = 29565
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3531.156 ; gain = 0.000 ; free physical = 9820 ; free virtual = 29484
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Synth Design complete, checksum: 15219ae5
INFO: [Common 17-83] Releasing license: Synthesis
209 Infos, 246 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 3531.156 ; gain = 904.352 ; free physical = 10028 ; free virtual = 29692
INFO: [Common 17-1381] The checkpoint '/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/kv260_ispMipiRx_vcu_DP_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kv260_ispMipiRx_vcu_DP_wrapper_utilization_synth.rpt -pb kv260_ispMipiRx_vcu_DP_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 21 21:28:21 2023...
