0.7
2020.1
May 27 2020
20:09:33
E:/old_pc/volume_e/iitb/EE671_vlsi_design/brent_kung_adder_16bit/brent_kung_adder_16bit.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/old_pc/volume_e/iitb/EE671_vlsi_design/brent_kung_adder_16bit/brent_kung_adder_16bit.srcs/sources_1/new/bk_adder.v,1628757064,verilog,,,,bk_add;bk_adder;black_c;gen;grey_c;propg,,,,,,,,
