<div id=toc></div>

# Table of Contents

- [cs.AR](#cs.AR) [Total: 1]


<div id='cs.AR'></div>

# cs.AR [[Back]](#toc)

### [1] [DIRC-RAG: Accelerating Edge RAG with Robust High-Density and High-Loading-Bandwidth Digital In-ReRAM Computation](https://arxiv.org/abs/2510.25278)
*Kunming Shao,Zhipeng Liao,Jiangnan Yu,Liang Zhao,Qiwei Li,Xijie Huang,Jingyu He,Fengshi Tian,Yi Zou,Xiaomeng Wang,Tim Kwang-Ting Cheng,Chi-Ying Tsui*

Main category: cs.AR

TL;DR: DIRCRAG是一种基于数字In-ReRAM计算的边缘RAG加速架构，通过集成高密度多级ReRAM子阵列和SRAM单元，实现超低功耗、单周期数据加载，显著降低能耗和延迟。


<details>
  <summary>Details</summary>
Motivation: 解决边缘设备上RAG系统面临的高存储、高能耗和高延迟挑战，同时克服现有CIM技术内存密度低或计算精度有限的问题。

Method: 采用数字In-ReRAM计算技术，结合ReRAM-SRAM单元存储文档嵌入，支持查询静止数据流，并引入误差优化和误差检测电路。

Result: 在TSMC40nm工艺下实现5.18Mb/mm²的片上非易失性内存密度，131 TOPS吞吐量，4MB检索延迟5.6μs/查询，能耗0.956μJ/查询，同时保持检索精度。

Conclusion: DIRCRAG架构有效解决了边缘RAG系统的性能瓶颈，为边缘AI应用提供了高效、低功耗的检索增强生成解决方案。

Abstract: Retrieval-Augmented Generation (RAG) enhances large language models (LLMs) by
integrating external knowledge retrieval but faces challenges on edge devices
due to high storage, energy, and latency demands. Computing-in-Memory (CIM)
offers a promising solution by storing document embeddings in CIM macros and
enabling in-situ parallel retrievals but is constrained by either low memory
density or limited computational accuracy. To address these challenges, we
present DIRCRAG, a novel edge RAG acceleration architecture leveraging Digital
In-ReRAM Computation (DIRC). DIRC integrates a high-density multi-level ReRAM
subarray with an SRAM cell, utilizing SRAM and differential sensing for robust
ReRAM readout and digital multiply-accumulate (MAC) operations. By storing all
document embeddings within the CIM macro, DIRC achieves ultra-low-power,
single-cycle data loading, substantially reducing both energy consumption and
latency compared to offchip DRAM. A query-stationary (QS) dataflow is supported
for RAG tasks, minimizing on-chip data movement and reducing SRAM buffer
requirements. We introduce error optimization for the DIRC ReRAM-SRAM cell by
extracting the bit-wise spatial error distribution of the ReRAM subarray and
applying targeted bit-wise data remapping. An error detection circuit is also
implemented to enhance readout resilience against deviceand circuit-level
variations. Simulation results demonstrate that DIRC-RAG under TSMC40nm process
achieves an on-chip non-volatile memory density of 5.18Mb/mm2 and a throughput
of 131 TOPS. It delivers a 4MB retrieval latency of 5.6{\mu}s/query and an
energy consumption of 0.956{\mu}J/query, while maintaining the retrieval
precision.

</details>
