# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do wys_lab_7_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_lab_7 {E:/Quartusexperiment/wys_lab_7/wys_lab_7.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:20 on Jun 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_lab_7" E:/Quartusexperiment/wys_lab_7/wys_lab_7.v 
# -- Compiling module wys_lab_7
# 
# Top level modules:
# 	wys_lab_7
# End time: 21:22:21 on Jun 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_lab_7/simulation/modelsim {E:/Quartusexperiment/wys_lab_7/simulation/modelsim/wys_lab_7.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:21 on Jun 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_lab_7/simulation/modelsim" E:/Quartusexperiment/wys_lab_7/simulation/modelsim/wys_lab_7.vt 
# -- Compiling module wys_lab_7_vlg_tst
# 
# Top level modules:
# 	wys_lab_7_vlg_tst
# End time: 21:22:21 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  wys_lab_7_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" wys_lab_7_vlg_tst 
# Start time: 21:22:21 on Jun 04,2024
# Loading work.wys_lab_7_vlg_tst
# Loading work.wys_lab_7
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Break in Module wys_lab_7 at E:/Quartusexperiment/wys_lab_7/wys_lab_7.v line 55
# End time: 22:37:41 on Jun 04,2024, Elapsed time: 1:15:20
# Errors: 0, Warnings: 0
