#ifndef __MSMHWIOBASE_H__
#define __MSMHWIOBASE_H__
/*
===========================================================================
*/
/**
  @file msmhwiobase.h
  @brief Auto-generated HWIO base include file.
*/
/*
  ===========================================================================

  Copyright (c) 2013 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  QUALCOMM Proprietary and Confidential.

  ===========================================================================

  $Header: //components/rel/tz.bf/2.5.c10/trustzone_images/core/api/systemdrivers/hwio/msm8994/phys/msmhwiobase.h#1 $
  $DateTime: 2016/06/17 14:31:11 $
  $Author: pwbldsvc $

  ===========================================================================
*/

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_BASE                                               0x00000000
#define EBI1_MEM_BASE_SIZE                                          0x00000000
#define EBI1_MEM_BASE_PHYS                                          0x00000000

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION0
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION0_BASE                                   0x00000000
#define EBI1_MEM_RPM_REGION0_BASE_SIZE                              0x00000000
#define EBI1_MEM_RPM_REGION0_BASE_PHYS                              0x00000000

/*----------------------------------------------------------------------------
 * BASE: RPM_SS_MSG_RAM_SIZE
 *--------------------------------------------------------------------------*/

#define RPM_SS_MSG_RAM_SIZE_BASE                                    0x00008000
#define RPM_SS_MSG_RAM_SIZE_BASE_SIZE                               0x00000000
#define RPM_SS_MSG_RAM_SIZE_BASE_PHYS                               0x00008000

/*----------------------------------------------------------------------------
 * BASE: LPASS_LPM_SIZE
 *--------------------------------------------------------------------------*/

#define LPASS_LPM_SIZE_BASE                                         0x00010000
#define LPASS_LPM_SIZE_BASE_SIZE                                    0x00000000
#define LPASS_LPM_SIZE_BASE_PHYS                                    0x00010000

/*----------------------------------------------------------------------------
 * BASE: PRONTO_CMEM_SIZE
 *--------------------------------------------------------------------------*/

#define PRONTO_CMEM_SIZE_BASE                                       0x0003c000
#define PRONTO_CMEM_SIZE_BASE_SIZE                                  0x00000000
#define PRONTO_CMEM_SIZE_BASE_PHYS                                  0x0003c000

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION1_SIZE
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION1_SIZE_BASE                              0x00080000
#define EBI1_MEM_RPM_REGION1_SIZE_BASE_SIZE                         0x00000000
#define EBI1_MEM_RPM_REGION1_SIZE_BASE_PHYS                         0x00080000

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION2_SIZE
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION2_SIZE_BASE                              0x00080000
#define EBI1_MEM_RPM_REGION2_SIZE_BASE_SIZE                         0x00000000
#define EBI1_MEM_RPM_REGION2_SIZE_BASE_PHYS                         0x00080000

/*----------------------------------------------------------------------------
 * BASE: RPM_CODE_RAM_SIZE
 *--------------------------------------------------------------------------*/

#define RPM_CODE_RAM_SIZE_BASE                                      0x00080000
#define RPM_CODE_RAM_SIZE_BASE_SIZE                                 0x00000000
#define RPM_CODE_RAM_SIZE_BASE_PHYS                                 0x00080000

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM_SIZE
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_SIZE_BASE                                          0x000ff000
#define BOOT_ROM_SIZE_BASE_SIZE                                     0x00000000
#define BOOT_ROM_SIZE_BASE_PHYS                                     0x000ff000

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION0_END
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION0_END_BASE                               0x000fffff
#define EBI1_MEM_RPM_REGION0_END_BASE_SIZE                          0x00000000
#define EBI1_MEM_RPM_REGION0_END_BASE_PHYS                          0x000fffff

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION0_SIZE
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION0_SIZE_BASE                              0x00100000
#define EBI1_MEM_RPM_REGION0_SIZE_BASE_SIZE                         0x00000000
#define EBI1_MEM_RPM_REGION0_SIZE_BASE_PHYS                         0x00100000

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION1
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION1_BASE                                   0x00100000
#define EBI1_MEM_RPM_REGION1_BASE_SIZE                              0x00000000
#define EBI1_MEM_RPM_REGION1_BASE_PHYS                              0x00100000

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION4_SIZE
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION4_SIZE_BASE                              0x00100000
#define EBI1_MEM_RPM_REGION4_SIZE_BASE_SIZE                         0x00000000
#define EBI1_MEM_RPM_REGION4_SIZE_BASE_PHYS                         0x00100000

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION1_END
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION1_END_BASE                               0x0017ffff
#define EBI1_MEM_RPM_REGION1_END_BASE_SIZE                          0x00000000
#define EBI1_MEM_RPM_REGION1_END_BASE_PHYS                          0x0017ffff

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION2
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION2_BASE                                   0x00180000
#define EBI1_MEM_RPM_REGION2_BASE_SIZE                              0x00000000
#define EBI1_MEM_RPM_REGION2_BASE_PHYS                              0x00180000

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION2_END
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION2_END_BASE                               0x001fffff
#define EBI1_MEM_RPM_REGION2_END_BASE_SIZE                          0x00000000
#define EBI1_MEM_RPM_REGION2_END_BASE_PHYS                          0x001fffff

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION3
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION3_BASE                                   0x00200000
#define EBI1_MEM_RPM_REGION3_BASE_SIZE                              0x00000000
#define EBI1_MEM_RPM_REGION3_BASE_PHYS                              0x00200000

/*----------------------------------------------------------------------------
 * BASE: KRAIT_L2_MEM_SIZE
 *--------------------------------------------------------------------------*/

#define KRAIT_L2_MEM_SIZE_BASE                                      0x00200000
#define KRAIT_L2_MEM_SIZE_BASE_SIZE                                 0x00000000
#define KRAIT_L2_MEM_SIZE_BASE_PHYS                                 0x00200000

/*----------------------------------------------------------------------------
 * BASE: MSS_TCM_SIZE
 *--------------------------------------------------------------------------*/

#define MSS_TCM_SIZE_BASE                                           0x00200000
#define MSS_TCM_SIZE_BASE_SIZE                                      0x00000000
#define MSS_TCM_SIZE_BASE_PHYS                                      0x00200000

/*----------------------------------------------------------------------------
 * BASE: SYSTEM_IMEM_SIZE
 *--------------------------------------------------------------------------*/

#define SYSTEM_IMEM_SIZE_BASE                                       0x00200000
#define SYSTEM_IMEM_SIZE_BASE_SIZE                                  0x00000000
#define SYSTEM_IMEM_SIZE_BASE_PHYS                                  0x00200000

/*----------------------------------------------------------------------------
 * BASE: MMSS_OCMEM_SIZE
 *--------------------------------------------------------------------------*/

#define MMSS_OCMEM_SIZE_BASE                                        0x00400000
#define MMSS_OCMEM_SIZE_BASE_SIZE                                   0x00000000
#define MMSS_OCMEM_SIZE_BASE_PHYS                                   0x00400000

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION5_SIZE
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION5_SIZE_BASE                              0x17f00000
#define EBI1_MEM_RPM_REGION5_SIZE_BASE_SIZE                         0x00000000
#define EBI1_MEM_RPM_REGION5_SIZE_BASE_PHYS                         0x17f00000

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION3_SIZE
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION3_SIZE_BASE                              0xdfe00000
#define EBI1_MEM_RPM_REGION3_SIZE_BASE_SIZE                         0x00000000
#define EBI1_MEM_RPM_REGION3_SIZE_BASE_PHYS                         0xdfe00000

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION3_END
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION3_END_BASE                               0xdfffffff
#define EBI1_MEM_RPM_REGION3_END_BASE_SIZE                          0x00000000
#define EBI1_MEM_RPM_REGION3_END_BASE_PHYS                          0xdfffffff

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION4
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION4_BASE                                   0xe0000000
#define EBI1_MEM_RPM_REGION4_BASE_SIZE                              0x00000000
#define EBI1_MEM_RPM_REGION4_BASE_PHYS                              0xe0000000

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION4_END
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION4_END_BASE                               0xe00fffff
#define EBI1_MEM_RPM_REGION4_END_BASE_SIZE                          0x00000000
#define EBI1_MEM_RPM_REGION4_END_BASE_PHYS                          0xe00fffff

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION5
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION5_BASE                                   0xe0100000
#define EBI1_MEM_RPM_REGION5_BASE_SIZE                              0x00000000
#define EBI1_MEM_RPM_REGION5_BASE_PHYS                              0xe0100000

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_END
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_END_BASE                                           0xf7ffffff
#define EBI1_MEM_END_BASE_SIZE                                      0x00000000
#define EBI1_MEM_END_BASE_PHYS                                      0xf7ffffff

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_RPM_REGION5_END
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_RPM_REGION5_END_BASE                               0xf7ffffff
#define EBI1_MEM_RPM_REGION5_END_BASE_SIZE                          0x00000000
#define EBI1_MEM_RPM_REGION5_END_BASE_PHYS                          0xf7ffffff

/*----------------------------------------------------------------------------
 * BASE: EBI1_MEM_SIZE
 *--------------------------------------------------------------------------*/

#define EBI1_MEM_SIZE_BASE                                          0xf8000000
#define EBI1_MEM_SIZE_BASE_SIZE                                     0x00000000
#define EBI1_MEM_SIZE_BASE_PHYS                                     0xf8000000

/*----------------------------------------------------------------------------
 * BASE: KRAIT_L2_MEM
 *--------------------------------------------------------------------------*/

#define KRAIT_L2_MEM_BASE                                           0xf8000000
#define KRAIT_L2_MEM_BASE_SIZE                                      0x00000000
#define KRAIT_L2_MEM_BASE_PHYS                                      0xf8000000

/*----------------------------------------------------------------------------
 * BASE: KRAIT_L2_MEM_END
 *--------------------------------------------------------------------------*/

#define KRAIT_L2_MEM_END_BASE                                       0xf81fffff
#define KRAIT_L2_MEM_END_BASE_SIZE                                  0x00000000
#define KRAIT_L2_MEM_END_BASE_PHYS                                  0xf81fffff

/*----------------------------------------------------------------------------
 * BASE: PCIE_1_PCIE20_WRAPPER_AXI
 *--------------------------------------------------------------------------*/

#define PCIE_1_PCIE20_WRAPPER_AXI_BASE                              0xf8800000
#define PCIE_1_PCIE20_WRAPPER_AXI_BASE_SIZE                         0x00800000
#define PCIE_1_PCIE20_WRAPPER_AXI_BASE_PHYS                         0xf8800000

/*----------------------------------------------------------------------------
 * BASE: KPSS
 *--------------------------------------------------------------------------*/

#define KPSS_BASE                                                   0xf9000000
#define KPSS_BASE_SIZE                                              0x00200000
#define KPSS_BASE_PHYS                                              0xf9000000

/*----------------------------------------------------------------------------
 * BASE: USB30_PRIM
 *--------------------------------------------------------------------------*/

#define USB30_PRIM_BASE                                             0xf9200000
#define USB30_PRIM_BASE_SIZE                                        0x00200000
#define USB30_PRIM_BASE_PHYS                                        0xf9200000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_BASE                                              0xf9800000
#define PERIPH_SS_BASE_SIZE                                         0x00400000
#define PERIPH_SS_BASE_PHYS                                         0xf9800000

/*----------------------------------------------------------------------------
 * BASE: WCSS
 *--------------------------------------------------------------------------*/

#define WCSS_BASE                                                   0xfb000000
#define WCSS_BASE_SIZE                                              0x01000000
#define WCSS_BASE_PHYS                                              0xfb000000

/*----------------------------------------------------------------------------
 * BASE: PRONTO_CMEM
 *--------------------------------------------------------------------------*/

#define PRONTO_CMEM_BASE                                            0xfb600000
#define PRONTO_CMEM_BASE_SIZE                                       0x00000000
#define PRONTO_CMEM_BASE_PHYS                                       0xfb600000

/*----------------------------------------------------------------------------
 * BASE: PRONTO_CMEM_END
 *--------------------------------------------------------------------------*/

#define PRONTO_CMEM_END_BASE                                        0xfb63bfff
#define PRONTO_CMEM_END_BASE_SIZE                                   0x00000000
#define PRONTO_CMEM_END_BASE_PHYS                                   0xfb63bfff

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_START_ADDRESS_BASE                                 0xfc000000
#define BOOT_ROM_START_ADDRESS_BASE_SIZE                            0x00000000
#define BOOT_ROM_START_ADDRESS_BASE_PHYS                            0xfc000000

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_BASE                                               0xfc000000
#define BOOT_ROM_BASE_SIZE                                          0x00100000
#define BOOT_ROM_BASE_PHYS                                          0xfc000000

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_END_ADDRESS_BASE                                   0xfc0fefff
#define BOOT_ROM_END_ADDRESS_BASE_SIZE                              0x00000000
#define BOOT_ROM_END_ADDRESS_BASE_PHYS                              0xfc0fefff

/*----------------------------------------------------------------------------
 * BASE: RPM_CODE_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define RPM_CODE_RAM_START_ADDRESS_BASE                             0xfc100000
#define RPM_CODE_RAM_START_ADDRESS_BASE_SIZE                        0x00000000
#define RPM_CODE_RAM_START_ADDRESS_BASE_PHYS                        0xfc100000

/*----------------------------------------------------------------------------
 * BASE: RPM
 *--------------------------------------------------------------------------*/

#define RPM_BASE                                                    0xfc100000
#define RPM_BASE_SIZE                                               0x00100000
#define RPM_BASE_PHYS                                               0xfc100000

/*----------------------------------------------------------------------------
 * BASE: RPM_CODE_RAM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define RPM_CODE_RAM_END_ADDRESS_BASE                               0xfc17ffff
#define RPM_CODE_RAM_END_ADDRESS_BASE_SIZE                          0x00000000
#define RPM_CODE_RAM_END_ADDRESS_BASE_PHYS                          0xfc17ffff

/*----------------------------------------------------------------------------
 * BASE: QDSS_QDSS
 *--------------------------------------------------------------------------*/

#define QDSS_QDSS_BASE                                              0xfc300000
#define QDSS_QDSS_BASE_SIZE                                         0x00080000
#define QDSS_QDSS_BASE_PHYS                                         0xfc300000

/*----------------------------------------------------------------------------
 * BASE: BIMC
 *--------------------------------------------------------------------------*/

#define BIMC_BASE                                                   0xfc380000
#define BIMC_BASE_SIZE                                              0x00080000
#define BIMC_BASE_PHYS                                              0xfc380000

/*----------------------------------------------------------------------------
 * BASE: CLK_CTL
 *--------------------------------------------------------------------------*/

#define CLK_CTL_BASE                                                0xfc400000
#define CLK_CTL_BASE_SIZE                                           0x00020000
#define CLK_CTL_BASE_PHYS                                           0xfc400000

/*----------------------------------------------------------------------------
 * BASE: RPM_MSG_RAM
 *--------------------------------------------------------------------------*/

#define RPM_MSG_RAM_BASE                                            0xfc420000
#define RPM_MSG_RAM_BASE_SIZE                                       0x00010000
#define RPM_MSG_RAM_BASE_PHYS                                       0xfc420000

/*----------------------------------------------------------------------------
 * BASE: RPM_SS_MSG_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define RPM_SS_MSG_RAM_START_ADDRESS_BASE                           0xfc428000
#define RPM_SS_MSG_RAM_START_ADDRESS_BASE_SIZE                      0x00000000
#define RPM_SS_MSG_RAM_START_ADDRESS_BASE_PHYS                      0xfc428000

/*----------------------------------------------------------------------------
 * BASE: RPM_SS_MSG_RAM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define RPM_SS_MSG_RAM_END_ADDRESS_BASE                             0xfc42ffff
#define RPM_SS_MSG_RAM_END_ADDRESS_BASE_SIZE                        0x00000000
#define RPM_SS_MSG_RAM_END_ADDRESS_BASE_PHYS                        0xfc42ffff

/*----------------------------------------------------------------------------
 * BASE: CNOC_7_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_7_BUS_TIMEOUT_BASE                                     0xfc447000
#define CNOC_7_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define CNOC_7_BUS_TIMEOUT_BASE_PHYS                                0xfc447000

/*----------------------------------------------------------------------------
 * BASE: CNOC_0_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_0_BUS_TIMEOUT_BASE                                     0xfc448000
#define CNOC_0_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define CNOC_0_BUS_TIMEOUT_BASE_PHYS                                0xfc448000

/*----------------------------------------------------------------------------
 * BASE: CNOC_1_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_1_BUS_TIMEOUT_BASE                                     0xfc449000
#define CNOC_1_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define CNOC_1_BUS_TIMEOUT_BASE_PHYS                                0xfc449000

/*----------------------------------------------------------------------------
 * BASE: CNOC_2_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_2_BUS_TIMEOUT_BASE                                     0xfc44a000
#define CNOC_2_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define CNOC_2_BUS_TIMEOUT_BASE_PHYS                                0xfc44a000

/*----------------------------------------------------------------------------
 * BASE: CNOC_3_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_3_BUS_TIMEOUT_BASE                                     0xfc44b000
#define CNOC_3_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define CNOC_3_BUS_TIMEOUT_BASE_PHYS                                0xfc44b000

/*----------------------------------------------------------------------------
 * BASE: CNOC_4_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_4_BUS_TIMEOUT_BASE                                     0xfc44c000
#define CNOC_4_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define CNOC_4_BUS_TIMEOUT_BASE_PHYS                                0xfc44c000

/*----------------------------------------------------------------------------
 * BASE: CNOC_5_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_5_BUS_TIMEOUT_BASE                                     0xfc44d000
#define CNOC_5_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define CNOC_5_BUS_TIMEOUT_BASE_PHYS                                0xfc44d000

/*----------------------------------------------------------------------------
 * BASE: CNOC_6_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_6_BUS_TIMEOUT_BASE                                     0xfc44e000
#define CNOC_6_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define CNOC_6_BUS_TIMEOUT_BASE_PHYS                                0xfc44e000

/*----------------------------------------------------------------------------
 * BASE: RBCPR_WRAPPER
 *--------------------------------------------------------------------------*/

#define RBCPR_WRAPPER_BASE                                          0xfc44f000
#define RBCPR_WRAPPER_BASE_SIZE                                     0x00001000
#define RBCPR_WRAPPER_BASE_PHYS                                     0xfc44f000

/*----------------------------------------------------------------------------
 * BASE: MX_RBCPR_WRAPPER
 *--------------------------------------------------------------------------*/

#define MX_RBCPR_WRAPPER_BASE                                       0xfc450000
#define MX_RBCPR_WRAPPER_BASE_SIZE                                  0x00001000
#define MX_RBCPR_WRAPPER_BASE_PHYS                                  0xfc450000

/*----------------------------------------------------------------------------
 * BASE: SYSTEM_NOC
 *--------------------------------------------------------------------------*/

#define SYSTEM_NOC_BASE                                             0xfc460000
#define SYSTEM_NOC_BASE_SIZE                                        0x00005880
#define SYSTEM_NOC_BASE_PHYS                                        0xfc460000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_NOC
 *--------------------------------------------------------------------------*/

#define PERIPH_NOC_BASE                                             0xfc468000
#define PERIPH_NOC_BASE_SIZE                                        0x00002400
#define PERIPH_NOC_BASE_PHYS                                        0xfc468000

/*----------------------------------------------------------------------------
 * BASE: MMSS_NOC
 *--------------------------------------------------------------------------*/

#define MMSS_NOC_BASE                                               0xfc478000
#define MMSS_NOC_BASE_SIZE                                          0x00003480
#define MMSS_NOC_BASE_PHYS                                          0xfc478000

/*----------------------------------------------------------------------------
 * BASE: CONFIG_NOC
 *--------------------------------------------------------------------------*/

#define CONFIG_NOC_BASE                                             0xfc480000
#define CONFIG_NOC_BASE_SIZE                                        0x00000080
#define CONFIG_NOC_BASE_PHYS                                        0xfc480000

/*----------------------------------------------------------------------------
 * BASE: OCIMEM_WRAPPER_CSR
 *--------------------------------------------------------------------------*/

#define OCIMEM_WRAPPER_CSR_BASE                                     0xfc488000
#define OCIMEM_WRAPPER_CSR_BASE_SIZE                                0x00004000
#define OCIMEM_WRAPPER_CSR_BASE_PHYS                                0xfc488000

/*----------------------------------------------------------------------------
 * BASE: XPU_CFG_SNOC_CFG_MPU1132_16_M15L7_AHB
 *--------------------------------------------------------------------------*/

#define XPU_CFG_SNOC_CFG_MPU1132_16_M15L7_AHB_BASE                  0xfc48c000
#define XPU_CFG_SNOC_CFG_MPU1132_16_M15L7_AHB_BASE_SIZE             0x00000a00
#define XPU_CFG_SNOC_CFG_MPU1132_16_M15L7_AHB_BASE_PHYS             0xfc48c000

/*----------------------------------------------------------------------------
 * BASE: XPU_CFG_QDSS_APU1132_2
 *--------------------------------------------------------------------------*/

#define XPU_CFG_QDSS_APU1132_2_BASE                                 0xfc48d000
#define XPU_CFG_QDSS_APU1132_2_BASE_SIZE                            0x00000300
#define XPU_CFG_QDSS_APU1132_2_BASE_PHYS                            0xfc48d000

/*----------------------------------------------------------------------------
 * BASE: DEHR_BIMC_WRAPPER
 *--------------------------------------------------------------------------*/

#define DEHR_BIMC_WRAPPER_BASE                                      0xfc498000
#define DEHR_BIMC_WRAPPER_BASE_SIZE                                 0x00008000
#define DEHR_BIMC_WRAPPER_BASE_PHYS                                 0xfc498000

/*----------------------------------------------------------------------------
 * BASE: MPM2_MPM
 *--------------------------------------------------------------------------*/

#define MPM2_MPM_BASE                                               0xfc4a0000
#define MPM2_MPM_BASE_SIZE                                          0x00010000
#define MPM2_MPM_BASE_PHYS                                          0xfc4a0000

/*----------------------------------------------------------------------------
 * BASE: SPDM_WRAPPER_TOP
 *--------------------------------------------------------------------------*/

#define SPDM_WRAPPER_TOP_BASE                                       0xfc4b0000
#define SPDM_WRAPPER_TOP_BASE_SIZE                                  0x00008000
#define SPDM_WRAPPER_TOP_BASE_PHYS                                  0xfc4b0000

/*----------------------------------------------------------------------------
 * BASE: SECURITY_CONTROL
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_BASE                                       0xfc4b8000
#define SECURITY_CONTROL_BASE_SIZE                                  0x00008000
#define SECURITY_CONTROL_BASE_PHYS                                  0xfc4b8000

/*----------------------------------------------------------------------------
 * BASE: PMIC_ARB
 *--------------------------------------------------------------------------*/

#define PMIC_ARB_BASE                                               0xfc4c0000
#define PMIC_ARB_BASE_SIZE                                          0x00010000
#define PMIC_ARB_BASE_PHYS                                          0xfc4c0000

/*----------------------------------------------------------------------------
 * BASE: DDR_SS
 *--------------------------------------------------------------------------*/

#define DDR_SS_BASE                                                 0xfc4e0000
#define DDR_SS_BASE_SIZE                                            0x00020000
#define DDR_SS_BASE_PHYS                                            0xfc4e0000

/*----------------------------------------------------------------------------
 * BASE: XPU_CFG_DDR_PHY_CFG_APU1132_1
 *--------------------------------------------------------------------------*/

#define XPU_CFG_DDR_PHY_CFG_APU1132_1_BASE                          0xfc501000
#define XPU_CFG_DDR_PHY_CFG_APU1132_1_BASE_SIZE                     0x00000280
#define XPU_CFG_DDR_PHY_CFG_APU1132_1_BASE_PHYS                     0xfc501000

/*----------------------------------------------------------------------------
 * BASE: PCIE_0_PCIE20_WRAPPER_AHB
 *--------------------------------------------------------------------------*/

#define PCIE_0_PCIE20_WRAPPER_AHB_BASE                              0xfc520000
#define PCIE_0_PCIE20_WRAPPER_AHB_BASE_SIZE                         0x00008000
#define PCIE_0_PCIE20_WRAPPER_AHB_BASE_PHYS                         0xfc520000

/*----------------------------------------------------------------------------
 * BASE: PCIE_1_PCIE20_WRAPPER_AHB
 *--------------------------------------------------------------------------*/

#define PCIE_1_PCIE20_WRAPPER_AHB_BASE                              0xfc528000
#define PCIE_1_PCIE20_WRAPPER_AHB_BASE_SIZE                         0x00008000
#define PCIE_1_PCIE20_WRAPPER_AHB_BASE_PHYS                         0xfc528000

/*----------------------------------------------------------------------------
 * BASE: UFS_UFS_REGS
 *--------------------------------------------------------------------------*/

#define UFS_UFS_REGS_BASE                                           0xfc590000
#define UFS_UFS_REGS_BASE_SIZE                                      0x00010000
#define UFS_UFS_REGS_BASE_PHYS                                      0xfc590000

/*----------------------------------------------------------------------------
 * BASE: MODEM_TOP
 *--------------------------------------------------------------------------*/

#define MODEM_TOP_BASE                                              0xfc800000
#define MODEM_TOP_BASE_SIZE                                         0x00800000
#define MODEM_TOP_BASE_PHYS                                         0xfc800000

/*----------------------------------------------------------------------------
 * BASE: MSS_TCM
 *--------------------------------------------------------------------------*/

#define MSS_TCM_BASE                                                0xfcc00000
#define MSS_TCM_BASE_SIZE                                           0x00000000
#define MSS_TCM_BASE_PHYS                                           0xfcc00000

/*----------------------------------------------------------------------------
 * BASE: MSS_TCM_END
 *--------------------------------------------------------------------------*/

#define MSS_TCM_END_BASE                                            0xfcdfffff
#define MSS_TCM_END_BASE_SIZE                                       0x00000000
#define MSS_TCM_END_BASE_PHYS                                       0xfcdfffff

/*----------------------------------------------------------------------------
 * BASE: CRYPTO2_CRYPTO_TOP
 *--------------------------------------------------------------------------*/

#define CRYPTO2_CRYPTO_TOP_BASE                                     0xfd3c0000
#define CRYPTO2_CRYPTO_TOP_BASE_SIZE                                0x00020000
#define CRYPTO2_CRYPTO_TOP_BASE_PHYS                                0xfd3c0000

/*----------------------------------------------------------------------------
 * BASE: CRYPTO0_CRYPTO_TOP
 *--------------------------------------------------------------------------*/

#define CRYPTO0_CRYPTO_TOP_BASE                                     0xfd400000
#define CRYPTO0_CRYPTO_TOP_BASE_SIZE                                0x00020000
#define CRYPTO0_CRYPTO_TOP_BASE_PHYS                                0xfd400000

/*----------------------------------------------------------------------------
 * BASE: CRYPTO1_CRYPTO_TOP
 *--------------------------------------------------------------------------*/

#define CRYPTO1_CRYPTO_TOP_BASE                                     0xfd440000
#define CRYPTO1_CRYPTO_TOP_BASE_SIZE                                0x00020000
#define CRYPTO1_CRYPTO_TOP_BASE_PHYS                                0xfd440000

/*----------------------------------------------------------------------------
 * BASE: CORE_TOP_CSR
 *--------------------------------------------------------------------------*/

#define CORE_TOP_CSR_BASE                                           0xfd480000
#define CORE_TOP_CSR_BASE_SIZE                                      0x00040000
#define CORE_TOP_CSR_BASE_PHYS                                      0xfd480000

/*----------------------------------------------------------------------------
 * BASE: IPA_WRAPPER
 *--------------------------------------------------------------------------*/

#define IPA_WRAPPER_BASE                                            0xfd4c0000
#define IPA_WRAPPER_BASE_SIZE                                       0x00040000
#define IPA_WRAPPER_BASE_PHYS                                       0xfd4c0000

/*----------------------------------------------------------------------------
 * BASE: TLMM
 *--------------------------------------------------------------------------*/

#define TLMM_BASE                                                   0xfd500000
#define TLMM_BASE_SIZE                                              0x00100000
#define TLMM_BASE_PHYS                                              0xfd500000

/*----------------------------------------------------------------------------
 * BASE: MMSS
 *--------------------------------------------------------------------------*/

#define MMSS_BASE                                                   0xfd800000
#define MMSS_BASE_SIZE                                              0x00800000
#define MMSS_BASE_PHYS                                              0xfd800000

/*----------------------------------------------------------------------------
 * BASE: LPASS
 *--------------------------------------------------------------------------*/

#define LPASS_BASE                                                  0xfe000000
#define LPASS_BASE_SIZE                                             0x00800000
#define LPASS_BASE_PHYS                                             0xfe000000

/*----------------------------------------------------------------------------
 * BASE: LPASS_LPM
 *--------------------------------------------------------------------------*/

#define LPASS_LPM_BASE                                              0xfe0e0000
#define LPASS_LPM_BASE_SIZE                                         0x00000000
#define LPASS_LPM_BASE_PHYS                                         0xfe0e0000

/*----------------------------------------------------------------------------
 * BASE: LPASS_LPM_END
 *--------------------------------------------------------------------------*/

#define LPASS_LPM_END_BASE                                          0xfe0effff
#define LPASS_LPM_END_BASE_SIZE                                     0x00000000
#define LPASS_LPM_END_BASE_PHYS                                     0xfe0effff

/*----------------------------------------------------------------------------
 * BASE: SYSTEM_IMEM
 *--------------------------------------------------------------------------*/

#define SYSTEM_IMEM_BASE                                            0xfe800000
#define SYSTEM_IMEM_BASE_SIZE                                       0x00000000
#define SYSTEM_IMEM_BASE_PHYS                                       0xfe800000

/*----------------------------------------------------------------------------
 * BASE: SYSTEM_IMEM_END
 *--------------------------------------------------------------------------*/

#define SYSTEM_IMEM_END_BASE                                        0xfe9fffff
#define SYSTEM_IMEM_END_BASE_SIZE                                   0x00000000
#define SYSTEM_IMEM_END_BASE_PHYS                                   0xfe9fffff

/*----------------------------------------------------------------------------
 * BASE: SNOC_0_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define SNOC_0_BUS_TIMEOUT_BASE                                     0xfea00000
#define SNOC_0_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define SNOC_0_BUS_TIMEOUT_BASE_PHYS                                0xfea00000

/*----------------------------------------------------------------------------
 * BASE: SNOC_2_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define SNOC_2_BUS_TIMEOUT_BASE                                     0xfea01000
#define SNOC_2_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define SNOC_2_BUS_TIMEOUT_BASE_PHYS                                0xfea01000

/*----------------------------------------------------------------------------
 * BASE: SNOC_3_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define SNOC_3_BUS_TIMEOUT_BASE                                     0xfea02000
#define SNOC_3_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define SNOC_3_BUS_TIMEOUT_BASE_PHYS                                0xfea02000

/*----------------------------------------------------------------------------
 * BASE: SNOC_1_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define SNOC_1_BUS_TIMEOUT_BASE                                     0xfea04000
#define SNOC_1_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define SNOC_1_BUS_TIMEOUT_BASE_PHYS                                0xfea04000

/*----------------------------------------------------------------------------
 * BASE: MMSS_OCMEM
 *--------------------------------------------------------------------------*/

#define MMSS_OCMEM_BASE                                             0xfec00000
#define MMSS_OCMEM_BASE_SIZE                                        0x00000000
#define MMSS_OCMEM_BASE_PHYS                                        0xfec00000

/*----------------------------------------------------------------------------
 * BASE: MMSS_OCMEM_END
 *--------------------------------------------------------------------------*/

#define MMSS_OCMEM_END_BASE                                         0xfeffffff
#define MMSS_OCMEM_END_BASE_SIZE                                    0x00000000
#define MMSS_OCMEM_END_BASE_PHYS                                    0xfeffffff

/*----------------------------------------------------------------------------
 * BASE: PCIE_0_PCIE20_WRAPPER_AXI
 *--------------------------------------------------------------------------*/

#define PCIE_0_PCIE20_WRAPPER_AXI_BASE                              0xff000000
#define PCIE_0_PCIE20_WRAPPER_AXI_BASE_SIZE                         0x01000000
#define PCIE_0_PCIE20_WRAPPER_AXI_BASE_PHYS                         0xff000000

/*----------------------------------------------------------------------------
 * BASE: MSS_MODEM
 *--------------------------------------------------------------------------*/

#define MSS_MODEM_BASE                                              0x100000000uLL
#define MSS_MODEM_BASE_SIZE                                         0x01000000
#define MSS_MODEM_BASE_PHYS                                         0x100000000uLL


#endif /* __MSMHWIOBASE_H__ */
