$block{cdb_cache} = {
  Defines_db => "Z:\\Development\\trunk\\Moriah\\ASIC\\design\\NPU\\CDB\\central_tcam\\ctm_defines.v",
  ProjectName => "Gibraltar",
  InterruptRegister => { #Structure Type: Reg; Skip Register;
    Name => "InterruptRegister",
    RegMem => "Reg",
    Address => "0",
    Description => "Master Interrupt Register",
    Width => "3",
    Type => "Interrupt",
    MemProtectInterruptSummary => { #Structure Type: RegField;
      Name => "MemProtectInterruptSummary",
      RegMem => "RegField",
      Description => "When this bit is set, MemProtectInterrupt has asserted interrupt",
      Width => "1",
      Position => "0",
      Type => "Interrupt",
    },
    splitter_cache_interrupt_regSummary => { #Structure Type: RegField;
      Name => "splitter_cache_interrupt_regSummary",
      RegMem => "RegField",
      Description => "When this bit is set, splitter_cache_interrupt_reg has asserted interrupt",
      Width => "1",
      Position => "1",
      Type => "Interrupt",
    },
    lpm_cache_interrupt_regSummary => { #Structure Type: RegField;
      Name => "lpm_cache_interrupt_regSummary",
      RegMem => "RegField",
      Description => "When this bit is set, lpm_cache_interrupt_reg has asserted interrupt",
      Width => "1",
      Position => "2",
      Type => "Interrupt",
    },
  },
  MemProtectInterrupt => { #Structure Type: Reg; Skip Register;
    Name => "MemProtectInterrupt",
    RegMem => "Reg",
    Address => "1",
    Description => "ECC/Parity Interrupt Register",
    Width => "3",
    Type => "Interrupt",
    Ecc_1bErrInterrupt => { #Structure Type: RegField;
      Name => "Ecc_1bErrInterrupt",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b error was detected",
      Width => "1",
      Position => "0",
      Type => "Interrupt",
      UsedBy => "SER",
    },
    Ecc_2bErrInterrupt => { #Structure Type: RegField;
      Name => "Ecc_2bErrInterrupt",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b error was detected",
      Width => "1",
      Position => "1",
      Type => "Interrupt",
      UsedBy => "SER",
    },
    ParityErrInterrupt => { #Structure Type: RegField;
      Name => "ParityErrInterrupt",
      RegMem => "RegField",
      Description => "When this bit is set, Parity error was detected",
      Width => "1",
      Position => "2",
      Type => "Interrupt",
      UsedBy => "SER",
    },
  },
  MemProtectInterruptTest => { #Structure Type: Reg; Skip Register;
    Name => "MemProtectInterruptTest",
    RegMem => "Reg",
    Address => "2",
    Description => "ECC/Parity Interrupt test register",
    Width => "3",
    Type => "InterruptTest",
    Ecc_1bErrInterruptTest => { #Structure Type: RegField;
      Name => "Ecc_1bErrInterruptTest",
      RegMem => "RegField",
      Description => "Setting this filed to 1 triggers an assertion of the interrupt that is associated with this test field",
      Width => "1",
      Position => "0",
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    Ecc_2bErrInterruptTest => { #Structure Type: RegField;
      Name => "Ecc_2bErrInterruptTest",
      RegMem => "RegField",
      Description => "Setting this filed to 1 triggers an assertion of the interrupt that is associated with this test field",
      Width => "1",
      Position => "1",
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    ParityErrInterruptTest => { #Structure Type: RegField;
      Name => "ParityErrInterruptTest",
      RegMem => "RegField",
      Description => "Setting this filed to 1 triggers an assertion of the interrupt that is associated with this test field",
      Width => "1",
      Position => "2",
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  Ecc_1bErrInterruptRegisterMask => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_1bErrInterruptRegisterMask",
    RegMem => "Reg",
    Address => "3",
    Description => "ECC 1b Error Interrupt Mask Register",
    Width => "10",
    Type => "Config",
    splitter_cache_age_memEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "splitter_cache_age_memEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    splitter_cache_activity_memEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "splitter_cache_activity_memEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    splitter_cache_tcam_memEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "splitter_cache_tcam_memEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm_cache_age_memEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm_cache_age_memEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm_cache_activity_memEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm_cache_activity_memEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm_cache_tcam_memEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm_cache_tcam_memEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    splitter_cache_msb_emVerifierEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "splitter_cache_msb_emVerifierEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    splitter_cache_lsb_emVerifierEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "splitter_cache_lsb_emVerifierEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm_cache_msb_emVerifierEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm_cache_msb_emVerifierEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm_cache_lsb_emVerifierEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm_cache_lsb_emVerifierEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
  },
  Ecc_2bErrInterruptRegisterMask => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_2bErrInterruptRegisterMask",
    RegMem => "Reg",
    Address => "4",
    Description => "ECC 2b Error Interrupt Mask Register",
    Width => "10",
    Type => "Config",
    splitter_cache_age_memEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "splitter_cache_age_memEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    splitter_cache_activity_memEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "splitter_cache_activity_memEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    splitter_cache_tcam_memEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "splitter_cache_tcam_memEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm_cache_age_memEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm_cache_age_memEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm_cache_activity_memEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm_cache_activity_memEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm_cache_tcam_memEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm_cache_tcam_memEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    splitter_cache_msb_emVerifierEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "splitter_cache_msb_emVerifierEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    splitter_cache_lsb_emVerifierEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "splitter_cache_lsb_emVerifierEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm_cache_msb_emVerifierEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm_cache_msb_emVerifierEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm_cache_lsb_emVerifierEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm_cache_lsb_emVerifierEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
  },
  ParityErrInterruptRegisterMask => { #Structure Type: Reg; Skip Register;
    Name => "ParityErrInterruptRegisterMask",
    RegMem => "Reg",
    Address => "5",
    Description => "Parity Error Interrupt Mask Register",
    Width => "4",
    Type => "Config",
    splitter_cache_tcam0ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "splitter_cache_tcam0ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    splitter_cache_tcam1ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "splitter_cache_tcam1ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm_cache_tcam0ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm_cache_tcam0ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm_cache_tcam1ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm_cache_tcam1ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
  },
  Ecc_1bErrInitiateRegister => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_1bErrInitiateRegister",
    RegMem => "Reg",
    Address => "30",
    Description => "ECC 1b Error Initiator Register",
    Width => "10",
    Type => "Config",
    splitter_cache_age_memEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "splitter_cache_age_memEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    splitter_cache_activity_memEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "splitter_cache_activity_memEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    splitter_cache_tcam_memEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "splitter_cache_tcam_memEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm_cache_age_memEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "lpm_cache_age_memEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm_cache_activity_memEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "lpm_cache_activity_memEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm_cache_tcam_memEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "lpm_cache_tcam_memEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    splitter_cache_msb_emVerifierEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "splitter_cache_msb_emVerifierEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    splitter_cache_lsb_emVerifierEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "splitter_cache_lsb_emVerifierEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm_cache_msb_emVerifierEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "lpm_cache_msb_emVerifierEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm_cache_lsb_emVerifierEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "lpm_cache_lsb_emVerifierEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  Ecc_2bErrInitiateRegister => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_2bErrInitiateRegister",
    RegMem => "Reg",
    Address => "31",
    Description => "ECC 2b Error Initiator Register",
    Width => "10",
    Type => "Config",
    splitter_cache_age_memEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "splitter_cache_age_memEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    splitter_cache_activity_memEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "splitter_cache_activity_memEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    splitter_cache_tcam_memEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "splitter_cache_tcam_memEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm_cache_age_memEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "lpm_cache_age_memEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm_cache_activity_memEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "lpm_cache_activity_memEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm_cache_tcam_memEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "lpm_cache_tcam_memEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    splitter_cache_msb_emVerifierEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "splitter_cache_msb_emVerifierEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    splitter_cache_lsb_emVerifierEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "splitter_cache_lsb_emVerifierEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm_cache_msb_emVerifierEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "lpm_cache_msb_emVerifierEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm_cache_lsb_emVerifierEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "lpm_cache_lsb_emVerifierEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  ParityErrInitiateRegister => { #Structure Type: Reg; Skip Register;
    Name => "ParityErrInitiateRegister",
    RegMem => "Reg",
    Address => "32",
    Description => "Parity Error Initiator Register",
    Width => "4",
    Type => "Config",
    splitter_cache_tcam0ParityErrInitiate => { #Structure Type: RegField;
      Name => "splitter_cache_tcam0ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    splitter_cache_tcam1ParityErrInitiate => { #Structure Type: RegField;
      Name => "splitter_cache_tcam1ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm_cache_tcam0ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm_cache_tcam0ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm_cache_tcam1ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm_cache_tcam1ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  MemProtectErrStatus => { #Structure Type: Reg; Skip Register;
    Name => "MemProtectErrStatus",
    RegMem => "Reg",
    Address => "33",
    Description => "Memory SER protected error status",
    Width => "14",
    Type => "ReadOnly",
    splitter_cache_age_memErrInt => { #Structure Type: RegField;
      Name => "splitter_cache_age_memErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "0",
      Type => "Status",
      UsedBy => "SER",
    },
    splitter_cache_activity_memErrInt => { #Structure Type: RegField;
      Name => "splitter_cache_activity_memErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "1",
      Type => "Status",
      UsedBy => "SER",
    },
    splitter_cache_tcam_memErrInt => { #Structure Type: RegField;
      Name => "splitter_cache_tcam_memErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "2",
      Type => "Status",
      UsedBy => "SER",
    },
    splitter_cache_tcam0ErrInt => { #Structure Type: RegField;
      Name => "splitter_cache_tcam0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "3",
      Type => "Status",
      UsedBy => "SER",
    },
    splitter_cache_tcam1ErrInt => { #Structure Type: RegField;
      Name => "splitter_cache_tcam1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "4",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm_cache_age_memErrInt => { #Structure Type: RegField;
      Name => "lpm_cache_age_memErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "5",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm_cache_activity_memErrInt => { #Structure Type: RegField;
      Name => "lpm_cache_activity_memErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "6",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm_cache_tcam_memErrInt => { #Structure Type: RegField;
      Name => "lpm_cache_tcam_memErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "7",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm_cache_tcam0ErrInt => { #Structure Type: RegField;
      Name => "lpm_cache_tcam0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "8",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm_cache_tcam1ErrInt => { #Structure Type: RegField;
      Name => "lpm_cache_tcam1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "9",
      Type => "Status",
      UsedBy => "SER",
    },
    splitter_cache_msb_emVerifierErrInt => { #Structure Type: RegField;
      Name => "splitter_cache_msb_emVerifierErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "10",
      Type => "Status",
      UsedBy => "SER",
    },
    splitter_cache_lsb_emVerifierErrInt => { #Structure Type: RegField;
      Name => "splitter_cache_lsb_emVerifierErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "11",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm_cache_msb_emVerifierErrInt => { #Structure Type: RegField;
      Name => "lpm_cache_msb_emVerifierErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "12",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm_cache_lsb_emVerifierErrInt => { #Structure Type: RegField;
      Name => "lpm_cache_lsb_emVerifierErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "13",
      Type => "Status",
      UsedBy => "SER",
    },
  },
  SelectedSerErrorInfo => { #Structure Type: Reg; Skip Register;
    Name => "SelectedSerErrorInfo",
    RegMem => "Reg",
    Address => "34",
    Description => "Address and Type of SER error of selected memory",
    Width => "15",
    Type => "ReadOnly",
    MemErrAddr => { #Structure Type: RegField;
      Name => "MemErrAddr",
      RegMem => "RegField",
      Description => "Address of SER error of selected memory",
      Width => "13",
      Position => "12:0",
      Type => "Status",
      UsedBy => "SER",
    },
    MemErrType => { #Structure Type: RegField;
      Name => "MemErrType",
      RegMem => "RegField",
      Description => "0 = ECC 1b, 1 = ECC 2b, 2 = Parity",
      Width => "2",
      Position => "14:13",
      Type => "Status",
      UsedBy => "SER",
    },
  },
  SerErrorDebugConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "SerErrorDebugConfiguration",
    RegMem => "Reg",
    Address => "35",
    Description => "Address and Type of SER error of selected memory",
    Width => "5",
    Type => "Config",
    ErroneousMemorySelector => { #Structure Type: RegField;
      Name => "ErroneousMemorySelector",
      RegMem => "RegField",
      Description => "Selects which memory error address and error type to set on the status register",
      Width => "4",
      Position => "3:0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b0",
    },
    ResetMemoryErrors => { #Structure Type: RegField;
      Name => "ResetMemoryErrors",
      RegMem => "RegField",
      Description => "When set to 1 - all the memory SER errors are reset. Need to set back to 0 to resume error recording",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b0",
    },
  },
  Ecc_1bErrDebug => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_1bErrDebug",
    RegMem => "Reg",
    Address => "36",
    Description => "ECC 1b Error Counter",
    Width => "16",
    Type => "ReadOnly",
    Ecc_1bErrCounter => { #Structure Type: RegField;
      Name => "Ecc_1bErrCounter",
      RegMem => "RegField",
      Description => "Counts number of ECC 1b errors",
      Width => "16",
      Position => "15:0",
      Type => "Counter",
      UsedBy => "SER",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  Ecc_2bErrDebug => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_2bErrDebug",
    RegMem => "Reg",
    Address => "37",
    Description => "ECC 2b Error Counter",
    Width => "16",
    Type => "ReadOnly",
    Ecc_2bErrCounter => { #Structure Type: RegField;
      Name => "Ecc_2bErrCounter",
      RegMem => "RegField",
      Description => "Counts number of ECC 2b errors",
      Width => "16",
      Position => "15:0",
      Type => "Counter",
      UsedBy => "SER",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  ParityErrDebug => { #Structure Type: Reg; Skip Register;
    Name => "ParityErrDebug",
    RegMem => "Reg",
    Address => "38",
    Description => "Parity Error Counter",
    Width => "16",
    Type => "ReadOnly",
    ParityErrCounter => { #Structure Type: RegField;
      Name => "ParityErrCounter",
      RegMem => "RegField",
      Description => "Counts number of Parity errors",
      Width => "16",
      Position => "15:0",
      Type => "Counter",
      UsedBy => "SER",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  TcamBistControl => { #Structure Type: Reg; Skip Register;
    Name => "TcamBistControl",
    RegMem => "Reg",
    Address => "39",
    Description => "TCAM BIST control",
    Width => "4",
    Type => "Config",
    TcamStrw => { #Structure Type: RegField;
      Name => "TcamStrw",
      RegMem => "RegField",
      Description => "The timing-mode configuration of the TCAMs",
      Width => "2",
      Position => "1:0",
      Type => "Config",
      UsedBy => "TCAM",
      DefaultValue => "d1",
    },
    TcamBistRst => { #Structure Type: RegField;
      Name => "TcamBistRst",
      RegMem => "RegField",
      Description => "TCAM BIST reset",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "TCAM",
      DefaultValue => "d0",
    },
    TcamBistRun => { #Structure Type: RegField;
      Name => "TcamBistRun",
      RegMem => "RegField",
      Description => "TCAM BIST run",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "TCAM",
      DefaultValue => "d0",
    },
  },
  TcamBistStatus => { #Structure Type: Reg; Skip Register;
    Name => "TcamBistStatus",
    RegMem => "Reg",
    Address => "3A",
    Description => "TCAM BIST pass fail status",
    Width => "8",
    Type => "ReadOnly",
    TcamBistDonePassOut => { #Structure Type: RegField;
      Name => "TcamBistDonePassOut",
      RegMem => "RegField",
      Description => "When this bit is set, TCAM BIST passed",
      Width => "4",
      Position => "3:0",
      Type => "Status",
      UsedBy => "TCAM",
    },
    TcamBistDoneFailOut => { #Structure Type: RegField;
      Name => "TcamBistDoneFailOut",
      RegMem => "RegField",
      Description => "When this bit is set, TCAM BIST failed",
      Width => "4",
      Position => "7:4",
      Type => "Status",
      UsedBy => "TCAM",
    },
  },
  TcamScanPeriodCfg => { #Structure Type: Reg; Skip Register;
    Name => "TcamScanPeriodCfg",
    RegMem => "Reg",
    Address => "3B",
    Description => "Configures period of TCAM scan for SER, set 0 to disable",
    Width => "32",
    Type => "Config",
    TcamScanPeriod => { #Structure Type: RegField;
      Name => "TcamScanPeriod",
      RegMem => "RegField",
      Description => "Configures period of TCAM scan for SER, set 0 to disable",
      Width => "32",
      Position => "31:0",
      Type => "Config",
      UsedBy => "TCAM",
      DefaultValue => "d120000000",
    },
  },

  CounterTimer => { #Structure Type: Reg; Skip Register;
    Name => "CounterTimer",
    RegMem => "Reg",
    Address => "40",
    Description => "Defines Counter Timer parameters",
    Width => "33", # Excel Formula: =calc_reg_width(E8:E9,F9)
    Type => "Config",
    CounterTimerEnable => { #Structure Type: RegField;
      Name => "CounterTimerEnable",
      RegMem => "RegField",
      Description => "If set, Counter Timer will applied for the counters, otherwise the counters are free running",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b0",
    },
    CounterTimerCycle => { #Structure Type: RegField;
      Name => "CounterTimerCycle",
      RegMem => "RegField",
      Description => "When activated, CounterTimer will count for CounterTimerCycle",
      Width => "32",
      Position => "32:1", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "h3B9ACA00",
    },
  },
  CounterTimerTriggerReg => { #Structure Type: Reg; Skip Register;
    Name => "CounterTimerTriggerReg",
    RegMem => "Reg",
    Address => "41", # Excel Formula: =calc_reg_address(C7,A7,G7)
    Description => "Activates Counter Timer",
    Width => "1", # Excel Formula: =calc_reg_width(E11:E11,F11)
    Type => "External",
    UsedBy => "CIF",
    CounterTimerTrigger => { #Structure Type: RegField;
      Name => "CounterTimerTrigger",
      RegMem => "RegField",
      Description => "When activated, CounterTimer will count for CounterTimerCycle",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F10,E11,TRUE)
      Type => "External",
    },
  },
  MemoryAccessTimeout => { #Structure Type: Reg; Skip Register;
    Name => "MemoryAccessTimeout",
    RegMem => "Reg",
    Address => "42", # Excel Formula: =calc_reg_address(C10,A10,G10)
    Description => "Defines parameters for memory access timer expiry",
    Width => "38", # Excel Formula: =calc_reg_width(E13:E15,F15)
    Type => "Config",
    BubbleCounterThr => { #Structure Type: RegField;
      Name => "BubbleCounterThr",
      RegMem => "RegField",
      Description => "When BubbleCounterThr clocks passed from CIF memory access without grant, Bubble Request signal raised towards the block ",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F12,E13,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d256",
    },
    TimeoutCounterThr => { #Structure Type: RegField;
      Name => "TimeoutCounterThr",
      RegMem => "RegField",
      Description => "When TimeoutCounterThr clocks passed from CIF memory access without grant, the access is terminated with error ",
      Width => "16",
      Position => "31:16", # Excel Formula: =calc_position(F13,E14)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d4096",
    },
    AnsWindowCounterThr => { #Structure Type: RegField;
      Name => "AnsWindowCounterThr",
      RegMem => "RegField",
      Description => "When memory access is terminated because of  TimeoutCounterThr, the CIF waits AnsWindowCounterThr clocks for access termination",
      Width => "6",
      Position => "37:32", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d16",
    },
  },
  BroadcastConfigReg => { #Structure Type: Reg; Skip Register;
    Name => "BroadcastConfigReg",
    RegMem => "Reg",
    Address => "43", # Excel Formula: =calc_reg_address(C12,A12,G12)
    Description => "Config Top broadcast parameters",
    Width => "12", # Excel Formula: =calc_reg_width(E17:E17,F17)
    Type => "Config",
    BroadcastId => { #Structure Type: RegField;
      Name => "BroadcastId",
      RegMem => "RegField",
      Description => "Broadcast ID used by Config Top protocol for broadcast messages",
      Width => "12",
      Position => "11:0", # Excel Formula: =calc_position(F16,E17,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "hFFF",
    },
  },
  MemoryProtBypass => { #Structure Type: Reg; Skip Register;
    Name => "MemoryProtBypass",
    RegMem => "Reg",
    Address => "44", # Excel Formula: =calc_reg_address(C16,A16,G16)
    Description => "Bypass for ECC/Parity, used for debug",
    Width => "3", # Excel Formula: =calc_reg_width(E19:E21,F21)
    Type => "Config",
    DisableEcc => { #Structure Type: RegField;
      Name => "DisableEcc",
      RegMem => "RegField",
      Description => "If set, ECC fix is bypassed and is taken from payload",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F18,E19,TRUE)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CifProtGenBypass => { #Structure Type: RegField;
      Name => "CifProtGenBypass",
      RegMem => "RegField",
      Description => "If set, ECC/Parity generation is bypassed and is taken from payload for CIF access",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F19,E20)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CifProtFixBypass => { #Structure Type: RegField;
      Name => "CifProtFixBypass",
      RegMem => "RegField",
      Description => "If set, ECC/Parity fix is bypassed and original ECC/Parity is forwarded towards the CIF",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F20,E21)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  SoftResetConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "SoftResetConfiguration",
    RegMem => "Reg",
    Address => "45", # Excel Formula: =calc_reg_address(C18,A18,G18)
    Description => "Soft Reset Configuration for the block",
    Width => "1", # Excel Formula: =calc_reg_width(E23:E23,F23)
    Type => "Config",
    SoftRstn => { #Structure Type: RegField;
      Name => "SoftRstn",
      RegMem => "RegField",
      Description => "Triggers soft reset signal for the block, active low register",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F22,E23,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b0",
    },
  },
  MbistConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "MbistConfiguration",
    RegMem => "Reg",
    Address => "46", # Excel Formula: =calc_reg_address(C22,A22,G22)
    Description => "MBIST Configuration for the block",
    Width => "73", # Excel Formula: =calc_reg_width(E25:E53,F53)
    Type => "Config",
    SACR1P_RME => { #Structure Type: RegField;
      Name => "SACR1P_RME",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F24,E25,TRUE)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SACR1P_RM => { #Structure Type: RegField;
      Name => "SACR1P_RM",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin",
      Width => "4",
      Position => "4:1", # Excel Formula: =calc_position(F25,E26)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SACU2P_RME => { #Structure Type: RegField;
      Name => "SACU2P_RME",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F26,E27)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SACU2P_RM => { #Structure Type: RegField;
      Name => "SACU2P_RM",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin",
      Width => "4",
      Position => "9:6", # Excel Formula: =calc_position(F27,E28)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADC1P_RME => { #Structure Type: RegField;
      Name => "SADC1P_RME",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F28,E29)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADC1P_RM => { #Structure Type: RegField;
      Name => "SADC1P_RM",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin",
      Width => "4",
      Position => "14:11", # Excel Formula: =calc_position(F29,E30)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADR2P_RMEA => { #Structure Type: RegField;
      Name => "SADR2P_RMEA",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable port A",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F30,E31)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADR2P_RMA => { #Structure Type: RegField;
      Name => "SADR2P_RMA",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin port A",
      Width => "4",
      Position => "19:16", # Excel Formula: =calc_position(F31,E32)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADR2P_RMEB => { #Structure Type: RegField;
      Name => "SADR2P_RMEB",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable port B",
      Width => "1",
      Position => "20", # Excel Formula: =calc_position(F32,E33)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADR2P_RMB => { #Structure Type: RegField;
      Name => "SADR2P_RMB",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin port B",
      Width => "4",
      Position => "24:21", # Excel Formula: =calc_position(F33,E34)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADS2P_RMEA => { #Structure Type: RegField;
      Name => "SADS2P_RMEA",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable port A",
      Width => "1",
      Position => "25", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADS2P_RMA => { #Structure Type: RegField;
      Name => "SADS2P_RMA",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin port A",
      Width => "4",
      Position => "29:26", # Excel Formula: =calc_position(F35,E36)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADS2P_RMEB => { #Structure Type: RegField;
      Name => "SADS2P_RMEB",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable port B",
      Width => "1",
      Position => "30", # Excel Formula: =calc_position(F36,E37)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADS2P_RMB => { #Structure Type: RegField;
      Name => "SADS2P_RMB",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin port B",
      Width => "4",
      Position => "34:31", # Excel Formula: =calc_position(F37,E38)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASR1P_RME => { #Structure Type: RegField;
      Name => "SASR1P_RME",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable",
      Width => "1",
      Position => "35", # Excel Formula: =calc_position(F38,E39)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASR1P_RM => { #Structure Type: RegField;
      Name => "SASR1P_RM",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin",
      Width => "4",
      Position => "39:36", # Excel Formula: =calc_position(F39,E40)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASS1P_RME => { #Structure Type: RegField;
      Name => "SASS1P_RME",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F40,E41)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASS1P_RM => { #Structure Type: RegField;
      Name => "SASS1P_RM",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin",
      Width => "4",
      Position => "44:41", # Excel Formula: =calc_position(F41,E42)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASS2P_RMEA => { #Structure Type: RegField;
      Name => "SASS2P_RMEA",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable port A",
      Width => "1",
      Position => "45", # Excel Formula: =calc_position(F42,E43)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASS2P_RMA => { #Structure Type: RegField;
      Name => "SASS2P_RMA",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin port A",
      Width => "4",
      Position => "49:46", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASS2P_RMEB => { #Structure Type: RegField;
      Name => "SASS2P_RMEB",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable port B",
      Width => "1",
      Position => "50", # Excel Formula: =calc_position(F44,E45)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASS2P_RMB => { #Structure Type: RegField;
      Name => "SASS2P_RMB",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin port B",
      Width => "4",
      Position => "54:51", # Excel Formula: =calc_position(F45,E46)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASU2P_RME => { #Structure Type: RegField;
      Name => "SASU2P_RME",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable",
      Width => "1",
      Position => "55", # Excel Formula: =calc_position(F46,E47)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASU2P_RM => { #Structure Type: RegField;
      Name => "SASU2P_RM",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin",
      Width => "4",
      Position => "59:56", # Excel Formula: =calc_position(F47,E48)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADU1P_RME => { #Structure Type: RegField;
      Name => "SADU1P_RME",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable",
      Width => "1",
      Position => "60", # Excel Formula: =calc_position(F48,E49)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADU1P_RM => { #Structure Type: RegField;
      Name => "SADU1P_RM",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin",
      Width => "4",
      Position => "64:61", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADS2P_RA => { #Structure Type: RegField;
      Name => "SADS2P_RA",
      RegMem => "RegField",
      Description => "MBIST logic - Read Assist for Dual port",
      Width => "2",
      Position => "66:65", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADU1P_WA => { #Structure Type: RegField;
      Name => "SADU1P_WA",
      RegMem => "RegField",
      Description => "Write-Assist configuration for the SP SADU compiler",
      Width => "3",
      Position => "69:67", # Excel Formula: =calc_position(F51,E52)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "d5",
    },
    SADU1P_WPULSE => { #Structure Type: RegField;
      Name => "SADU1P_WPULSE",
      RegMem => "RegField",
      Description => "Write-Assist-Pulse configuration for the SP SADU compiler",
      Width => "3",
      Position => "72:70", # Excel Formula: =calc_position(F52,E53)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  PowerDownConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "PowerDownConfiguration",
    RegMem => "Reg",
    Address => "47", # Excel Formula: =calc_reg_address(C24,A24,G24)
    Description => "Power Down Configuration for the block",
    Width => "1", # Excel Formula: =calc_reg_width(E55:E55,F55)
    Type => "Config",
    PowerDown => { #Structure Type: RegField;
      Name => "PowerDown",
      RegMem => "RegField",
      Description => "If set, disables the clock of the block",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F54,E55,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b0",
      Comments => "Default value should always be 0",
    },
  },
  SpareReg => { #Structure Type: Reg; Skip Register;
    Name => "SpareReg",
    RegMem => "Reg",
    Address => "48", # Excel Formula: =calc_reg_address(C54,A54,G54)
    Description => "Spare register",
    Width => "128", # Excel Formula: =calc_reg_width(E57:E57,F57)
    Type => "Config",
    SpareRegister => { #Structure Type: RegField;
      Name => "SpareRegister",
      RegMem => "RegField",
      Description => "Spare register ",
      Width => "128",
      Position => "127:0", # Excel Formula: =calc_position(F56,E57,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "hffffffffffffffff",
    },
  },
  PmroCtrl => { #Structure Type: Reg; Skip Register;
    Name => "PmroCtrl",
    RegMem => "Reg",
    Address => "49", # Excel Formula: =calc_reg_address(C56,A56,G56)
    Description => "PMRO controller configuration",
    Width => "32", # Excel Formula: =calc_reg_width(E59:E63,F63)
    Type => "Config",
    PmroRstn => { #Structure Type: RegField;
      Name => "PmroRstn",
      RegMem => "RegField",
      Description => "PMRO reset, active low",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F58,E59,TRUE)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d0",
    },
    PmroConfigEn => { #Structure Type: RegField;
      Name => "PmroConfigEn",
      RegMem => "RegField",
      Description => "Enable pmro configuration, when equals to 0 configurations are locked",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F59,E60)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d0",
    },
    PmroStart => { #Structure Type: RegField;
      Name => "PmroStart",
      RegMem => "RegField",
      Description => "Start the pmro operation",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F60,E61)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d0",
    },
    PmroRingEn => { #Structure Type: RegField;
      Name => "PmroRingEn",
      RegMem => "RegField",
      Description => "Determines which PMRO ring to activate, should be configured as one hot",
      Width => "7",
      Position => "9:3", # Excel Formula: =calc_position(F61,E62)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d1",
    },
    PmroCntPeriod => { #Structure Type: RegField;
      Name => "PmroCntPeriod",
      RegMem => "RegField",
      Description => "Number of core clock cycles on which PMRO is measured",
      Width => "22",
      Position => "31:10", # Excel Formula: =calc_position(F62,E63)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "h3FFFFF",
    },
  },
  PmroStatus => { #Structure Type: Reg; Skip Register;
    Name => "PmroStatus",
    RegMem => "Reg",
    Address => "4A", # Excel Formula: =calc_reg_address(C58,A58,G58)
    Description => "PMRO status configuration",
    Width => "23", # Excel Formula: =calc_reg_width(E65:E66,F66)
    Type => "ReadOnly",
    PmroCountOut => { #Structure Type: RegField;
      Name => "PmroCountOut",
      RegMem => "RegField",
      Description => "The ring oscilator counter value.",
      Width => "22",
      Position => "21:0", # Excel Formula: =calc_position(F64,E65,TRUE)
      Type => "Status",
      UsedBy => "pmro",
    },
    PmroDone => { #Structure Type: RegField;
      Name => "PmroDone",
      RegMem => "RegField",
      Description => "Pmro operation done, PmroCountOut is valid.",
      Width => "1",
      Position => "22", # Excel Formula: =calc_position(F65,E66)
      Type => "Status",
      UsedBy => "pmro",
    },
  },
  MirrorBusConfReg => { #Structure Type: Reg; Skip Register;
    Name => "MirrorBusConfReg",
    RegMem => "Reg",
    Address => "4B", # Excel Formula: =calc_reg_address(C64,A64,G64)
    Description => "Mirror Bus configurations",
    Width => "11", # Excel Formula: =calc_reg_width(E68:E69,F69)
    Type => "Config",
    MirrorBusEn => { #Structure Type: RegField;
      Name => "MirrorBusEn",
      RegMem => "RegField",
      Description => "Enable Mirror Bus",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F67,E68,TRUE)
      Type => "Config",
      UsedBy => "BLOCK",
      DefaultValue => "h0",
    },
    MirrorBusSel => { #Structure Type: RegField;
      Name => "MirrorBusSel",
      RegMem => "RegField",
      Description => "Mirror Bus selector",
      Width => "10",
      Position => "10:1", # Excel Formula: =calc_position(F68,E69)
      Type => "Config",
      UsedBy => "BLOCK",
      DefaultValue => "h0",
    },
  },
  MirrorBusStatus => { #Structure Type: Reg; Skip Register;
    Name => "MirrorBusStatus",
    RegMem => "Reg",
    Address => "4C", # Excel Formula: =calc_reg_address(C67,A67,G67)
    Description => "Mirror Bus status result",
    Width => "32", # Excel Formula: =calc_reg_width(E71:E71,F71)
    Type => "ReadOnly",
    MirrorBus => { #Structure Type: RegField;
      Name => "MirrorBus",
      RegMem => "RegField",
      Description => "Mirror Bus status result",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F70,E71,TRUE)
      Type => "Status",
      UsedBy => "BLOCK",
    },
  },
  DeviceTimeOffsetCfg => { #Structure Type: Reg; Skip Register;
    Name => "DeviceTimeOffsetCfg",
    RegMem => "Reg",
    Address => "4D", # Excel Formula: =calc_reg_address(C70,A70,G70)
    Description => "Define time offset configuration",
    Width => "10", # Excel Formula: =calc_reg_width(E73:E73,F73)
    Type => "Config",
    DeviceTimeOffset => { #Structure Type: RegField;
      Name => "DeviceTimeOffset",
      RegMem => "RegField",
      Description => "Define time offset",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F72,E73,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "h0",
    },
  },
  splitter_cache_disable_cache_tcam_register => { #Structure Type: Reg;
    Name => "splitter_cache_disable_cache_tcam_register",
    RegMem => "Reg",
    Address => "100",
    Description => "rxpp lookups in the cache tcam will always result in a miss when this bit is set ",
    Width => "1", # Excel Formula: =calc_reg_width(E8:E8,F8)
    Type => "Config",
    splitter_cache_disable_cache_tcam => { #Structure Type: RegField;
      Name => "splitter_cache_disable_cache_tcam",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_disable_cache_em_register => { #Structure Type: Reg;
    Name => "splitter_cache_disable_cache_em_register",
    RegMem => "Reg",
    Address => "101", # Excel Formula: =calc_reg_address(C7,A7,G7)
    Description => "rxpp lookups in the cache em will always result in a miss when this bit is set ",
    Width => "1", # Excel Formula: =calc_reg_width(E10:E10,F10)
    Type => "Config",
    splitter_cache_disable_cache_em => { #Structure Type: RegField;
      Name => "splitter_cache_disable_cache_em",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F9,E10,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_period_register => { #Structure Type: Reg;
    Name => "splitter_cache_insert_period_register",
    RegMem => "Reg",
    Address => "102", # Excel Formula: =calc_reg_address(C9,A9,G9)
    Description => "number of clocks the insert machine will stall between attempts to insert new data to cache.",
    Width => "10", # Excel Formula: =calc_reg_width(E12:E12,F12)
    Type => "Config",
    splitter_cache_insert_period => { #Structure Type: RegField;
      Name => "splitter_cache_insert_period",
      RegMem => "RegField",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F11,E12,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h5",
      InitValueAllModes => "1",
    },
  },
  splitter_cache_scan_period_register => { #Structure Type: Reg;
    Name => "splitter_cache_scan_period_register",
    RegMem => "Reg",
    Address => "103", # Excel Formula: =calc_reg_address(C11,A11,G11)
    Description => "number of clocks the scanner machine will stall between attempts todelete data from the cache.",
    Width => "10", # Excel Formula: =calc_reg_width(E14:E14,F14)
    Type => "Config",
    splitter_cache_scan_period => { #Structure Type: RegField;
      Name => "splitter_cache_scan_period",
      RegMem => "RegField",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F13,E14,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h5",
      InitValueAllModes => "0",
    },
  },
  splitter_cache_age_threshold_register => { #Structure Type: Reg;
    Name => "splitter_cache_age_threshold_register",
    RegMem => "Reg",
    Address => "104", # Excel Formula: =calc_reg_address(C13,A13,G13)
    Description => "entries with age older than this value will be removed by the scanner.",
    Width => "2", # Excel Formula: =calc_reg_width(E16:E16,F16)
    Type => "Config",
    splitter_cache_age_threshold => { #Structure Type: RegField;
      Name => "splitter_cache_age_threshold",
      RegMem => "RegField",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F15,E16,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h2",
      InitValueAllModes => "2",
    },
  },
  splitter_cache_activity_threshold_register => { #Structure Type: Reg;
    Name => "splitter_cache_activity_threshold_register",
    RegMem => "Reg",
    Address => "105", # Excel Formula: =calc_reg_address(C15,A15,G15)
    Description => "entries with activity time stamp older than this value will be removed by the scanner.",
    Width => "6", # Excel Formula: =calc_reg_width(E18:E18,F18)
    Type => "Config",
    splitter_cache_activity_threshold => { #Structure Type: RegField;
      Name => "splitter_cache_activity_threshold",
      RegMem => "RegField",
      Width => "6",
      Position => "5:0", # Excel Formula: =calc_position(F17,E18,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h4",
      InitValueAllModes => "0",
    },
  },
  splitter_cache_age_offset_register => { #Structure Type: Reg;
    Name => "splitter_cache_age_offset_register",
    RegMem => "Reg",
    Address => "106", # Excel Formula: =calc_reg_address(C17,A17,G17)
    Description => "the age timestamp is driven from a 32bit register. This value determines the start point from which the age timestamp is taken.",
    Width => "5", # Excel Formula: =calc_reg_width(E20:E20,F20)
    Type => "Config",
    splitter_cache_age_offset => { #Structure Type: RegField;
      Name => "splitter_cache_age_offset",
      RegMem => "RegField",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F19,E20,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h3",
      InitValueAllModes => "15",
    },
  },
  splitter_cache_activity_offset_register => { #Structure Type: Reg;
    Name => "splitter_cache_activity_offset_register",
    RegMem => "Reg",
    Address => "107", # Excel Formula: =calc_reg_address(C19,A19,G19)
    Description => "the activity timestamp is driven from a 32bit register. This value determines the start point from which the activity timestamp is taken.",
    Width => "5", # Excel Formula: =calc_reg_width(E22:E22,F22)
    Type => "Config",
    splitter_cache_activity_offset => { #Structure Type: RegField;
      Name => "splitter_cache_activity_offset",
      RegMem => "RegField",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F21,E22,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h1",
      InitValueAllModes => "10",
    },
  },
  splitter_cache_candidates_shift_period_register => { #Structure Type: Reg;
    Name => "splitter_cache_candidates_shift_period_register",
    RegMem => "Reg",
    Address => "108", # Excel Formula: =calc_reg_address(C21,A21,G21)
    Description => "number of clocks the cache-candidates-to-be-written LIFO will stall between shifiting the candidates by 1.",
    Width => "10", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    splitter_cache_candidates_shift_period => { #Structure Type: RegField;
      Name => "splitter_cache_candidates_shift_period",
      RegMem => "RegField",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h10",
      InitValueAllModes => "1000",
    },
  },
  splitter_cache_hash_cfg_register => { #Structure Type: Reg;
    Name => "splitter_cache_hash_cfg_register",
    RegMem => "Reg",
    Address => "109", # Excel Formula: =calc_reg_address(C23,A23,G23)
    Description => "configures the hash of the EM-s in the cache",
    Width => "284", # Excel Formula: =calc_reg_width(E26:E26,F26)
    Type => "Config",
    splitter_cache_hash_cfg => { #Structure Type: RegField;
      Name => "splitter_cache_hash_cfg",
      RegMem => "RegField",
      Width => "284", # Excel Formula: =142*2
      Position => "283:0", # Excel Formula: =calc_position(F25,E26,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_random_delete_on_hit_entry_register => { #Structure Type: Reg;
    Name => "splitter_cache_random_delete_on_hit_entry_register",
    RegMem => "Reg",
    Address => "10A", # Excel Formula: =calc_reg_address(C25,A25,G25)
    Description => "when a cache entry is hit by rxpp lookup, and an lfsr output value equale to this value - the entry will be deleted.
Setting this value to 0 will disable the feature.",
    Width => "8", # Excel Formula: =calc_reg_width(E28:E28,F28)
    Type => "Config",
    splitter_cache_random_delete_value => { #Structure Type: RegField;
      Name => "splitter_cache_random_delete_value",
      RegMem => "RegField",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F27,E28,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
      InitValueAllModes => "0",
    },
  },
  splitter_cache_static_tcam_entry_register => { #Structure Type: Reg;
    Name => "splitter_cache_static_tcam_entry_register",
    RegMem => "Reg",
    Address => "10B", # Excel Formula: =calc_reg_address(C27,A27,G27)
    Description => "when a cache entry is hit by rxpp lookup, and an lfsr output value equale to this value - the entry will be deleted.
Setting this value to 0 will disable the feature.",
    Width => "256", # Excel Formula: =calc_reg_width(E30:E30,F30)
    Type => "Config",
    splitter_cache_static_tcam_entry => { #Structure Type: RegField;
      Name => "splitter_cache_static_tcam_entry",
      RegMem => "RegField",
      Width => "256",
      Position => "255:0", # Excel Formula: =calc_position(F29,E30,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_em_crc_polynom_reg => { #Structure Type: Reg;
    Name => "splitter_cache_em_crc_polynom_reg",
    RegMem => "Reg",
    Address => "10C", # Excel Formula: =calc_reg_address(C29,A29,G29)
    Description => "This is configuration for the EM. Whether it's hash should use a primitive polynom in the CRC or not",
    Width => "1", # Excel Formula: =calc_reg_width(E32:E32,F32)
    Type => "Config",
    splitter_cache_em_use_primit_poly_cfg => { #Structure Type: RegField;
      Name => "splitter_cache_em_use_primit_poly_cfg",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F31,E32,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb0_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 0; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "10D", # Excel Formula: =calc_reg_address(C31,A31,G31)
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "0",
    splitter_cache_ldb0_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 0; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb0_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 0; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb1_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 1; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "10E",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "1",
    splitter_cache_ldb1_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 1; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb1_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 1; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb2_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 2; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "10F",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "2",
    splitter_cache_ldb2_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 2; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb2_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 2; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb3_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 3; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "110",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "3",
    splitter_cache_ldb3_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 3; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb3_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 3; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb4_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 4; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "111",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "4",
    splitter_cache_ldb4_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 4; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb4_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 4; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb5_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 5; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "112",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "5",
    splitter_cache_ldb5_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 5; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb5_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 5; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb6_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 6; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "113",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "6",
    splitter_cache_ldb6_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 6; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb6_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 6; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb7_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 7; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "114",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "7",
    splitter_cache_ldb7_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 7; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb7_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 7; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb8_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 8; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "115",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "8",
    splitter_cache_ldb8_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 8; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb8_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 8; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb9_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 9; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "116",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "9",
    splitter_cache_ldb9_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 9; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb9_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 9; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb10_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 10; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "117",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "10",
    splitter_cache_ldb10_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 10; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb10_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 10; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb11_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 11; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "118",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "11",
    splitter_cache_ldb11_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 11; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb11_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 11; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb12_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 12; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "119",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "12",
    splitter_cache_ldb12_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 12; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb12_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 12; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb13_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 13; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "11A",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "13",
    splitter_cache_ldb13_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 13; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb13_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 13; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb14_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 14; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "11B",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "14",
    splitter_cache_ldb14_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 14; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb14_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 14; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb15_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 15; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "11C",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "15",
    splitter_cache_ldb15_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 15; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb15_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 15; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb16_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 16; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "11D",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "16",
    splitter_cache_ldb16_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 16; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb16_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 16; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb17_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 17; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "11E",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "17",
    splitter_cache_ldb17_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 17; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb17_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 17; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb18_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 18; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "11F",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "18",
    splitter_cache_ldb18_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 18; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb18_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 18; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb19_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 19; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "120",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "19",
    splitter_cache_ldb19_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 19; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb19_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 19; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb20_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 20; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "121",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "20",
    splitter_cache_ldb20_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 20; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb20_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 20; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb21_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 21; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "122",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "21",
    splitter_cache_ldb21_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 21; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb21_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 21; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb22_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 22; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "123",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "22",
    splitter_cache_ldb22_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 22; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb22_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 22; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb23_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 23; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "124",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "23",
    splitter_cache_ldb23_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 23; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb23_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 23; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb24_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 24; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "125",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "24",
    splitter_cache_ldb24_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 24; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb24_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 24; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb25_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 25; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "126",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "25",
    splitter_cache_ldb25_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 25; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb25_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 25; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb26_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 26; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "127",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "26",
    splitter_cache_ldb26_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 26; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb26_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 26; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb27_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 27; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "128",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "27",
    splitter_cache_ldb27_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 27; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb27_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 27; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb28_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 28; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "129",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "28",
    splitter_cache_ldb28_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 28; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb28_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 28; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb29_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 29; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "12A",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "29",
    splitter_cache_ldb29_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 29; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb29_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 29; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb30_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 30; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "12B",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "30",
    splitter_cache_ldb30_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 30; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb30_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 30; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_ldb31_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 31; ArrayLocationInName: 19;
    Name => "splitter_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "12C",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E34:E35,F35)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "31",
    splitter_cache_ldb31_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 31; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_ldb31_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 31; ArrayLocationInName: 19;
      Name => "splitter_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_full_len_per_key_size_index0_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 43;
    Name => "splitter_cache_full_len_per_key_size_index[2]_reg",
    RegMem => "Reg",
    Address => "12D", # Excel Formula: =calc_reg_address(C33,A33,G33)
    Description => "Used  to detemine wheter hit length is full, per key index.",
    Width => "8", # Excel Formula: =calc_reg_width(E37:E37,F37)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "2",
    ArrayIndex => "0",
    splitter_cache_full_len_per_key_size_index0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 43;
      Name => "splitter_cache_full_len_per_key_size_index[n]",
      RegMem => "RegField",
      Description => "leagal values are 0 to 142.",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F36,E37,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_full_len_per_key_size_index1_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 43;
    Name => "splitter_cache_full_len_per_key_size_index[2]_reg",
    RegMem => "Reg",
    Address => "12E",
    Description => "Used  to detemine wheter hit length is full, per key index.",
    Width => "8", # Excel Formula: =calc_reg_width(E37:E37,F37)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "2",
    ArrayIndex => "1",
    splitter_cache_full_len_per_key_size_index1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 43;
      Name => "splitter_cache_full_len_per_key_size_index[n]",
      RegMem => "RegField",
      Description => "leagal values are 0 to 142.",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F36,E37,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_leaf_indication_location_reg => { #Structure Type: Reg;
    Name => "splitter_cache_leaf_indication_location_reg",
    RegMem => "Reg",
    Address => "12F", # Excel Formula: =calc_reg_address(C36,A36,G36)
    Description => "Used  to detemine which bit of the payload is the lpm leaf indication",
    Width => "3", # Excel Formula: =calc_reg_width(E39:E39,F39)
    Type => "Config",
    splitter_cache_leaf_indication_location => { #Structure Type: RegField;
      Name => "splitter_cache_leaf_indication_location",
      RegMem => "RegField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F38,E39,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h1",
    },
  },
  splitter_cache_from_hbm_location_reg => { #Structure Type: Reg;
    Name => "splitter_cache_from_hbm_location_reg",
    RegMem => "Reg",
    Address => "130", # Excel Formula: =calc_reg_address(C38,A38,G38)
    Description => "Used  to detemine which bit of the payload is the from-hbm indication",
    Width => "16", # Excel Formula: =calc_reg_width(E41:E42,F42)
    Type => "Config",
    splitter_cache_from_hbm_location_lpm_reply => { #Structure Type: RegField;
      Name => "splitter_cache_from_hbm_location_lpm_reply",
      RegMem => "RegField",
      Description => "from-hbm indication  location incase the reply is of lpm only ",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F40,E41,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "d21",
    },
    splitter_cache_from_hbm_location_em_and_lpm_reply => { #Structure Type: RegField;
      Name => "splitter_cache_from_hbm_location_em_and_lpm_reply",
      RegMem => "RegField",
      Description => "from-hbm indication location incase the reply is a combination of the EM and the LPM ",
      Width => "8",
      Position => "15:8", # Excel Formula: =calc_position(F41,E42)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "d21",
    },
  },
  splitter_cache_max_hbm_entries_reg => { #Structure Type: Reg;
    Name => "splitter_cache_max_hbm_entries_reg",
    RegMem => "Reg",
    Address => "131", # Excel Formula: =calc_reg_address(C40,A40,G40)
    Description => "number of entries reserved for replies that came from the hbm.",
    Width => "9", # Excel Formula: =calc_reg_width(E44:E44,F44)
    Type => "Config",
    splitter_cache_max_hbm_entries => { #Structure Type: RegField;
      Name => "splitter_cache_max_hbm_entries",
      RegMem => "RegField",
      Description => "max value is 256.
min value is 0.",
      Width => "9",
      Position => "8:0", # Excel Formula: =calc_position(F43,E44,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "d128",
    },
  },
  splitter_cache_reply_format_reg => { #Structure Type: Reg;
    Name => "splitter_cache_reply_format_reg",
    RegMem => "Reg",
    Address => "132", # Excel Formula: =calc_reg_address(C43,A43,G43)
    Description => "Used  to detemine which bits of the payload are the format ( lpm only, em only, or both), and the value of the format",
    Width => "6", # Excel Formula: =calc_reg_width(E46:E47,F47)
    Type => "Config",
    splitter_cache_format_bits_location => { #Structure Type: RegField;
      Name => "splitter_cache_format_bits_location",
      RegMem => "RegField",
      Description => "location of the bits which decode the reply format",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F45,E46,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "d2",
    },
    splitter_cache_lpm_reply_format => { #Structure Type: RegField;
      Name => "splitter_cache_lpm_reply_format",
      RegMem => "RegField",
      Description => "value of reply format the decodes LPM only reply",
      Width => "2",
      Position => "5:4", # Excel Formula: =calc_position(F46,E47)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "d1",
    },
  },
  splitter_cache_insert_controls0_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 0; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "133", # Excel Formula: =calc_reg_address(C45,A45,G45)
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "0",
    splitter_cache_insert_to_cache0 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 0; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam0 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 0; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length0 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 0; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls1_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 1; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "134",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "1",
    splitter_cache_insert_to_cache1 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 1; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam1 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 1; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length1 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 1; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls2_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 2; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "135",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "2",
    splitter_cache_insert_to_cache2 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 2; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam2 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 2; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length2 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 2; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls3_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 3; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "136",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "3",
    splitter_cache_insert_to_cache3 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 3; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam3 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 3; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length3 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 3; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls4_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 4; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "137",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "4",
    splitter_cache_insert_to_cache4 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 4; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam4 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 4; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length4 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 4; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls5_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 5; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "138",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "5",
    splitter_cache_insert_to_cache5 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 5; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam5 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 5; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length5 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 5; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls6_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 6; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "139",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "6",
    splitter_cache_insert_to_cache6 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 6; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam6 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 6; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length6 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 6; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls7_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 7; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "13A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "7",
    splitter_cache_insert_to_cache7 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 7; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam7 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 7; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length7 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 7; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls8_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 8; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "13B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "8",
    splitter_cache_insert_to_cache8 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 8; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam8 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 8; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length8 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 8; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls9_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 9; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "13C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "9",
    splitter_cache_insert_to_cache9 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 9; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam9 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 9; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length9 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 9; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls10_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 10; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "13D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "10",
    splitter_cache_insert_to_cache10 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 10; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam10 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 10; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length10 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 10; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls11_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 11; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "13E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "11",
    splitter_cache_insert_to_cache11 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 11; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam11 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 11; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length11 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 11; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls12_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 12; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "13F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "12",
    splitter_cache_insert_to_cache12 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 12; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam12 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 12; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length12 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 12; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls13_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 13; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "140",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "13",
    splitter_cache_insert_to_cache13 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 13; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam13 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 13; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length13 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 13; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls14_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 14; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "141",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "14",
    splitter_cache_insert_to_cache14 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 14; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam14 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 14; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length14 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 14; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls15_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 15; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "142",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "15",
    splitter_cache_insert_to_cache15 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 15; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam15 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 15; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length15 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 15; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls16_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 16; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "143",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "16",
    splitter_cache_insert_to_cache16 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 16; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam16 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 16; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length16 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 16; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls17_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 17; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "144",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "17",
    splitter_cache_insert_to_cache17 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 17; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam17 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 17; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length17 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 17; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls18_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 18; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "145",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "18",
    splitter_cache_insert_to_cache18 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 18; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam18 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 18; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length18 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 18; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls19_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 19; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "146",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "19",
    splitter_cache_insert_to_cache19 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 19; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam19 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 19; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length19 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 19; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls20_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 20; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "147",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "20",
    splitter_cache_insert_to_cache20 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 20; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam20 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 20; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length20 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 20; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls21_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 21; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "148",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "21",
    splitter_cache_insert_to_cache21 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 21; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam21 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 21; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length21 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 21; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls22_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 22; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "149",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "22",
    splitter_cache_insert_to_cache22 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 22; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam22 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 22; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length22 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 22; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls23_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 23; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "14A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "23",
    splitter_cache_insert_to_cache23 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 23; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam23 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 23; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length23 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 23; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls24_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 24; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "14B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "24",
    splitter_cache_insert_to_cache24 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 24; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam24 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 24; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length24 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 24; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls25_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 25; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "14C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "25",
    splitter_cache_insert_to_cache25 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 25; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam25 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 25; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length25 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 25; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls26_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 26; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "14D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "26",
    splitter_cache_insert_to_cache26 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 26; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam26 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 26; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length26 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 26; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls27_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 27; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "14E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "27",
    splitter_cache_insert_to_cache27 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 27; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam27 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 27; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length27 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 27; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls28_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 28; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "14F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "28",
    splitter_cache_insert_to_cache28 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 28; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam28 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 28; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length28 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 28; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls29_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 29; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "150",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "29",
    splitter_cache_insert_to_cache29 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 29; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam29 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 29; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length29 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 29; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls30_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 30; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "151",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "30",
    splitter_cache_insert_to_cache30 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 30; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam30 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 30; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length30 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 30; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls31_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 31; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "152",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "31",
    splitter_cache_insert_to_cache31 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 31; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam31 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 31; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length31 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 31; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls32_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 32; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "153",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "32",
    splitter_cache_insert_to_cache32 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 32; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam32 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 32; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length32 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 32; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls33_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 33; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "154",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "33",
    splitter_cache_insert_to_cache33 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 33; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam33 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 33; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length33 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 33; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls34_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 34; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "155",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "34",
    splitter_cache_insert_to_cache34 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 34; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam34 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 34; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length34 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 34; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls35_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 35; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "156",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "35",
    splitter_cache_insert_to_cache35 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 35; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam35 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 35; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length35 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 35; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls36_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 36; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "157",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "36",
    splitter_cache_insert_to_cache36 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 36; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam36 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 36; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length36 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 36; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls37_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 37; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "158",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "37",
    splitter_cache_insert_to_cache37 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 37; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam37 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 37; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length37 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 37; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls38_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 38; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "159",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "38",
    splitter_cache_insert_to_cache38 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 38; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam38 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 38; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length38 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 38; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls39_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 39; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "15A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "39",
    splitter_cache_insert_to_cache39 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 39; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam39 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 39; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length39 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 39; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls40_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 40; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "15B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "40",
    splitter_cache_insert_to_cache40 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 40; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam40 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 40; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length40 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 40; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls41_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 41; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "15C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "41",
    splitter_cache_insert_to_cache41 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 41; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam41 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 41; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length41 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 41; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls42_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 42; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "15D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "42",
    splitter_cache_insert_to_cache42 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 42; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam42 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 42; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length42 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 42; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls43_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 43; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "15E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "43",
    splitter_cache_insert_to_cache43 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 43; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam43 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 43; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length43 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 43; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls44_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 44; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "15F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "44",
    splitter_cache_insert_to_cache44 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 44; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam44 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 44; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length44 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 44; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls45_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 45; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "160",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "45",
    splitter_cache_insert_to_cache45 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 45; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam45 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 45; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length45 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 45; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls46_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 46; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "161",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "46",
    splitter_cache_insert_to_cache46 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 46; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam46 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 46; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length46 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 46; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls47_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 47; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "162",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "47",
    splitter_cache_insert_to_cache47 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 47; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam47 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 47; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length47 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 47; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls48_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 48; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "163",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "48",
    splitter_cache_insert_to_cache48 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 48; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam48 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 48; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length48 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 48; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls49_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 49; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "164",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "49",
    splitter_cache_insert_to_cache49 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 49; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam49 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 49; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length49 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 49; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls50_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 50; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "165",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "50",
    splitter_cache_insert_to_cache50 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 50; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam50 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 50; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length50 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 50; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls51_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 51; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "166",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "51",
    splitter_cache_insert_to_cache51 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 51; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam51 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 51; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length51 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 51; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls52_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 52; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "167",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "52",
    splitter_cache_insert_to_cache52 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 52; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam52 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 52; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length52 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 52; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls53_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 53; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "168",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "53",
    splitter_cache_insert_to_cache53 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 53; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam53 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 53; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length53 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 53; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls54_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 54; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "169",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "54",
    splitter_cache_insert_to_cache54 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 54; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam54 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 54; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length54 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 54; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls55_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 55; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "16A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "55",
    splitter_cache_insert_to_cache55 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 55; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam55 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 55; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length55 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 55; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls56_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 56; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "16B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "56",
    splitter_cache_insert_to_cache56 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 56; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam56 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 56; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length56 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 56; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls57_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 57; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "16C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "57",
    splitter_cache_insert_to_cache57 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 57; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam57 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 57; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length57 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 57; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls58_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 58; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "16D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "58",
    splitter_cache_insert_to_cache58 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 58; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam58 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 58; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length58 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 58; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls59_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 59; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "16E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "59",
    splitter_cache_insert_to_cache59 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 59; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam59 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 59; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length59 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 59; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls60_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 60; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "16F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "60",
    splitter_cache_insert_to_cache60 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 60; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam60 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 60; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length60 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 60; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls61_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 61; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "170",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "61",
    splitter_cache_insert_to_cache61 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 61; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam61 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 61; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length61 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 61; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls62_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 62; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "171",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "62",
    splitter_cache_insert_to_cache62 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 62; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam62 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 62; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length62 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 62; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls63_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 63; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "172",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "63",
    splitter_cache_insert_to_cache63 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 63; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam63 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 63; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length63 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 63; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls64_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 64; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "173",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "64",
    splitter_cache_insert_to_cache64 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 64; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam64 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 64; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length64 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 64; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls65_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 65; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "174",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "65",
    splitter_cache_insert_to_cache65 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 65; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam65 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 65; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length65 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 65; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls66_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 66; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "175",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "66",
    splitter_cache_insert_to_cache66 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 66; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam66 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 66; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length66 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 66; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls67_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 67; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "176",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "67",
    splitter_cache_insert_to_cache67 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 67; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam67 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 67; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length67 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 67; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls68_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 68; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "177",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "68",
    splitter_cache_insert_to_cache68 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 68; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam68 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 68; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length68 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 68; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls69_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 69; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "178",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "69",
    splitter_cache_insert_to_cache69 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 69; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam69 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 69; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length69 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 69; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls70_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 70; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "179",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "70",
    splitter_cache_insert_to_cache70 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 70; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam70 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 70; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length70 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 70; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls71_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 71; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "17A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "71",
    splitter_cache_insert_to_cache71 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 71; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam71 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 71; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length71 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 71; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls72_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 72; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "17B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "72",
    splitter_cache_insert_to_cache72 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 72; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam72 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 72; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length72 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 72; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls73_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 73; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "17C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "73",
    splitter_cache_insert_to_cache73 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 73; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam73 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 73; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length73 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 73; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls74_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 74; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "17D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "74",
    splitter_cache_insert_to_cache74 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 74; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam74 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 74; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length74 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 74; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls75_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 75; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "17E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "75",
    splitter_cache_insert_to_cache75 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 75; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam75 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 75; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length75 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 75; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls76_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 76; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "17F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "76",
    splitter_cache_insert_to_cache76 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 76; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam76 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 76; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length76 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 76; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls77_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 77; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "180",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "77",
    splitter_cache_insert_to_cache77 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 77; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam77 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 77; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length77 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 77; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls78_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 78; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "181",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "78",
    splitter_cache_insert_to_cache78 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 78; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam78 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 78; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length78 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 78; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls79_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 79; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "182",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "79",
    splitter_cache_insert_to_cache79 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 79; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam79 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 79; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length79 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 79; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls80_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 80; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "183",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "80",
    splitter_cache_insert_to_cache80 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 80; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam80 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 80; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length80 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 80; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls81_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 81; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "184",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "81",
    splitter_cache_insert_to_cache81 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 81; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam81 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 81; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length81 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 81; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls82_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 82; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "185",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "82",
    splitter_cache_insert_to_cache82 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 82; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam82 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 82; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length82 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 82; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls83_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 83; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "186",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "83",
    splitter_cache_insert_to_cache83 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 83; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam83 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 83; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length83 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 83; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls84_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 84; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "187",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "84",
    splitter_cache_insert_to_cache84 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 84; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam84 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 84; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length84 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 84; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls85_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 85; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "188",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "85",
    splitter_cache_insert_to_cache85 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 85; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam85 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 85; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length85 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 85; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls86_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 86; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "189",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "86",
    splitter_cache_insert_to_cache86 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 86; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam86 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 86; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length86 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 86; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls87_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 87; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "18A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "87",
    splitter_cache_insert_to_cache87 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 87; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam87 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 87; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length87 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 87; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls88_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 88; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "18B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "88",
    splitter_cache_insert_to_cache88 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 88; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam88 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 88; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length88 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 88; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls89_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 89; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "18C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "89",
    splitter_cache_insert_to_cache89 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 89; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam89 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 89; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length89 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 89; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls90_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 90; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "18D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "90",
    splitter_cache_insert_to_cache90 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 90; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam90 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 90; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length90 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 90; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls91_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 91; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "18E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "91",
    splitter_cache_insert_to_cache91 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 91; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam91 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 91; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length91 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 91; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls92_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 92; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "18F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "92",
    splitter_cache_insert_to_cache92 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 92; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam92 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 92; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length92 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 92; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls93_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 93; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "190",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "93",
    splitter_cache_insert_to_cache93 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 93; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam93 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 93; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length93 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 93; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls94_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 94; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "191",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "94",
    splitter_cache_insert_to_cache94 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 94; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam94 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 94; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length94 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 94; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls95_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 95; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "192",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "95",
    splitter_cache_insert_to_cache95 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 95; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam95 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 95; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length95 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 95; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls96_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 96; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "193",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "96",
    splitter_cache_insert_to_cache96 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 96; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam96 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 96; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length96 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 96; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls97_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 97; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "194",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "97",
    splitter_cache_insert_to_cache97 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 97; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam97 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 97; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length97 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 97; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls98_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 98; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "195",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "98",
    splitter_cache_insert_to_cache98 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 98; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam98 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 98; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length98 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 98; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls99_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 99; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "196",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "99",
    splitter_cache_insert_to_cache99 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 99; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam99 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 99; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length99 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 99; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls100_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 100; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "197",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "100",
    splitter_cache_insert_to_cache100 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 100; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam100 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 100; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length100 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 100; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls101_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 101; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "198",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "101",
    splitter_cache_insert_to_cache101 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 101; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam101 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 101; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length101 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 101; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls102_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 102; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "199",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "102",
    splitter_cache_insert_to_cache102 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 102; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam102 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 102; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length102 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 102; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls103_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 103; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "19A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "103",
    splitter_cache_insert_to_cache103 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 103; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam103 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 103; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length103 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 103; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls104_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 104; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "19B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "104",
    splitter_cache_insert_to_cache104 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 104; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam104 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 104; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length104 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 104; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls105_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 105; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "19C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "105",
    splitter_cache_insert_to_cache105 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 105; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam105 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 105; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length105 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 105; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls106_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 106; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "19D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "106",
    splitter_cache_insert_to_cache106 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 106; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam106 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 106; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length106 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 106; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls107_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 107; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "19E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "107",
    splitter_cache_insert_to_cache107 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 107; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam107 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 107; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length107 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 107; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls108_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 108; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "19F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "108",
    splitter_cache_insert_to_cache108 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 108; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam108 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 108; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length108 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 108; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls109_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 109; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1A0",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "109",
    splitter_cache_insert_to_cache109 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 109; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam109 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 109; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length109 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 109; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls110_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 110; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1A1",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "110",
    splitter_cache_insert_to_cache110 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 110; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam110 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 110; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length110 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 110; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls111_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 111; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1A2",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "111",
    splitter_cache_insert_to_cache111 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 111; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam111 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 111; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length111 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 111; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls112_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 112; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1A3",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "112",
    splitter_cache_insert_to_cache112 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 112; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam112 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 112; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length112 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 112; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls113_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 113; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1A4",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "113",
    splitter_cache_insert_to_cache113 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 113; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam113 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 113; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length113 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 113; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls114_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 114; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1A5",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "114",
    splitter_cache_insert_to_cache114 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 114; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam114 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 114; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length114 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 114; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls115_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 115; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1A6",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "115",
    splitter_cache_insert_to_cache115 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 115; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam115 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 115; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length115 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 115; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls116_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 116; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1A7",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "116",
    splitter_cache_insert_to_cache116 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 116; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam116 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 116; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length116 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 116; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls117_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 117; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1A8",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "117",
    splitter_cache_insert_to_cache117 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 117; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam117 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 117; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length117 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 117; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls118_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 118; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1A9",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "118",
    splitter_cache_insert_to_cache118 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 118; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam118 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 118; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length118 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 118; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls119_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 119; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1AA",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "119",
    splitter_cache_insert_to_cache119 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 119; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam119 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 119; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length119 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 119; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls120_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 120; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1AB",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "120",
    splitter_cache_insert_to_cache120 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 120; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam120 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 120; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length120 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 120; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls121_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 121; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1AC",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "121",
    splitter_cache_insert_to_cache121 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 121; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam121 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 121; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length121 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 121; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls122_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 122; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1AD",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "122",
    splitter_cache_insert_to_cache122 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 122; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam122 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 122; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length122 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 122; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls123_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 123; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1AE",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "123",
    splitter_cache_insert_to_cache123 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 123; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam123 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 123; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length123 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 123; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls124_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 124; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1AF",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "124",
    splitter_cache_insert_to_cache124 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 124; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam124 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 124; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length124 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 124; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls125_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 125; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1B0",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "125",
    splitter_cache_insert_to_cache125 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 125; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam125 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 125; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length125 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 125; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls126_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 126; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1B1",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "126",
    splitter_cache_insert_to_cache126 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 126; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam126 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 126; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length126 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 126; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls127_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 127; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1B2",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "127",
    splitter_cache_insert_to_cache127 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 127; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam127 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 127; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length127 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 127; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls128_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 128; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1B3",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "128",
    splitter_cache_insert_to_cache128 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 128; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam128 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 128; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length128 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 128; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls129_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 129; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1B4",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "129",
    splitter_cache_insert_to_cache129 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 129; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam129 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 129; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length129 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 129; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls130_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 130; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1B5",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "130",
    splitter_cache_insert_to_cache130 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 130; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam130 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 130; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length130 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 130; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls131_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 131; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1B6",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "131",
    splitter_cache_insert_to_cache131 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 131; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam131 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 131; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length131 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 131; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls132_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 132; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1B7",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "132",
    splitter_cache_insert_to_cache132 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 132; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam132 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 132; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length132 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 132; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls133_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 133; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1B8",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "133",
    splitter_cache_insert_to_cache133 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 133; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam133 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 133; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length133 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 133; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls134_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 134; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1B9",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "134",
    splitter_cache_insert_to_cache134 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 134; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam134 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 134; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length134 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 134; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls135_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 135; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1BA",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "135",
    splitter_cache_insert_to_cache135 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 135; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam135 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 135; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length135 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 135; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls136_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 136; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1BB",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "136",
    splitter_cache_insert_to_cache136 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 136; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam136 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 136; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length136 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 136; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls137_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 137; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1BC",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "137",
    splitter_cache_insert_to_cache137 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 137; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam137 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 137; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length137 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 137; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls138_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 138; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1BD",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "138",
    splitter_cache_insert_to_cache138 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 138; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam138 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 138; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length138 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 138; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls139_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 139; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1BE",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "139",
    splitter_cache_insert_to_cache139 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 139; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam139 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 139; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length139 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 139; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls140_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 140; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1BF",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "140",
    splitter_cache_insert_to_cache140 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 140; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam140 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 140; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length140 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 140; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls141_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 141; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1C0",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "141",
    splitter_cache_insert_to_cache141 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 141; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam141 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 141; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length141 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 141; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls142_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 142; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1C1",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "142",
    splitter_cache_insert_to_cache142 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 142; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam142 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 142; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length142 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 142; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls143_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 143; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1C2",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "143",
    splitter_cache_insert_to_cache143 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 143; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam143 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 143; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length143 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 143; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls144_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 144; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1C3",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "144",
    splitter_cache_insert_to_cache144 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 144; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam144 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 144; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length144 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 144; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls145_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 145; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1C4",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "145",
    splitter_cache_insert_to_cache145 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 145; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam145 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 145; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length145 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 145; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls146_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 146; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1C5",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "146",
    splitter_cache_insert_to_cache146 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 146; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam146 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 146; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length146 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 146; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls147_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 147; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1C6",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "147",
    splitter_cache_insert_to_cache147 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 147; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam147 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 147; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length147 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 147; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls148_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 148; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1C7",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "148",
    splitter_cache_insert_to_cache148 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 148; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam148 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 148; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length148 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 148; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls149_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 149; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1C8",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "149",
    splitter_cache_insert_to_cache149 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 149; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam149 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 149; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length149 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 149; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls150_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 150; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1C9",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "150",
    splitter_cache_insert_to_cache150 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 150; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam150 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 150; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length150 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 150; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls151_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 151; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1CA",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "151",
    splitter_cache_insert_to_cache151 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 151; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam151 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 151; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length151 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 151; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls152_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 152; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1CB",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "152",
    splitter_cache_insert_to_cache152 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 152; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam152 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 152; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length152 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 152; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls153_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 153; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1CC",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "153",
    splitter_cache_insert_to_cache153 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 153; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam153 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 153; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length153 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 153; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls154_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 154; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1CD",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "154",
    splitter_cache_insert_to_cache154 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 154; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam154 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 154; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length154 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 154; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls155_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 155; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1CE",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "155",
    splitter_cache_insert_to_cache155 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 155; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam155 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 155; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length155 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 155; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls156_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 156; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1CF",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "156",
    splitter_cache_insert_to_cache156 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 156; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam156 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 156; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length156 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 156; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls157_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 157; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1D0",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "157",
    splitter_cache_insert_to_cache157 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 157; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam157 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 157; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length157 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 157; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls158_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 158; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1D1",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "158",
    splitter_cache_insert_to_cache158 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 158; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam158 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 158; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length158 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 158; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls159_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 159; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1D2",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "159",
    splitter_cache_insert_to_cache159 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 159; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam159 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 159; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length159 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 159; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls160_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 160; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1D3",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "160",
    splitter_cache_insert_to_cache160 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 160; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam160 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 160; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length160 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 160; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls161_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 161; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1D4",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "161",
    splitter_cache_insert_to_cache161 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 161; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam161 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 161; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length161 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 161; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls162_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 162; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1D5",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "162",
    splitter_cache_insert_to_cache162 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 162; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam162 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 162; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length162 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 162; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls163_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 163; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1D6",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "163",
    splitter_cache_insert_to_cache163 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 163; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam163 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 163; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length163 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 163; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls164_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 164; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1D7",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "164",
    splitter_cache_insert_to_cache164 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 164; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam164 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 164; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length164 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 164; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls165_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 165; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1D8",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "165",
    splitter_cache_insert_to_cache165 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 165; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam165 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 165; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length165 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 165; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls166_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 166; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1D9",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "166",
    splitter_cache_insert_to_cache166 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 166; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam166 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 166; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length166 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 166; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls167_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 167; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1DA",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "167",
    splitter_cache_insert_to_cache167 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 167; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam167 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 167; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length167 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 167; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls168_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 168; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1DB",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "168",
    splitter_cache_insert_to_cache168 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 168; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam168 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 168; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length168 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 168; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls169_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 169; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1DC",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "169",
    splitter_cache_insert_to_cache169 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 169; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam169 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 169; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length169 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 169; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls170_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 170; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1DD",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "170",
    splitter_cache_insert_to_cache170 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 170; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam170 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 170; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length170 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 170; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls171_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 171; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1DE",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "171",
    splitter_cache_insert_to_cache171 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 171; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam171 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 171; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length171 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 171; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls172_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 172; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1DF",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "172",
    splitter_cache_insert_to_cache172 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 172; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam172 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 172; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length172 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 172; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls173_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 173; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1E0",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "173",
    splitter_cache_insert_to_cache173 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 173; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam173 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 173; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length173 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 173; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls174_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 174; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1E1",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "174",
    splitter_cache_insert_to_cache174 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 174; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam174 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 174; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length174 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 174; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls175_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 175; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1E2",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "175",
    splitter_cache_insert_to_cache175 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 175; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam175 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 175; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length175 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 175; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls176_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 176; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1E3",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "176",
    splitter_cache_insert_to_cache176 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 176; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam176 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 176; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length176 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 176; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls177_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 177; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1E4",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "177",
    splitter_cache_insert_to_cache177 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 177; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam177 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 177; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length177 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 177; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls178_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 178; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1E5",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "178",
    splitter_cache_insert_to_cache178 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 178; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam178 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 178; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length178 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 178; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls179_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 179; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1E6",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "179",
    splitter_cache_insert_to_cache179 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 179; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam179 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 179; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length179 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 179; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls180_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 180; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1E7",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "180",
    splitter_cache_insert_to_cache180 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 180; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam180 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 180; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length180 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 180; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls181_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 181; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1E8",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "181",
    splitter_cache_insert_to_cache181 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 181; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam181 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 181; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length181 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 181; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls182_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 182; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1E9",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "182",
    splitter_cache_insert_to_cache182 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 182; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam182 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 182; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length182 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 182; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls183_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 183; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1EA",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "183",
    splitter_cache_insert_to_cache183 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 183; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam183 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 183; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length183 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 183; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls184_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 184; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1EB",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "184",
    splitter_cache_insert_to_cache184 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 184; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam184 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 184; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length184 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 184; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls185_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 185; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1EC",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "185",
    splitter_cache_insert_to_cache185 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 185; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam185 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 185; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length185 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 185; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls186_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 186; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1ED",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "186",
    splitter_cache_insert_to_cache186 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 186; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam186 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 186; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length186 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 186; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls187_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 187; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1EE",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "187",
    splitter_cache_insert_to_cache187 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 187; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam187 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 187; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length187 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 187; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls188_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 188; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1EF",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "188",
    splitter_cache_insert_to_cache188 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 188; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam188 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 188; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length188 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 188; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls189_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 189; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1F0",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "189",
    splitter_cache_insert_to_cache189 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 189; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam189 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 189; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length189 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 189; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls190_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 190; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1F1",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "190",
    splitter_cache_insert_to_cache190 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 190; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam190 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 190; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length190 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 190; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls191_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 191; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1F2",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "191",
    splitter_cache_insert_to_cache191 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 191; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam191 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 191; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length191 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 191; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls192_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 192; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1F3",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "192",
    splitter_cache_insert_to_cache192 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 192; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam192 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 192; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length192 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 192; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls193_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 193; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1F4",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "193",
    splitter_cache_insert_to_cache193 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 193; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam193 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 193; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length193 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 193; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls194_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 194; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1F5",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "194",
    splitter_cache_insert_to_cache194 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 194; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam194 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 194; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length194 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 194; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls195_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 195; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1F6",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "195",
    splitter_cache_insert_to_cache195 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 195; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam195 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 195; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length195 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 195; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls196_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 196; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1F7",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "196",
    splitter_cache_insert_to_cache196 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 196; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam196 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 196; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length196 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 196; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls197_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 197; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1F8",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "197",
    splitter_cache_insert_to_cache197 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 197; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam197 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 197; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length197 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 197; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls198_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 198; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1F9",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "198",
    splitter_cache_insert_to_cache198 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 198; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam198 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 198; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length198 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 198; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls199_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 199; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1FA",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "199",
    splitter_cache_insert_to_cache199 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 199; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam199 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 199; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length199 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 199; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls200_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 200; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1FB",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "200",
    splitter_cache_insert_to_cache200 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 200; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam200 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 200; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length200 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 200; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls201_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 201; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1FC",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "201",
    splitter_cache_insert_to_cache201 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 201; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam201 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 201; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length201 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 201; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls202_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 202; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1FD",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "202",
    splitter_cache_insert_to_cache202 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 202; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam202 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 202; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length202 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 202; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls203_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 203; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1FE",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "203",
    splitter_cache_insert_to_cache203 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 203; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam203 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 203; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length203 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 203; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls204_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 204; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "1FF",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "204",
    splitter_cache_insert_to_cache204 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 204; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam204 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 204; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length204 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 204; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls205_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 205; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "200",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "205",
    splitter_cache_insert_to_cache205 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 205; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam205 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 205; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length205 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 205; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls206_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 206; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "201",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "206",
    splitter_cache_insert_to_cache206 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 206; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam206 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 206; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length206 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 206; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls207_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 207; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "202",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "207",
    splitter_cache_insert_to_cache207 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 207; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam207 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 207; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length207 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 207; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls208_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 208; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "203",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "208",
    splitter_cache_insert_to_cache208 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 208; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam208 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 208; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length208 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 208; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls209_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 209; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "204",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "209",
    splitter_cache_insert_to_cache209 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 209; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam209 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 209; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length209 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 209; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls210_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 210; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "205",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "210",
    splitter_cache_insert_to_cache210 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 210; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam210 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 210; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length210 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 210; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls211_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 211; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "206",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "211",
    splitter_cache_insert_to_cache211 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 211; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam211 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 211; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length211 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 211; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls212_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 212; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "207",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "212",
    splitter_cache_insert_to_cache212 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 212; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam212 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 212; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length212 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 212; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls213_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 213; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "208",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "213",
    splitter_cache_insert_to_cache213 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 213; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam213 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 213; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length213 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 213; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls214_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 214; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "209",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "214",
    splitter_cache_insert_to_cache214 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 214; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam214 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 214; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length214 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 214; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls215_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 215; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "20A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "215",
    splitter_cache_insert_to_cache215 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 215; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam215 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 215; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length215 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 215; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls216_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 216; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "20B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "216",
    splitter_cache_insert_to_cache216 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 216; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam216 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 216; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length216 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 216; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls217_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 217; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "20C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "217",
    splitter_cache_insert_to_cache217 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 217; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam217 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 217; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length217 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 217; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls218_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 218; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "20D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "218",
    splitter_cache_insert_to_cache218 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 218; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam218 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 218; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length218 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 218; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls219_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 219; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "20E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "219",
    splitter_cache_insert_to_cache219 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 219; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam219 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 219; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length219 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 219; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls220_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 220; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "20F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "220",
    splitter_cache_insert_to_cache220 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 220; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam220 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 220; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length220 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 220; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls221_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 221; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "210",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "221",
    splitter_cache_insert_to_cache221 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 221; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam221 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 221; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length221 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 221; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls222_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 222; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "211",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "222",
    splitter_cache_insert_to_cache222 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 222; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam222 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 222; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length222 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 222; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls223_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 223; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "212",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "223",
    splitter_cache_insert_to_cache223 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 223; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam223 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 223; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length223 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 223; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls224_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 224; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "213",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "224",
    splitter_cache_insert_to_cache224 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 224; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam224 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 224; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length224 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 224; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls225_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 225; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "214",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "225",
    splitter_cache_insert_to_cache225 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 225; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam225 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 225; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length225 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 225; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls226_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 226; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "215",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "226",
    splitter_cache_insert_to_cache226 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 226; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam226 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 226; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length226 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 226; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls227_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 227; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "216",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "227",
    splitter_cache_insert_to_cache227 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 227; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam227 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 227; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length227 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 227; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls228_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 228; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "217",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "228",
    splitter_cache_insert_to_cache228 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 228; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam228 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 228; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length228 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 228; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls229_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 229; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "218",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "229",
    splitter_cache_insert_to_cache229 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 229; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam229 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 229; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length229 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 229; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls230_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 230; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "219",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "230",
    splitter_cache_insert_to_cache230 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 230; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam230 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 230; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length230 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 230; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls231_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 231; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "21A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "231",
    splitter_cache_insert_to_cache231 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 231; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam231 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 231; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length231 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 231; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls232_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 232; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "21B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "232",
    splitter_cache_insert_to_cache232 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 232; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam232 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 232; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length232 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 232; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls233_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 233; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "21C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "233",
    splitter_cache_insert_to_cache233 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 233; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam233 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 233; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length233 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 233; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls234_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 234; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "21D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "234",
    splitter_cache_insert_to_cache234 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 234; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam234 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 234; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length234 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 234; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls235_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 235; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "21E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "235",
    splitter_cache_insert_to_cache235 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 235; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam235 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 235; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length235 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 235; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls236_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 236; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "21F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "236",
    splitter_cache_insert_to_cache236 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 236; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam236 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 236; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length236 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 236; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls237_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 237; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "220",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "237",
    splitter_cache_insert_to_cache237 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 237; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam237 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 237; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length237 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 237; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls238_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 238; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "221",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "238",
    splitter_cache_insert_to_cache238 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 238; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam238 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 238; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length238 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 238; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls239_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 239; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "222",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "239",
    splitter_cache_insert_to_cache239 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 239; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam239 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 239; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length239 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 239; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls240_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 240; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "223",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "240",
    splitter_cache_insert_to_cache240 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 240; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam240 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 240; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length240 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 240; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls241_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 241; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "224",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "241",
    splitter_cache_insert_to_cache241 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 241; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam241 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 241; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length241 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 241; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls242_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 242; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "225",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "242",
    splitter_cache_insert_to_cache242 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 242; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam242 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 242; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length242 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 242; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls243_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 243; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "226",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "243",
    splitter_cache_insert_to_cache243 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 243; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam243 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 243; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length243 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 243; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls244_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 244; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "227",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "244",
    splitter_cache_insert_to_cache244 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 244; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam244 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 244; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length244 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 244; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls245_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 245; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "228",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "245",
    splitter_cache_insert_to_cache245 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 245; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam245 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 245; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length245 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 245; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls246_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 246; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "229",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "246",
    splitter_cache_insert_to_cache246 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 246; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam246 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 246; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length246 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 246; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls247_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 247; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "22A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "247",
    splitter_cache_insert_to_cache247 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 247; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam247 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 247; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length247 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 247; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls248_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 248; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "22B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "248",
    splitter_cache_insert_to_cache248 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 248; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam248 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 248; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length248 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 248; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls249_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 249; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "22C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "249",
    splitter_cache_insert_to_cache249 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 249; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam249 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 249; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length249 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 249; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls250_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 250; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "22D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "250",
    splitter_cache_insert_to_cache250 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 250; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam250 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 250; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length250 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 250; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls251_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 251; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "22E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "251",
    splitter_cache_insert_to_cache251 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 251; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam251 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 251; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length251 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 251; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls252_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 252; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "22F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "252",
    splitter_cache_insert_to_cache252 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 252; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam252 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 252; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length252 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 252; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls253_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 253; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "230",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "253",
    splitter_cache_insert_to_cache253 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 253; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam253 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 253; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length253 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 253; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls254_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 254; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "231",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "254",
    splitter_cache_insert_to_cache254 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 254; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam254 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 254; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length254 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 254; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_controls255_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 255; ArrayLocationInName: 31;
    Name => "splitter_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "232",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1)
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only ",
    Width => "3", # Excel Formula: =calc_reg_width(E49:E51,F51)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "255",
    splitter_cache_insert_to_cache255 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 255; ArrayLocationInName: 31;
      Name => "splitter_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F48,E49,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_to_tcam255 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 255; ArrayLocationInName: 30;
      Name => "splitter_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when both TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_insert_length255 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 255; ArrayLocationInName: 29;
      Name => "splitter_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit klength from LPM  :
1 - insert full key. Sett
0 - insert masked key according to hiot length.
Note :  Setting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_insert_lkp_th_reg => { #Structure Type: Reg;
    Name => "splitter_cache_insert_lkp_th_reg",
    RegMem => "Reg",
    Address => "233", # Excel Formula: =calc_reg_address(C48,A48,G48)
    Width => "10", # Excel Formula: =calc_reg_width(E53:E53,F53)
    Type => "Config",
    splitter_cache_insert_lkp_th => { #Structure Type: RegField;
      Name => "splitter_cache_insert_lkp_th",
      RegMem => "RegField",
      Description => "when insert machine attempts a lookup to verify the candidate is not already in the cache - the slice lookup has the priority to access the cache.
this register configures the amount of clocks the  insert machine will wait for buble, and when expires, the insert machine will abandon the candidate and will move to the next one.",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F52,E53,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h20",
      InitValueAllModes => "1000",
    },
  },
  splitter_cache_stats_cnt => { #Structure Type: Reg;
    Name => "splitter_cache_stats_cnt",
    RegMem => "Reg",
    Address => "234", # Excel Formula: =calc_reg_address(C52,A52,G52)
    Width => "192", # Excel Formula: =calc_reg_width(E55:E57,F57)
    Type => "ReadOnly",
    splitter_cache_tcam_hit_cnt => { #Structure Type: RegField;
      Name => "splitter_cache_tcam_hit_cnt",
      RegMem => "RegField",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F54,E55,TRUE)
      Type => "Counter",
      UsedBy => "cdc",
      AdditionalInfo => "CounterIncrWidth=1",
    },
    splitter_cache_em_hit_cnt => { #Structure Type: RegField;
      Name => "splitter_cache_em_hit_cnt",
      RegMem => "RegField",
      Width => "64",
      Position => "127:64", # Excel Formula: =calc_position(F55,E56)
      Type => "Counter",
      UsedBy => "cdc",
      AdditionalInfo => "CounterIncrWidth=1",
    },
    splitter_cache_miss_cnt => { #Structure Type: RegField;
      Name => "splitter_cache_miss_cnt",
      RegMem => "RegField",
      Width => "64",
      Position => "191:128", # Excel Formula: =calc_position(F56,E57)
      Type => "Counter",
      UsedBy => "cdc",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  splitter_cache_num_of_static_lsb_em_bin0_reg => { #Structure Type: Reg;
    Name => "splitter_cache_num_of_static_lsb_em_bin0_reg",
    RegMem => "Reg",
    Address => "235", # Excel Formula: =calc_reg_address(C54,A54,G54)
    Description => "number of entreis in the EM bin 0 used by the CPU( not handled by the cache)",
    Width => "10", # Excel Formula: =calc_reg_width(E59:E59,F59)
    Type => "Config",
    splitter_cache_num_of_static_lsb_em_bin0 => { #Structure Type: RegField;
      Name => "splitter_cache_num_of_static_lsb_em_bin0",
      RegMem => "RegField",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F58,E59,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_num_of_static_lsb_em_bin1_reg => { #Structure Type: Reg;
    Name => "splitter_cache_num_of_static_lsb_em_bin1_reg",
    RegMem => "Reg",
    Address => "236", # Excel Formula: =calc_reg_address(C58,A58,G58)
    Description => "number of entreis in the EM bin 1 used by the CPU( not handled by the cache)",
    Width => "10", # Excel Formula: =calc_reg_width(E61:E61,F61)
    Type => "Config",
    splitter_cache_num_of_static_lsb_em_bin1 => { #Structure Type: RegField;
      Name => "splitter_cache_num_of_static_lsb_em_bin1",
      RegMem => "RegField",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F60,E61,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_num_of_static_msb_em_bin0_reg => { #Structure Type: Reg;
    Name => "splitter_cache_num_of_static_msb_em_bin0_reg",
    RegMem => "Reg",
    Address => "237", # Excel Formula: =calc_reg_address(C60,A60,G60)
    Description => "number of entreis in the EM bin 0 used by the CPU( not handled by the cache)",
    Width => "10", # Excel Formula: =calc_reg_width(E63:E63,F63)
    Type => "Config",
    splitter_cache_num_of_static_msb_em_bin0 => { #Structure Type: RegField;
      Name => "splitter_cache_num_of_static_msb_em_bin0",
      RegMem => "RegField",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F62,E63,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_num_of_static_msb_em_bin1_reg => { #Structure Type: Reg;
    Name => "splitter_cache_num_of_static_msb_em_bin1_reg",
    RegMem => "Reg",
    Address => "238", # Excel Formula: =calc_reg_address(C62,A62,G62)
    Description => "number of entreis in the EM bin 0 used by the CPU( not handled by the cache)",
    Width => "10", # Excel Formula: =calc_reg_width(E65:E65,F65)
    Type => "Config",
    splitter_cache_num_of_static_msb_em_bin1 => { #Structure Type: RegField;
      Name => "splitter_cache_num_of_static_msb_em_bin1",
      RegMem => "RegField",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F64,E65,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_cam_miss_en_reg => { #Structure Type: Reg;
    Name => "splitter_cache_cam_miss_en_reg",
    RegMem => "Reg",
    Address => "239", # Excel Formula: =calc_reg_address(C64,A64,G64)
    Description => "disables hit for EM cam",
    Width => "1", # Excel Formula: =calc_reg_width(E67:E67,F67)
    Type => "Config",
    splitter_cache_cam_miss_en => { #Structure Type: RegField;
      Name => "splitter_cache_cam_miss_en",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F66,E67,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_duplicate_miss_en_reg => { #Structure Type: Reg;
    Name => "splitter_cache_duplicate_miss_en_reg",
    RegMem => "Reg",
    Address => "23A", # Excel Formula: =calc_reg_address(C66,A66,G66)
    Description => "disables hit for EM duplicate entries",
    Width => "1", # Excel Formula: =calc_reg_width(E69:E69,F69)
    Type => "Config",
    splitter_cache_duplicate_miss_en => { #Structure Type: RegField;
      Name => "splitter_cache_duplicate_miss_en",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F68,E69,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
      InitValueAllModes => "1",
    },
  },
  splitter_cache_protect_write_fail_reg => { #Structure Type: Reg;
    Name => "splitter_cache_protect_write_fail_reg",
    RegMem => "Reg",
    Address => "23B", # Excel Formula: =calc_reg_address(C68,A68,G68)
    Description => "disables hit for EM duplicate entries",
    Width => "1", # Excel Formula: =calc_reg_width(E71:E71,F71)
    Type => "Config",
    splitter_cache_protect_write_fail => { #Structure Type: RegField;
      Name => "splitter_cache_protect_write_fail",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F70,E71,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_protect_write_cam_reg => { #Structure Type: Reg;
    Name => "splitter_cache_protect_write_cam_reg",
    RegMem => "Reg",
    Address => "23C", # Excel Formula: =calc_reg_address(C70,A70,G70)
    Description => "disables hit for EM duplicate entries",
    Width => "1", # Excel Formula: =calc_reg_width(E73:E73,F73)
    Type => "Config",
    splitter_cache_protect_write_cam => { #Structure Type: RegField;
      Name => "splitter_cache_protect_write_cam",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F72,E73,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_hit_counter_probability_cfg => { #Structure Type: Reg;
    Name => "splitter_cache_hit_counter_probability_cfg",
    RegMem => "Reg",
    Address => "23D", # Excel Formula: =calc_reg_address(C72,A72,G72)
    Description => "sets the probability for incrementing each bit of the hit counter per TCAM entry.
Thos counter has 4 bits, and may be incremented when a lookup does hit in the associated entry.
The oucmter resets when an entry is writen to the TCAM.",
    Width => "36", # Excel Formula: =calc_reg_width(E75:E78,F78)
    Type => "Config",
    splitter_cache_inc_bit0_probability => { #Structure Type: RegField;
      Name => "splitter_cache_inc_bit0_probability",
      RegMem => "RegField",
      Description => "probaility for incrememnting the 1st bit of the coounter.
0 - increment will happen with every lookup hit.
256- increment will never happen.",
      Width => "9",
      Position => "8:0", # Excel Formula: =calc_position(F74,E75,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_inc_bit1_probability => { #Structure Type: RegField;
      Name => "splitter_cache_inc_bit1_probability",
      RegMem => "RegField",
      Description => "probaility for incrememnting the 2nd bit of the coounter.
0 - increment will happen with every lookup hit.
256 - increment will never happen.",
      Width => "9",
      Position => "17:9", # Excel Formula: =calc_position(F75,E76)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_inc_bit2_probability => { #Structure Type: RegField;
      Name => "splitter_cache_inc_bit2_probability",
      RegMem => "RegField",
      Description => "probaility for incrememnting the 3rd bit of the coounter.
0 - increment will happen with every lookup hit.
256 - increment will never happen.",
      Width => "9",
      Position => "26:18", # Excel Formula: =calc_position(F76,E77)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
    splitter_cache_inc_bit3_probability => { #Structure Type: RegField;
      Name => "splitter_cache_inc_bit3_probability",
      RegMem => "RegField",
      Description => "probaility for incrememnting the 4th bit of the coounter.
0 - increment will happen with every lookup hit.
256 - increment will never happen.",
      Width => "9",
      Position => "35:27", # Excel Formula: =calc_position(F77,E78)
      Type => "Config",
      UsedBy => "splitter_cache",
      DefaultValue => "h0",
    },
  },
  splitter_cache_cpu_candidates => { #Structure Type: Reg;
    Name => "splitter_cache_cpu_candidates",
    RegMem => "Reg",
    Address => "23E", # Excel Formula: =calc_reg_address(C74,A74,G74)
    Description => "candidate to migarte from the HBM to th L2 in the LPm.",
    Width => "52", # Excel Formula: =calc_reg_width(E80:E91,F91)
    Type => "ReadOnly",
    AdditionalInfo => "MirrorReadAccess",
    splitter_cache_cpu_candidate0 => { #Structure Type: RegField;
      Name => "splitter_cache_cpu_candidate0",
      RegMem => "RegField",
      Description => "1st candidate for migartion from the HBM to on chip",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F79,E80,TRUE)
      Type => "Status",
      UsedBy => "splitter_cache",
    },
    splitter_cache_cpu_candidate1 => { #Structure Type: RegField;
      Name => "splitter_cache_cpu_candidate1",
      RegMem => "RegField",
      Description => "2nd candidate for migartion from the HBM to on chip",
      Width => "8",
      Position => "15:8", # Excel Formula: =calc_position(F80,E81)
      Type => "Status",
      UsedBy => "splitter_cache",
    },
    splitter_cache_cpu_candidate2 => { #Structure Type: RegField;
      Name => "splitter_cache_cpu_candidate2",
      RegMem => "RegField",
      Description => "3rd candidate for migartion from the HBM to on chip",
      Width => "8",
      Position => "23:16", # Excel Formula: =calc_position(F81,E82)
      Type => "Status",
      UsedBy => "splitter_cache",
    },
    splitter_cache_cpu_candidate3 => { #Structure Type: RegField;
      Name => "splitter_cache_cpu_candidate3",
      RegMem => "RegField",
      Description => "4th candidate for migartion from the HBM to on chip",
      Width => "8",
      Position => "31:24", # Excel Formula: =calc_position(F82,E83)
      Type => "Status",
      UsedBy => "splitter_cache",
    },
    splitter_cache_cpu_candidate0_hit_cnt => { #Structure Type: RegField;
      Name => "splitter_cache_cpu_candidate0_hit_cnt",
      RegMem => "RegField",
      Description => "1st candidate for migartion from the HBM to on chip hit counter",
      Width => "4",
      Position => "35:32", # Excel Formula: =calc_position(F83,E84)
      Type => "Status",
      UsedBy => "splitter_cache",
    },
    splitter_cache_cpu_candidate1_hit_cnt => { #Structure Type: RegField;
      Name => "splitter_cache_cpu_candidate1_hit_cnt",
      RegMem => "RegField",
      Description => "2nd candidate for migartion from the HBM to on chip hit counter",
      Width => "4",
      Position => "39:36", # Excel Formula: =calc_position(F84,E85)
      Type => "Status",
      UsedBy => "splitter_cache",
    },
    splitter_cache_cpu_candidate2_hit_cnt => { #Structure Type: RegField;
      Name => "splitter_cache_cpu_candidate2_hit_cnt",
      RegMem => "RegField",
      Description => "3rd candidate for migartion from the HBM to on chip hit counter",
      Width => "4",
      Position => "43:40", # Excel Formula: =calc_position(F85,E86)
      Type => "Status",
      UsedBy => "splitter_cache",
    },
    splitter_cache_cpu_candidate3_hit_cnt => { #Structure Type: RegField;
      Name => "splitter_cache_cpu_candidate3_hit_cnt",
      RegMem => "RegField",
      Description => "4th candidate for migartion from the HBM to on chip hit counter",
      Width => "4",
      Position => "47:44", # Excel Formula: =calc_position(F86,E87)
      Type => "Status",
      UsedBy => "splitter_cache",
    },
    splitter_cache_cpu_candidate0_valid => { #Structure Type: RegField;
      Name => "splitter_cache_cpu_candidate0_valid",
      RegMem => "RegField",
      Description => "1st candidate valid for migartion from the HBM to on chip",
      Width => "1",
      Position => "48", # Excel Formula: =calc_position(F87,E88)
      Type => "Status",
      UsedBy => "splitter_cache",
    },
    splitter_cache_cpu_candidate1_valid => { #Structure Type: RegField;
      Name => "splitter_cache_cpu_candidate1_valid",
      RegMem => "RegField",
      Description => "2nd candidate valid for migartion from the HBM to on chip",
      Width => "1",
      Position => "49", # Excel Formula: =calc_position(F88,E89)
      Type => "Status",
      UsedBy => "splitter_cache",
    },
    splitter_cache_cpu_candidate2_valid => { #Structure Type: RegField;
      Name => "splitter_cache_cpu_candidate2_valid",
      RegMem => "RegField",
      Description => "3rd candidate valid for migartion from the HBM to on chip",
      Width => "1",
      Position => "50", # Excel Formula: =calc_position(F89,E90)
      Type => "Status",
      UsedBy => "splitter_cache",
    },
    splitter_cache_cpu_candidate3_valid => { #Structure Type: RegField;
      Name => "splitter_cache_cpu_candidate3_valid",
      RegMem => "RegField",
      Description => "4th candidate valid for migartion from the HBM to on chip",
      Width => "1",
      Position => "51", # Excel Formula: =calc_position(F90,E91)
      Type => "Status",
      UsedBy => "splitter_cache",
    },
  },
  splitter_cache_interrupt_reg => { #Structure Type: Reg;
    Name => "splitter_cache_interrupt_reg",
    RegMem => "Reg",
    Address => "23F", # Excel Formula: =calc_reg_address(C79,A79,G79)
    Width => "6", # Excel Formula: =calc_reg_width(E93:E98,F98)
    Type => "Interrupt",
    splitter_cache_write_fail => { #Structure Type: RegField;
      Name => "splitter_cache_write_fail",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F92,E93,TRUE)
      Type => "Interrupt",
      UsedBy => "splitter_cache",
    },
    splitter_cache_write_cam => { #Structure Type: RegField;
      Name => "splitter_cache_write_cam",
      RegMem => "RegField",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F93,E94)
      Type => "Interrupt",
      UsedBy => "splitter_cache",
    },
    splitter_cache_msb_em_duplicate_entry => { #Structure Type: RegField;
      Name => "splitter_cache_msb_em_duplicate_entry",
      RegMem => "RegField",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F94,E95)
      Type => "Interrupt",
      UsedBy => "splitter_cache",
    },
    splitter_cache_lsb_em_duplicate_entry => { #Structure Type: RegField;
      Name => "splitter_cache_lsb_em_duplicate_entry",
      RegMem => "RegField",
      Width => "1",
      Position => "3", # Excel Formula: =calc_position(F95,E96)
      Type => "Interrupt",
      UsedBy => "splitter_cache",
    },
    splitter_cache_msb_em_write_bin_mismatch => { #Structure Type: RegField;
      Name => "splitter_cache_msb_em_write_bin_mismatch",
      RegMem => "RegField",
      Width => "1",
      Position => "4", # Excel Formula: =calc_position(F96,E97)
      Type => "Interrupt",
      UsedBy => "splitter_cache",
    },
    splitter_cache_lsb_em_write_bin_mismatch => { #Structure Type: RegField;
      Name => "splitter_cache_lsb_em_write_bin_mismatch",
      RegMem => "RegField",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F97,E98)
      Type => "Interrupt",
      UsedBy => "splitter_cache",
    },
  },
  splitter_cache_interrupt_regMask => { #Structure Type: Reg; Skip Register;
    Name => "splitter_cache_interrupt_regMask",
    RegMem => "Reg",
    Address => "240",
    Width => "6", # Excel Formula: =calc_reg_width(E93:E98,F98)
    Type => "InterruptMask",
    splitter_cache_write_failMask => { #Structure Type: RegField;
      Name => "splitter_cache_write_failMask",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F92,E93,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    splitter_cache_write_camMask => { #Structure Type: RegField;
      Name => "splitter_cache_write_camMask",
      RegMem => "RegField",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F93,E94)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    splitter_cache_msb_em_duplicate_entryMask => { #Structure Type: RegField;
      Name => "splitter_cache_msb_em_duplicate_entryMask",
      RegMem => "RegField",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F94,E95)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    splitter_cache_lsb_em_duplicate_entryMask => { #Structure Type: RegField;
      Name => "splitter_cache_lsb_em_duplicate_entryMask",
      RegMem => "RegField",
      Width => "1",
      Position => "3", # Excel Formula: =calc_position(F95,E96)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    splitter_cache_msb_em_write_bin_mismatchMask => { #Structure Type: RegField;
      Name => "splitter_cache_msb_em_write_bin_mismatchMask",
      RegMem => "RegField",
      Width => "1",
      Position => "4", # Excel Formula: =calc_position(F96,E97)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    splitter_cache_lsb_em_write_bin_mismatchMask => { #Structure Type: RegField;
      Name => "splitter_cache_lsb_em_write_bin_mismatchMask",
      RegMem => "RegField",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F97,E98)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
  },
  splitter_cache_interrupt_regTest => { #Structure Type: Reg; Skip Register;
    Name => "splitter_cache_interrupt_regTest",
    RegMem => "Reg",
    Address => "241",
    Width => "6", # Excel Formula: =calc_reg_width(E93:E98,F98)
    Type => "InterruptTest",
    splitter_cache_write_failTest => { #Structure Type: RegField;
      Name => "splitter_cache_write_failTest",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F92,E93,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    splitter_cache_write_camTest => { #Structure Type: RegField;
      Name => "splitter_cache_write_camTest",
      RegMem => "RegField",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F93,E94)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    splitter_cache_msb_em_duplicate_entryTest => { #Structure Type: RegField;
      Name => "splitter_cache_msb_em_duplicate_entryTest",
      RegMem => "RegField",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F94,E95)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    splitter_cache_lsb_em_duplicate_entryTest => { #Structure Type: RegField;
      Name => "splitter_cache_lsb_em_duplicate_entryTest",
      RegMem => "RegField",
      Width => "1",
      Position => "3", # Excel Formula: =calc_position(F95,E96)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    splitter_cache_msb_em_write_bin_mismatchTest => { #Structure Type: RegField;
      Name => "splitter_cache_msb_em_write_bin_mismatchTest",
      RegMem => "RegField",
      Width => "1",
      Position => "4", # Excel Formula: =calc_position(F96,E97)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    splitter_cache_lsb_em_write_bin_mismatchTest => { #Structure Type: RegField;
      Name => "splitter_cache_lsb_em_write_bin_mismatchTest",
      RegMem => "RegField",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F97,E98)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  splitter_cache_entries_cnt_wm => { #Structure Type: Reg;
    Name => "splitter_cache_entries_cnt_wm",
    RegMem => "Reg",
    Address => "242", # Excel Formula: =calc_reg_address(C92,A92,G92)
    Description => "disables hit for EM duplicate entries",
    Width => "28", # Excel Formula: =calc_reg_width(E100:E102,F102)
    Type => "ReadOnly",
    splitter_cache_hbm_entries_cnt => { #Structure Type: RegField;
      Name => "splitter_cache_hbm_entries_cnt",
      RegMem => "RegField",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F99,E100,TRUE)
      Type => "MaxWmk",
      UsedBy => "splitter_cache",
    },
    splitter_cache_on_chip_tcam_entries_cnt => { #Structure Type: RegField;
      Name => "splitter_cache_on_chip_tcam_entries_cnt",
      RegMem => "RegField",
      Width => "8",
      Position => "15:8", # Excel Formula: =calc_position(F100,E101)
      Type => "MaxWmk",
      UsedBy => "splitter_cache",
    },
    splitter_cache_on_chip_em_entries_cnt => { #Structure Type: RegField;
      Name => "splitter_cache_on_chip_em_entries_cnt",
      RegMem => "RegField",
      Width => "12",
      Position => "27:16", # Excel Formula: =calc_position(F101,E102)
      Type => "MaxWmk",
      UsedBy => "splitter_cache",
    },
  },
  lpm_cache_disable_cache_tcam_register => { #Structure Type: Reg;
    Name => "lpm_cache_disable_cache_tcam_register",
    RegMem => "Reg",
    Address => "243", # Excel Formula: =calc_reg_address(C99,A99,G99)
    Description => "rxpp lookups in the cache tcam will always result in a miss when this bit is set ",
    Width => "1", # Excel Formula: =calc_reg_width(E104:E104,F104)
    Type => "Config",
    DocName => "LpmCacheDisableCacheTcamRegister",
    lpm_cache_disable_cache_tcam => { #Structure Type: RegField;
      Name => "lpm_cache_disable_cache_tcam",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F103,E104,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
      DocName => "LpmCacheDisableCacheTcam",
    },
  },
  lpm_cache_disable_cache_em_register => { #Structure Type: Reg;
    Name => "lpm_cache_disable_cache_em_register",
    RegMem => "Reg",
    Address => "244", # Excel Formula: =calc_reg_address(C103,A103,G103)
    Description => "rxpp lookups in the cache em will always result in a miss when this bit is set ",
    Width => "1", # Excel Formula: =calc_reg_width(E106:E106,F106)
    Type => "Config",
    DocName => "LpmCacheDisableCacheEmRegister",
    lpm_cache_disable_cache_em => { #Structure Type: RegField;
      Name => "lpm_cache_disable_cache_em",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F105,E106,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
      DocName => "LpmCacheDisableCacheEm",
    },
  },
  lpm_cache_insert_period_register => { #Structure Type: Reg;
    Name => "lpm_cache_insert_period_register",
    RegMem => "Reg",
    Address => "245", # Excel Formula: =calc_reg_address(C105,A105,G105)
    Description => "number of clocks the insert machine will stall between attempts to insert new data to cache.",
    Width => "10", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    lpm_cache_insert_period => { #Structure Type: RegField;
      Name => "lpm_cache_insert_period",
      RegMem => "RegField",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h5",
      InitValueAllModes => "1",
    },
  },
  lpm_cache_scan_period_register => { #Structure Type: Reg;
    Name => "lpm_cache_scan_period_register",
    RegMem => "Reg",
    Address => "246", # Excel Formula: =calc_reg_address(C107,A107,G107)
    Description => "number of clocks the scanner machine will stall between attempts todelete data from the cache.",
    Width => "10", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    lpm_cache_scan_period => { #Structure Type: RegField;
      Name => "lpm_cache_scan_period",
      RegMem => "RegField",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h5",
      InitValueAllModes => "0",
    },
  },
  lpm_cache_age_threshold_register => { #Structure Type: Reg;
    Name => "lpm_cache_age_threshold_register",
    RegMem => "Reg",
    Address => "247", # Excel Formula: =calc_reg_address(C109,A109,G109)
    Description => "entries with age older than this value will be removed by the scanner.",
    Width => "2", # Excel Formula: =calc_reg_width(E112:E112,F112)
    Type => "Config",
    lpm_cache_age_threshold => { #Structure Type: RegField;
      Name => "lpm_cache_age_threshold",
      RegMem => "RegField",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F111,E112,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h2",
      InitValueAllModes => "2",
    },
  },
  lpm_cache_activity_threshold_register => { #Structure Type: Reg;
    Name => "lpm_cache_activity_threshold_register",
    RegMem => "Reg",
    Address => "248", # Excel Formula: =calc_reg_address(C111,A111,G111)
    Description => "entries with activity time stamp older than this value will be removed by the scanner.",
    Width => "6", # Excel Formula: =calc_reg_width(E114:E114,F114)
    Type => "Config",
    lpm_cache_activity_threshold => { #Structure Type: RegField;
      Name => "lpm_cache_activity_threshold",
      RegMem => "RegField",
      Width => "6",
      Position => "5:0", # Excel Formula: =calc_position(F113,E114,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h4",
      InitValueAllModes => "0",
    },
  },
  lpm_cache_age_offset_register => { #Structure Type: Reg;
    Name => "lpm_cache_age_offset_register",
    RegMem => "Reg",
    Address => "249", # Excel Formula: =calc_reg_address(C113,A113,G113)
    Description => "the age timestamp is driven from a 32bit register. This value determines the start point from which the age timestamp is taken.",
    Width => "5", # Excel Formula: =calc_reg_width(E116:E116,F116)
    Type => "Config",
    lpm_cache_age_offset => { #Structure Type: RegField;
      Name => "lpm_cache_age_offset",
      RegMem => "RegField",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F115,E116,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h3",
      InitValueAllModes => "15",
    },
  },
  lpm_cache_activity_offset_register => { #Structure Type: Reg;
    Name => "lpm_cache_activity_offset_register",
    RegMem => "Reg",
    Address => "24A", # Excel Formula: =calc_reg_address(C115,A115,G115)
    Description => "the activity timestamp is driven from a 32bit register. This value determines the start point from which the activity timestamp is taken.",
    Width => "5", # Excel Formula: =calc_reg_width(E118:E118,F118)
    Type => "Config",
    lpm_cache_activity_offset => { #Structure Type: RegField;
      Name => "lpm_cache_activity_offset",
      RegMem => "RegField",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F117,E118,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h1",
      InitValueAllModes => "10",
    },
  },
  lpm_cache_candidates_shift_period_register => { #Structure Type: Reg;
    Name => "lpm_cache_candidates_shift_period_register",
    RegMem => "Reg",
    Address => "24B", # Excel Formula: =calc_reg_address(C117,A117,G117)
    Description => "number of clocks the cache-candidates-to-be-written LIFO will stall between shifiting the candidates by 1.",
    Width => "10", # Excel Formula: =calc_reg_width(E120:E120,F120)
    Type => "Config",
    lpm_cache_candidates_shift_period => { #Structure Type: RegField;
      Name => "lpm_cache_candidates_shift_period",
      RegMem => "RegField",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F119,E120,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h10",
      InitValueAllModes => "1000",
    },
  },
  lpm_cache_hash_cfg_register => { #Structure Type: Reg;
    Name => "lpm_cache_hash_cfg_register",
    RegMem => "Reg",
    Address => "24C", # Excel Formula: =calc_reg_address(C119,A119,G119)
    Description => "configures the hash of the EM-s in the cache",
    Width => "284", # Excel Formula: =calc_reg_width(E122:E122,F122)
    Type => "Config",
    lpm_cache_hash_cfg => { #Structure Type: RegField;
      Name => "lpm_cache_hash_cfg",
      RegMem => "RegField",
      Width => "284", # Excel Formula: =142*2
      Position => "283:0", # Excel Formula: =calc_position(F121,E122,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_random_delete_on_hit_entry_register => { #Structure Type: Reg;
    Name => "lpm_cache_random_delete_on_hit_entry_register",
    RegMem => "Reg",
    Address => "24D", # Excel Formula: =calc_reg_address(C121,A121,G121)
    Description => "when a cache entry is hit by rxpp lookup, and an lfsr output value equale to this value - the entry will be deleted.
Setting this value to 0 will disable the feature.",
    Width => "8", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    lpm_cache_random_delete_value => { #Structure Type: RegField;
      Name => "lpm_cache_random_delete_value",
      RegMem => "RegField",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
      InitValueAllModes => "0",
    },
  },
  lpm_cache_static_tcam_entry_register => { #Structure Type: Reg;
    Name => "lpm_cache_static_tcam_entry_register",
    RegMem => "Reg",
    Address => "24E", # Excel Formula: =calc_reg_address(C123,A123,G123)
    Description => "when a cache entry is hit by rxpp lookup, and an lfsr output value equale to this value - the entry will be deleted.
Setting this value to 0 will disable the feature.",
    Width => "256", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    lpm_cache_static_tcam_entry => { #Structure Type: RegField;
      Name => "lpm_cache_static_tcam_entry",
      RegMem => "RegField",
      Width => "256",
      Position => "255:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_em_crc_polynom_reg => { #Structure Type: Reg;
    Name => "lpm_cache_em_crc_polynom_reg",
    RegMem => "Reg",
    Address => "24F", # Excel Formula: =calc_reg_address(C125,A125,G125)
    Description => "This is configuration for the EM. Whether it's hash should use a primitive polynom in the CRC or not",
    Width => "1", # Excel Formula: =calc_reg_width(E128:E128,F128)
    Type => "Config",
    lpm_cache_em_use_primit_poly_cfg => { #Structure Type: RegField;
      Name => "lpm_cache_em_use_primit_poly_cfg",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F127,E128,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb0_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 0; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "250", # Excel Formula: =calc_reg_address(C127,A127,G127)
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "0",
    lpm_cache_ldb0_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 0; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb0_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 0; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb1_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 1; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "251",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "1",
    lpm_cache_ldb1_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 1; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb1_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 1; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb2_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 2; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "252",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "2",
    lpm_cache_ldb2_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 2; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb2_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 2; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb3_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 3; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "253",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "3",
    lpm_cache_ldb3_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 3; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb3_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 3; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb4_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 4; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "254",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "4",
    lpm_cache_ldb4_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 4; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb4_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 4; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb5_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 5; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "255",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "5",
    lpm_cache_ldb5_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 5; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb5_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 5; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb6_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 6; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "256",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "6",
    lpm_cache_ldb6_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 6; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb6_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 6; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb7_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 7; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "257",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "7",
    lpm_cache_ldb7_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 7; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb7_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 7; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb8_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 8; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "258",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "8",
    lpm_cache_ldb8_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 8; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb8_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 8; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb9_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 9; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "259",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "9",
    lpm_cache_ldb9_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 9; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb9_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 9; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb10_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 10; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "25A",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "10",
    lpm_cache_ldb10_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 10; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb10_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 10; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb11_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 11; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "25B",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "11",
    lpm_cache_ldb11_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 11; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb11_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 11; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb12_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 12; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "25C",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "12",
    lpm_cache_ldb12_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 12; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb12_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 12; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb13_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 13; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "25D",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "13",
    lpm_cache_ldb13_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 13; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb13_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 13; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb14_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 14; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "25E",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "14",
    lpm_cache_ldb14_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 14; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb14_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 14; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb15_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 15; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "25F",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "15",
    lpm_cache_ldb15_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 15; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb15_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 15; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb16_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 16; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "260",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "16",
    lpm_cache_ldb16_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 16; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb16_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 16; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb17_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 17; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "261",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "17",
    lpm_cache_ldb17_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 17; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb17_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 17; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb18_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 18; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "262",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "18",
    lpm_cache_ldb18_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 18; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb18_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 18; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb19_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 19; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "263",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "19",
    lpm_cache_ldb19_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 19; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb19_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 19; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb20_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 20; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "264",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "20",
    lpm_cache_ldb20_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 20; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb20_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 20; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb21_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 21; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "265",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "21",
    lpm_cache_ldb21_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 21; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb21_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 21; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb22_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 22; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "266",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "22",
    lpm_cache_ldb22_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 22; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb22_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 22; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb23_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 23; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "267",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "23",
    lpm_cache_ldb23_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 23; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb23_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 23; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb24_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 24; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "268",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "24",
    lpm_cache_ldb24_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 24; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb24_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 24; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb25_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 25; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "269",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "25",
    lpm_cache_ldb25_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 25; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb25_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 25; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb26_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 26; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "26A",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "26",
    lpm_cache_ldb26_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 26; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb26_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 26; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb27_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 27; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "26B",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "27",
    lpm_cache_ldb27_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 27; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb27_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 27; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb28_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 28; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "26C",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "28",
    lpm_cache_ldb28_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 28; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb28_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 28; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb29_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 29; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "26D",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "29",
    lpm_cache_ldb29_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 29; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb29_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 29; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb30_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 30; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "26E",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "30",
    lpm_cache_ldb30_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 30; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb30_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 30; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_ldb31_mapping_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 31; ArrayLocationInName: 14;
    Name => "lpm_cache_ldb[32]_mapping_reg",
    RegMem => "Reg",
    Address => "26F",
    Description => "Maping of logiocal data base to key size index, and to cache profile.",
    Width => "3", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "32",
    ArrayIndex => "31",
    lpm_cache_ldb31_to_key_size_index => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 31; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_key_size_index",
      RegMem => "RegField",
      Description => "selectes the the selector of the key size.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_ldb31_to_cache_profile => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 31; ArrayLocationInName: 14;
      Name => "lpm_cache_ldb[n]_to_cache_profile",
      RegMem => "RegField",
      Description => "selects cache profile",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_full_len_per_key_size_index0_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 38;
    Name => "lpm_cache_full_len_per_key_size_index[2]_reg",
    RegMem => "Reg",
    Address => "270", # Excel Formula: =calc_reg_address(C129,A129,G129)
    Description => "Used  to detemine wheter hit length is full, per key index.",
    Width => "8", # Excel Formula: =calc_reg_width(E133:E133,F133)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm_cache_full_len_per_key_size_index0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 38;
      Name => "lpm_cache_full_len_per_key_size_index[n]",
      RegMem => "RegField",
      Description => "leagal values are 0 to 142.",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F132,E133,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_full_len_per_key_size_index1_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 38;
    Name => "lpm_cache_full_len_per_key_size_index[2]_reg",
    RegMem => "Reg",
    Address => "271",
    Description => "Used  to detemine wheter hit length is full, per key index.",
    Width => "8", # Excel Formula: =calc_reg_width(E133:E133,F133)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm_cache_full_len_per_key_size_index1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 38;
      Name => "lpm_cache_full_len_per_key_size_index[n]",
      RegMem => "RegField",
      Description => "leagal values are 0 to 142.",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F132,E133,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_leaf_indication_location_reg => { #Structure Type: Reg;
    Name => "lpm_cache_leaf_indication_location_reg",
    RegMem => "Reg",
    Address => "272", # Excel Formula: =calc_reg_address(C132,A132,G132)
    Description => "Used  to detemine which bit of the payload is the lpm leaf indication",
    Width => "3", # Excel Formula: =calc_reg_width(E135:E135,F135)
    Type => "Config",
    lpm_cache_leaf_indication_location => { #Structure Type: RegField;
      Name => "lpm_cache_leaf_indication_location",
      RegMem => "RegField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F134,E135,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h1",
    },
  },
  lpm_cache_from_hbm_location_reg => { #Structure Type: Reg;
    Name => "lpm_cache_from_hbm_location_reg",
    RegMem => "Reg",
    Address => "273", # Excel Formula: =calc_reg_address(C134,A134,G134)
    Description => "Used  to detemine which bit of the payload is the from-hbm indication",
    Width => "8", # Excel Formula: =calc_reg_width(E137:E137,F137)
    Type => "Config",
    lpm_cache_from_hbm_location_lpm_reply => { #Structure Type: RegField;
      Name => "lpm_cache_from_hbm_location_lpm_reply",
      RegMem => "RegField",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F136,E137,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "d21",
    },
  },
  lpm_cache_max_hbm_entries_reg => { #Structure Type: Reg;
    Name => "lpm_cache_max_hbm_entries_reg",
    RegMem => "Reg",
    Address => "274", # Excel Formula: =calc_reg_address(C136,A136,G136)
    Description => "number of entries reserved for replies that came from the hbm.",
    Width => "9", # Excel Formula: =calc_reg_width(E139:E139,F139)
    Type => "Config",
    lpm_cache_max_hbm_entries => { #Structure Type: RegField;
      Name => "lpm_cache_max_hbm_entries",
      RegMem => "RegField",
      Width => "9",
      Position => "8:0", # Excel Formula: =calc_position(F138,E139,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "d128",
    },
  },
  lpm_cache_insert_controls0_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 0; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "275", # Excel Formula: =calc_reg_address(C138,A138,G138)
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "0",
    lpm_cache_insert_to_cache0 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 0; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam0 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 0; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length0 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 0; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls1_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 1; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "276",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "1",
    lpm_cache_insert_to_cache1 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 1; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam1 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 1; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length1 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 1; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls2_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 2; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "277",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "2",
    lpm_cache_insert_to_cache2 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 2; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam2 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 2; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length2 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 2; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls3_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 3; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "278",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "3",
    lpm_cache_insert_to_cache3 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 3; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam3 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 3; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length3 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 3; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls4_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 4; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "279",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "4",
    lpm_cache_insert_to_cache4 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 4; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam4 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 4; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length4 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 4; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls5_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 5; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "27A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "5",
    lpm_cache_insert_to_cache5 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 5; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam5 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 5; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length5 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 5; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls6_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 6; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "27B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "6",
    lpm_cache_insert_to_cache6 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 6; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam6 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 6; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length6 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 6; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls7_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 7; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "27C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "7",
    lpm_cache_insert_to_cache7 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 7; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam7 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 7; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length7 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 7; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls8_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 8; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "27D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "8",
    lpm_cache_insert_to_cache8 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 8; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam8 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 8; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length8 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 8; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls9_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 9; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "27E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "9",
    lpm_cache_insert_to_cache9 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 9; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam9 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 9; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length9 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 9; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls10_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 10; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "27F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "10",
    lpm_cache_insert_to_cache10 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 10; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam10 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 10; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length10 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 10; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls11_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 11; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "280",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "11",
    lpm_cache_insert_to_cache11 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 11; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam11 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 11; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length11 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 11; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls12_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 12; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "281",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "12",
    lpm_cache_insert_to_cache12 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 12; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam12 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 12; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length12 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 12; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls13_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 13; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "282",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "13",
    lpm_cache_insert_to_cache13 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 13; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam13 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 13; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length13 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 13; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls14_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 14; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "283",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "14",
    lpm_cache_insert_to_cache14 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 14; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam14 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 14; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length14 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 14; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls15_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 15; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "284",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "15",
    lpm_cache_insert_to_cache15 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 15; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam15 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 15; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length15 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 15; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls16_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 16; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "285",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "16",
    lpm_cache_insert_to_cache16 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 16; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam16 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 16; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length16 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 16; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls17_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 17; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "286",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "17",
    lpm_cache_insert_to_cache17 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 17; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam17 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 17; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length17 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 17; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls18_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 18; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "287",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "18",
    lpm_cache_insert_to_cache18 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 18; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam18 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 18; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length18 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 18; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls19_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 19; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "288",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "19",
    lpm_cache_insert_to_cache19 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 19; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam19 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 19; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length19 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 19; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls20_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 20; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "289",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "20",
    lpm_cache_insert_to_cache20 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 20; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam20 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 20; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length20 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 20; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls21_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 21; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "28A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "21",
    lpm_cache_insert_to_cache21 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 21; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam21 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 21; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length21 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 21; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls22_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 22; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "28B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "22",
    lpm_cache_insert_to_cache22 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 22; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam22 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 22; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length22 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 22; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls23_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 23; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "28C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "23",
    lpm_cache_insert_to_cache23 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 23; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam23 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 23; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length23 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 23; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls24_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 24; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "28D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "24",
    lpm_cache_insert_to_cache24 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 24; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam24 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 24; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length24 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 24; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls25_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 25; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "28E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "25",
    lpm_cache_insert_to_cache25 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 25; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam25 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 25; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length25 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 25; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls26_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 26; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "28F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "26",
    lpm_cache_insert_to_cache26 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 26; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam26 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 26; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length26 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 26; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls27_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 27; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "290",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "27",
    lpm_cache_insert_to_cache27 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 27; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam27 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 27; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length27 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 27; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls28_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 28; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "291",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "28",
    lpm_cache_insert_to_cache28 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 28; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam28 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 28; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length28 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 28; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls29_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 29; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "292",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "29",
    lpm_cache_insert_to_cache29 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 29; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam29 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 29; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length29 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 29; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls30_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 30; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "293",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "30",
    lpm_cache_insert_to_cache30 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 30; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam30 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 30; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length30 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 30; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls31_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 31; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "294",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "31",
    lpm_cache_insert_to_cache31 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 31; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam31 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 31; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length31 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 31; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls32_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 32; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "295",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "32",
    lpm_cache_insert_to_cache32 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 32; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam32 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 32; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length32 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 32; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls33_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 33; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "296",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "33",
    lpm_cache_insert_to_cache33 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 33; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam33 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 33; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length33 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 33; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls34_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 34; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "297",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "34",
    lpm_cache_insert_to_cache34 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 34; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam34 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 34; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length34 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 34; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls35_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 35; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "298",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "35",
    lpm_cache_insert_to_cache35 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 35; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam35 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 35; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length35 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 35; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls36_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 36; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "299",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "36",
    lpm_cache_insert_to_cache36 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 36; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam36 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 36; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length36 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 36; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls37_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 37; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "29A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "37",
    lpm_cache_insert_to_cache37 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 37; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam37 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 37; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length37 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 37; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls38_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 38; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "29B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "38",
    lpm_cache_insert_to_cache38 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 38; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam38 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 38; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length38 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 38; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls39_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 39; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "29C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "39",
    lpm_cache_insert_to_cache39 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 39; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam39 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 39; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length39 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 39; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls40_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 40; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "29D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "40",
    lpm_cache_insert_to_cache40 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 40; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam40 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 40; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length40 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 40; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls41_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 41; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "29E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "41",
    lpm_cache_insert_to_cache41 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 41; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam41 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 41; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length41 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 41; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls42_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 42; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "29F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "42",
    lpm_cache_insert_to_cache42 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 42; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam42 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 42; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length42 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 42; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls43_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 43; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2A0",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "43",
    lpm_cache_insert_to_cache43 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 43; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam43 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 43; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length43 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 43; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls44_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 44; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2A1",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "44",
    lpm_cache_insert_to_cache44 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 44; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam44 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 44; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length44 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 44; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls45_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 45; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2A2",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "45",
    lpm_cache_insert_to_cache45 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 45; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam45 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 45; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length45 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 45; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls46_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 46; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2A3",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "46",
    lpm_cache_insert_to_cache46 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 46; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam46 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 46; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length46 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 46; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls47_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 47; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2A4",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "47",
    lpm_cache_insert_to_cache47 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 47; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam47 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 47; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length47 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 47; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls48_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 48; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2A5",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "48",
    lpm_cache_insert_to_cache48 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 48; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam48 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 48; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length48 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 48; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls49_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 49; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2A6",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "49",
    lpm_cache_insert_to_cache49 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 49; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam49 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 49; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length49 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 49; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls50_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 50; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2A7",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "50",
    lpm_cache_insert_to_cache50 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 50; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam50 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 50; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length50 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 50; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls51_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 51; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2A8",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "51",
    lpm_cache_insert_to_cache51 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 51; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam51 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 51; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length51 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 51; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls52_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 52; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2A9",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "52",
    lpm_cache_insert_to_cache52 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 52; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam52 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 52; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length52 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 52; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls53_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 53; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2AA",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "53",
    lpm_cache_insert_to_cache53 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 53; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam53 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 53; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length53 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 53; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls54_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 54; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2AB",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "54",
    lpm_cache_insert_to_cache54 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 54; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam54 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 54; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length54 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 54; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls55_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 55; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2AC",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "55",
    lpm_cache_insert_to_cache55 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 55; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam55 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 55; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length55 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 55; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls56_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 56; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2AD",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "56",
    lpm_cache_insert_to_cache56 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 56; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam56 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 56; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length56 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 56; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls57_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 57; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2AE",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "57",
    lpm_cache_insert_to_cache57 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 57; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam57 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 57; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length57 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 57; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls58_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 58; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2AF",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "58",
    lpm_cache_insert_to_cache58 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 58; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam58 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 58; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length58 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 58; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls59_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 59; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2B0",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "59",
    lpm_cache_insert_to_cache59 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 59; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam59 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 59; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length59 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 59; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls60_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 60; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2B1",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "60",
    lpm_cache_insert_to_cache60 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 60; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam60 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 60; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length60 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 60; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls61_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 61; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2B2",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "61",
    lpm_cache_insert_to_cache61 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 61; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam61 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 61; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length61 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 61; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls62_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 62; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2B3",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "62",
    lpm_cache_insert_to_cache62 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 62; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam62 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 62; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length62 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 62; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls63_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 63; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2B4",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "63",
    lpm_cache_insert_to_cache63 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 63; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam63 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 63; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length63 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 63; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls64_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 64; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2B5",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "64",
    lpm_cache_insert_to_cache64 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 64; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam64 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 64; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length64 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 64; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls65_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 65; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2B6",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "65",
    lpm_cache_insert_to_cache65 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 65; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam65 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 65; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length65 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 65; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls66_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 66; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2B7",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "66",
    lpm_cache_insert_to_cache66 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 66; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam66 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 66; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length66 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 66; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls67_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 67; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2B8",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "67",
    lpm_cache_insert_to_cache67 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 67; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam67 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 67; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length67 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 67; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls68_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 68; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2B9",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "68",
    lpm_cache_insert_to_cache68 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 68; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam68 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 68; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length68 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 68; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls69_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 69; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2BA",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "69",
    lpm_cache_insert_to_cache69 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 69; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam69 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 69; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length69 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 69; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls70_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 70; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2BB",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "70",
    lpm_cache_insert_to_cache70 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 70; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam70 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 70; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length70 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 70; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls71_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 71; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2BC",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "71",
    lpm_cache_insert_to_cache71 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 71; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam71 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 71; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length71 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 71; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls72_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 72; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2BD",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "72",
    lpm_cache_insert_to_cache72 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 72; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam72 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 72; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length72 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 72; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls73_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 73; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2BE",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "73",
    lpm_cache_insert_to_cache73 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 73; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam73 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 73; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length73 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 73; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls74_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 74; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2BF",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "74",
    lpm_cache_insert_to_cache74 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 74; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam74 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 74; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length74 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 74; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls75_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 75; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2C0",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "75",
    lpm_cache_insert_to_cache75 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 75; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam75 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 75; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length75 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 75; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls76_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 76; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2C1",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "76",
    lpm_cache_insert_to_cache76 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 76; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam76 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 76; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length76 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 76; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls77_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 77; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2C2",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "77",
    lpm_cache_insert_to_cache77 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 77; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam77 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 77; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length77 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 77; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls78_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 78; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2C3",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "78",
    lpm_cache_insert_to_cache78 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 78; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam78 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 78; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length78 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 78; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls79_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 79; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2C4",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "79",
    lpm_cache_insert_to_cache79 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 79; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam79 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 79; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length79 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 79; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls80_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 80; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2C5",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "80",
    lpm_cache_insert_to_cache80 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 80; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam80 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 80; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length80 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 80; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls81_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 81; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2C6",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "81",
    lpm_cache_insert_to_cache81 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 81; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam81 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 81; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length81 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 81; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls82_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 82; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2C7",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "82",
    lpm_cache_insert_to_cache82 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 82; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam82 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 82; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length82 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 82; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls83_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 83; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2C8",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "83",
    lpm_cache_insert_to_cache83 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 83; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam83 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 83; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length83 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 83; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls84_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 84; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2C9",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "84",
    lpm_cache_insert_to_cache84 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 84; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam84 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 84; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length84 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 84; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls85_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 85; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2CA",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "85",
    lpm_cache_insert_to_cache85 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 85; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam85 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 85; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length85 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 85; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls86_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 86; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2CB",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "86",
    lpm_cache_insert_to_cache86 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 86; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam86 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 86; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length86 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 86; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls87_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 87; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2CC",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "87",
    lpm_cache_insert_to_cache87 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 87; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam87 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 87; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length87 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 87; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls88_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 88; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2CD",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "88",
    lpm_cache_insert_to_cache88 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 88; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam88 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 88; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length88 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 88; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls89_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 89; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2CE",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "89",
    lpm_cache_insert_to_cache89 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 89; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam89 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 89; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length89 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 89; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls90_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 90; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2CF",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "90",
    lpm_cache_insert_to_cache90 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 90; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam90 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 90; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length90 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 90; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls91_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 91; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2D0",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "91",
    lpm_cache_insert_to_cache91 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 91; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam91 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 91; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length91 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 91; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls92_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 92; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2D1",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "92",
    lpm_cache_insert_to_cache92 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 92; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam92 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 92; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length92 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 92; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls93_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 93; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2D2",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "93",
    lpm_cache_insert_to_cache93 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 93; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam93 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 93; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length93 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 93; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls94_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 94; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2D3",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "94",
    lpm_cache_insert_to_cache94 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 94; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam94 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 94; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length94 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 94; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls95_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 95; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2D4",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "95",
    lpm_cache_insert_to_cache95 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 95; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam95 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 95; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length95 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 95; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls96_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 96; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2D5",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "96",
    lpm_cache_insert_to_cache96 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 96; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam96 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 96; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length96 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 96; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls97_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 97; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2D6",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "97",
    lpm_cache_insert_to_cache97 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 97; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam97 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 97; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length97 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 97; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls98_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 98; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2D7",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "98",
    lpm_cache_insert_to_cache98 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 98; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam98 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 98; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length98 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 98; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls99_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 99; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2D8",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "99",
    lpm_cache_insert_to_cache99 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 99; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam99 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 99; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length99 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 99; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls100_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 100; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2D9",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "100",
    lpm_cache_insert_to_cache100 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 100; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam100 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 100; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length100 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 100; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls101_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 101; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2DA",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "101",
    lpm_cache_insert_to_cache101 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 101; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam101 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 101; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length101 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 101; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls102_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 102; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2DB",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "102",
    lpm_cache_insert_to_cache102 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 102; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam102 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 102; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length102 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 102; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls103_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 103; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2DC",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "103",
    lpm_cache_insert_to_cache103 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 103; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam103 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 103; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length103 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 103; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls104_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 104; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2DD",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "104",
    lpm_cache_insert_to_cache104 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 104; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam104 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 104; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length104 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 104; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls105_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 105; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2DE",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "105",
    lpm_cache_insert_to_cache105 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 105; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam105 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 105; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length105 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 105; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls106_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 106; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2DF",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "106",
    lpm_cache_insert_to_cache106 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 106; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam106 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 106; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length106 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 106; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls107_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 107; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2E0",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "107",
    lpm_cache_insert_to_cache107 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 107; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam107 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 107; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length107 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 107; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls108_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 108; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2E1",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "108",
    lpm_cache_insert_to_cache108 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 108; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam108 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 108; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length108 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 108; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls109_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 109; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2E2",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "109",
    lpm_cache_insert_to_cache109 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 109; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam109 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 109; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length109 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 109; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls110_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 110; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2E3",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "110",
    lpm_cache_insert_to_cache110 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 110; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam110 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 110; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length110 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 110; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls111_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 111; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2E4",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "111",
    lpm_cache_insert_to_cache111 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 111; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam111 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 111; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length111 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 111; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls112_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 112; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2E5",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "112",
    lpm_cache_insert_to_cache112 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 112; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam112 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 112; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length112 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 112; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls113_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 113; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2E6",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "113",
    lpm_cache_insert_to_cache113 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 113; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam113 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 113; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length113 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 113; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls114_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 114; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2E7",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "114",
    lpm_cache_insert_to_cache114 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 114; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam114 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 114; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length114 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 114; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls115_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 115; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2E8",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "115",
    lpm_cache_insert_to_cache115 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 115; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam115 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 115; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length115 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 115; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls116_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 116; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2E9",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "116",
    lpm_cache_insert_to_cache116 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 116; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam116 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 116; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length116 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 116; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls117_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 117; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2EA",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "117",
    lpm_cache_insert_to_cache117 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 117; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam117 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 117; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length117 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 117; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls118_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 118; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2EB",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "118",
    lpm_cache_insert_to_cache118 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 118; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam118 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 118; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length118 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 118; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls119_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 119; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2EC",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "119",
    lpm_cache_insert_to_cache119 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 119; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam119 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 119; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length119 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 119; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls120_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 120; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2ED",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "120",
    lpm_cache_insert_to_cache120 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 120; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam120 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 120; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length120 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 120; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls121_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 121; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2EE",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "121",
    lpm_cache_insert_to_cache121 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 121; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam121 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 121; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length121 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 121; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls122_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 122; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2EF",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "122",
    lpm_cache_insert_to_cache122 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 122; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam122 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 122; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length122 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 122; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls123_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 123; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2F0",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "123",
    lpm_cache_insert_to_cache123 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 123; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam123 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 123; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length123 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 123; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls124_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 124; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2F1",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "124",
    lpm_cache_insert_to_cache124 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 124; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam124 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 124; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length124 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 124; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls125_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 125; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2F2",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "125",
    lpm_cache_insert_to_cache125 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 125; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam125 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 125; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length125 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 125; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls126_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 126; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2F3",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "126",
    lpm_cache_insert_to_cache126 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 126; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam126 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 126; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length126 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 126; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls127_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 127; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2F4",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "127",
    lpm_cache_insert_to_cache127 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 127; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam127 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 127; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length127 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 127; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls128_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 128; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2F5",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "128",
    lpm_cache_insert_to_cache128 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 128; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam128 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 128; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length128 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 128; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls129_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 129; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2F6",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "129",
    lpm_cache_insert_to_cache129 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 129; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam129 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 129; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length129 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 129; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls130_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 130; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2F7",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "130",
    lpm_cache_insert_to_cache130 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 130; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam130 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 130; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length130 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 130; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls131_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 131; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2F8",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "131",
    lpm_cache_insert_to_cache131 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 131; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam131 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 131; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length131 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 131; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls132_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 132; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2F9",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "132",
    lpm_cache_insert_to_cache132 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 132; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam132 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 132; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length132 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 132; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls133_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 133; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2FA",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "133",
    lpm_cache_insert_to_cache133 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 133; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam133 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 133; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length133 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 133; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls134_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 134; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2FB",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "134",
    lpm_cache_insert_to_cache134 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 134; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam134 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 134; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length134 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 134; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls135_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 135; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2FC",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "135",
    lpm_cache_insert_to_cache135 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 135; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam135 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 135; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length135 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 135; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls136_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 136; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2FD",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "136",
    lpm_cache_insert_to_cache136 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 136; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam136 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 136; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length136 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 136; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls137_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 137; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2FE",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "137",
    lpm_cache_insert_to_cache137 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 137; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam137 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 137; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length137 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 137; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls138_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 138; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "2FF",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "138",
    lpm_cache_insert_to_cache138 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 138; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam138 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 138; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length138 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 138; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls139_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 139; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "300",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "139",
    lpm_cache_insert_to_cache139 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 139; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam139 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 139; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length139 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 139; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls140_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 140; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "301",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "140",
    lpm_cache_insert_to_cache140 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 140; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam140 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 140; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length140 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 140; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls141_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 141; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "302",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "141",
    lpm_cache_insert_to_cache141 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 141; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam141 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 141; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length141 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 141; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls142_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 142; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "303",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "142",
    lpm_cache_insert_to_cache142 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 142; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam142 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 142; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length142 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 142; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls143_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 143; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "304",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "143",
    lpm_cache_insert_to_cache143 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 143; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam143 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 143; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length143 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 143; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls144_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 144; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "305",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "144",
    lpm_cache_insert_to_cache144 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 144; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam144 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 144; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length144 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 144; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls145_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 145; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "306",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "145",
    lpm_cache_insert_to_cache145 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 145; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam145 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 145; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length145 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 145; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls146_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 146; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "307",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "146",
    lpm_cache_insert_to_cache146 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 146; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam146 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 146; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length146 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 146; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls147_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 147; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "308",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "147",
    lpm_cache_insert_to_cache147 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 147; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam147 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 147; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length147 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 147; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls148_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 148; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "309",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "148",
    lpm_cache_insert_to_cache148 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 148; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam148 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 148; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length148 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 148; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls149_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 149; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "30A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "149",
    lpm_cache_insert_to_cache149 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 149; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam149 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 149; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length149 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 149; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls150_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 150; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "30B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "150",
    lpm_cache_insert_to_cache150 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 150; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam150 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 150; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length150 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 150; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls151_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 151; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "30C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "151",
    lpm_cache_insert_to_cache151 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 151; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam151 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 151; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length151 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 151; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls152_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 152; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "30D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "152",
    lpm_cache_insert_to_cache152 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 152; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam152 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 152; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length152 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 152; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls153_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 153; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "30E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "153",
    lpm_cache_insert_to_cache153 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 153; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam153 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 153; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length153 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 153; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls154_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 154; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "30F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "154",
    lpm_cache_insert_to_cache154 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 154; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam154 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 154; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length154 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 154; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls155_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 155; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "310",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "155",
    lpm_cache_insert_to_cache155 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 155; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam155 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 155; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length155 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 155; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls156_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 156; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "311",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "156",
    lpm_cache_insert_to_cache156 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 156; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam156 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 156; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length156 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 156; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls157_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 157; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "312",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "157",
    lpm_cache_insert_to_cache157 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 157; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam157 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 157; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length157 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 157; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls158_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 158; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "313",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "158",
    lpm_cache_insert_to_cache158 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 158; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam158 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 158; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length158 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 158; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls159_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 159; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "314",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "159",
    lpm_cache_insert_to_cache159 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 159; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam159 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 159; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length159 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 159; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls160_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 160; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "315",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "160",
    lpm_cache_insert_to_cache160 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 160; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam160 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 160; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length160 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 160; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls161_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 161; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "316",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "161",
    lpm_cache_insert_to_cache161 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 161; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam161 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 161; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length161 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 161; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls162_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 162; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "317",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "162",
    lpm_cache_insert_to_cache162 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 162; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam162 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 162; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length162 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 162; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls163_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 163; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "318",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "163",
    lpm_cache_insert_to_cache163 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 163; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam163 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 163; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length163 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 163; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls164_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 164; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "319",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "164",
    lpm_cache_insert_to_cache164 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 164; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam164 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 164; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length164 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 164; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls165_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 165; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "31A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "165",
    lpm_cache_insert_to_cache165 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 165; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam165 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 165; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length165 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 165; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls166_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 166; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "31B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "166",
    lpm_cache_insert_to_cache166 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 166; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam166 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 166; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length166 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 166; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls167_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 167; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "31C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "167",
    lpm_cache_insert_to_cache167 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 167; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam167 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 167; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length167 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 167; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls168_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 168; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "31D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "168",
    lpm_cache_insert_to_cache168 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 168; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam168 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 168; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length168 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 168; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls169_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 169; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "31E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "169",
    lpm_cache_insert_to_cache169 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 169; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam169 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 169; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length169 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 169; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls170_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 170; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "31F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "170",
    lpm_cache_insert_to_cache170 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 170; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam170 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 170; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length170 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 170; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls171_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 171; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "320",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "171",
    lpm_cache_insert_to_cache171 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 171; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam171 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 171; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length171 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 171; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls172_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 172; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "321",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "172",
    lpm_cache_insert_to_cache172 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 172; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam172 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 172; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length172 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 172; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls173_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 173; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "322",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "173",
    lpm_cache_insert_to_cache173 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 173; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam173 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 173; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length173 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 173; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls174_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 174; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "323",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "174",
    lpm_cache_insert_to_cache174 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 174; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam174 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 174; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length174 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 174; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls175_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 175; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "324",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "175",
    lpm_cache_insert_to_cache175 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 175; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam175 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 175; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length175 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 175; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls176_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 176; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "325",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "176",
    lpm_cache_insert_to_cache176 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 176; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam176 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 176; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length176 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 176; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls177_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 177; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "326",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "177",
    lpm_cache_insert_to_cache177 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 177; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam177 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 177; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length177 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 177; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls178_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 178; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "327",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "178",
    lpm_cache_insert_to_cache178 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 178; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam178 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 178; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length178 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 178; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls179_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 179; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "328",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "179",
    lpm_cache_insert_to_cache179 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 179; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam179 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 179; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length179 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 179; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls180_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 180; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "329",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "180",
    lpm_cache_insert_to_cache180 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 180; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam180 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 180; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length180 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 180; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls181_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 181; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "32A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "181",
    lpm_cache_insert_to_cache181 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 181; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam181 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 181; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length181 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 181; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls182_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 182; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "32B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "182",
    lpm_cache_insert_to_cache182 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 182; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam182 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 182; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length182 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 182; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls183_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 183; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "32C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "183",
    lpm_cache_insert_to_cache183 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 183; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam183 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 183; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length183 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 183; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls184_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 184; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "32D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "184",
    lpm_cache_insert_to_cache184 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 184; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam184 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 184; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length184 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 184; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls185_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 185; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "32E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "185",
    lpm_cache_insert_to_cache185 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 185; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam185 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 185; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length185 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 185; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls186_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 186; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "32F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "186",
    lpm_cache_insert_to_cache186 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 186; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam186 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 186; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length186 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 186; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls187_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 187; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "330",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "187",
    lpm_cache_insert_to_cache187 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 187; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam187 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 187; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length187 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 187; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls188_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 188; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "331",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "188",
    lpm_cache_insert_to_cache188 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 188; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam188 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 188; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length188 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 188; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls189_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 189; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "332",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "189",
    lpm_cache_insert_to_cache189 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 189; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam189 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 189; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length189 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 189; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls190_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 190; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "333",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "190",
    lpm_cache_insert_to_cache190 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 190; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam190 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 190; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length190 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 190; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls191_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 191; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "334",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "191",
    lpm_cache_insert_to_cache191 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 191; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam191 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 191; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length191 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 191; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls192_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 192; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "335",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "192",
    lpm_cache_insert_to_cache192 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 192; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam192 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 192; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length192 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 192; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls193_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 193; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "336",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "193",
    lpm_cache_insert_to_cache193 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 193; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam193 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 193; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length193 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 193; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls194_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 194; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "337",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "194",
    lpm_cache_insert_to_cache194 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 194; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam194 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 194; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length194 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 194; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls195_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 195; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "338",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "195",
    lpm_cache_insert_to_cache195 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 195; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam195 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 195; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length195 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 195; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls196_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 196; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "339",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "196",
    lpm_cache_insert_to_cache196 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 196; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam196 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 196; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length196 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 196; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls197_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 197; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "33A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "197",
    lpm_cache_insert_to_cache197 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 197; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam197 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 197; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length197 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 197; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls198_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 198; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "33B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "198",
    lpm_cache_insert_to_cache198 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 198; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam198 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 198; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length198 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 198; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls199_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 199; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "33C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "199",
    lpm_cache_insert_to_cache199 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 199; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam199 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 199; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length199 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 199; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls200_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 200; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "33D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "200",
    lpm_cache_insert_to_cache200 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 200; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam200 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 200; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length200 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 200; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls201_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 201; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "33E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "201",
    lpm_cache_insert_to_cache201 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 201; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam201 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 201; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length201 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 201; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls202_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 202; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "33F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "202",
    lpm_cache_insert_to_cache202 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 202; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam202 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 202; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length202 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 202; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls203_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 203; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "340",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "203",
    lpm_cache_insert_to_cache203 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 203; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam203 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 203; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length203 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 203; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls204_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 204; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "341",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "204",
    lpm_cache_insert_to_cache204 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 204; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam204 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 204; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length204 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 204; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls205_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 205; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "342",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "205",
    lpm_cache_insert_to_cache205 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 205; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam205 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 205; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length205 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 205; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls206_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 206; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "343",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "206",
    lpm_cache_insert_to_cache206 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 206; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam206 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 206; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length206 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 206; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls207_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 207; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "344",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "207",
    lpm_cache_insert_to_cache207 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 207; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam207 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 207; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length207 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 207; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls208_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 208; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "345",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "208",
    lpm_cache_insert_to_cache208 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 208; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam208 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 208; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length208 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 208; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls209_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 209; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "346",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "209",
    lpm_cache_insert_to_cache209 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 209; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam209 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 209; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length209 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 209; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls210_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 210; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "347",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "210",
    lpm_cache_insert_to_cache210 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 210; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam210 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 210; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length210 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 210; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls211_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 211; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "348",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "211",
    lpm_cache_insert_to_cache211 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 211; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam211 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 211; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length211 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 211; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls212_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 212; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "349",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "212",
    lpm_cache_insert_to_cache212 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 212; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam212 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 212; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length212 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 212; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls213_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 213; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "34A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "213",
    lpm_cache_insert_to_cache213 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 213; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam213 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 213; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length213 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 213; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls214_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 214; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "34B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "214",
    lpm_cache_insert_to_cache214 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 214; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam214 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 214; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length214 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 214; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls215_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 215; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "34C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "215",
    lpm_cache_insert_to_cache215 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 215; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam215 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 215; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length215 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 215; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls216_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 216; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "34D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "216",
    lpm_cache_insert_to_cache216 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 216; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam216 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 216; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length216 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 216; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls217_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 217; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "34E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "217",
    lpm_cache_insert_to_cache217 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 217; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam217 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 217; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length217 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 217; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls218_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 218; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "34F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "218",
    lpm_cache_insert_to_cache218 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 218; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam218 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 218; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length218 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 218; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls219_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 219; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "350",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "219",
    lpm_cache_insert_to_cache219 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 219; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam219 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 219; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length219 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 219; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls220_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 220; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "351",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "220",
    lpm_cache_insert_to_cache220 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 220; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam220 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 220; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length220 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 220; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls221_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 221; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "352",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "221",
    lpm_cache_insert_to_cache221 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 221; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam221 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 221; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length221 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 221; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls222_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 222; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "353",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "222",
    lpm_cache_insert_to_cache222 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 222; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam222 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 222; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length222 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 222; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls223_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 223; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "354",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "223",
    lpm_cache_insert_to_cache223 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 223; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam223 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 223; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length223 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 223; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls224_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 224; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "355",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "224",
    lpm_cache_insert_to_cache224 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 224; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam224 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 224; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length224 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 224; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls225_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 225; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "356",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "225",
    lpm_cache_insert_to_cache225 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 225; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam225 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 225; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length225 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 225; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls226_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 226; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "357",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "226",
    lpm_cache_insert_to_cache226 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 226; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam226 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 226; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length226 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 226; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls227_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 227; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "358",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "227",
    lpm_cache_insert_to_cache227 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 227; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam227 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 227; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length227 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 227; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls228_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 228; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "359",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "228",
    lpm_cache_insert_to_cache228 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 228; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam228 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 228; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length228 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 228; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls229_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 229; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "35A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "229",
    lpm_cache_insert_to_cache229 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 229; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam229 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 229; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length229 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 229; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls230_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 230; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "35B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "230",
    lpm_cache_insert_to_cache230 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 230; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam230 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 230; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length230 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 230; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls231_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 231; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "35C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "231",
    lpm_cache_insert_to_cache231 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 231; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam231 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 231; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length231 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 231; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls232_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 232; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "35D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "232",
    lpm_cache_insert_to_cache232 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 232; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam232 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 232; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length232 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 232; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls233_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 233; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "35E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "233",
    lpm_cache_insert_to_cache233 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 233; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam233 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 233; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length233 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 233; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls234_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 234; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "35F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "234",
    lpm_cache_insert_to_cache234 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 234; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam234 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 234; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length234 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 234; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls235_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 235; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "360",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "235",
    lpm_cache_insert_to_cache235 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 235; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam235 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 235; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length235 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 235; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls236_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 236; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "361",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "236",
    lpm_cache_insert_to_cache236 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 236; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam236 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 236; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length236 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 236; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls237_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 237; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "362",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "237",
    lpm_cache_insert_to_cache237 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 237; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam237 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 237; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length237 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 237; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls238_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 238; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "363",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "238",
    lpm_cache_insert_to_cache238 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 238; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam238 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 238; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length238 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 238; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls239_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 239; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "364",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "239",
    lpm_cache_insert_to_cache239 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 239; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam239 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 239; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length239 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 239; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls240_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 240; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "365",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "240",
    lpm_cache_insert_to_cache240 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 240; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam240 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 240; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length240 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 240; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls241_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 241; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "366",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "241",
    lpm_cache_insert_to_cache241 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 241; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam241 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 241; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length241 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 241; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls242_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 242; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "367",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "242",
    lpm_cache_insert_to_cache242 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 242; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam242 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 242; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length242 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 242; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls243_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 243; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "368",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "243",
    lpm_cache_insert_to_cache243 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 243; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam243 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 243; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length243 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 243; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls244_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 244; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "369",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "244",
    lpm_cache_insert_to_cache244 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 244; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam244 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 244; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length244 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 244; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls245_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 245; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "36A",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "245",
    lpm_cache_insert_to_cache245 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 245; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam245 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 245; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length245 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 245; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls246_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 246; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "36B",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "246",
    lpm_cache_insert_to_cache246 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 246; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam246 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 246; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length246 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 246; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls247_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 247; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "36C",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "247",
    lpm_cache_insert_to_cache247 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 247; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam247 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 247; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length247 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 247; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls248_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 248; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "36D",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "248",
    lpm_cache_insert_to_cache248 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 248; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam248 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 248; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length248 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 248; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls249_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 249; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "36E",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "249",
    lpm_cache_insert_to_cache249 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 249; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam249 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 249; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length249 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 249; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls250_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 250; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "36F",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "250",
    lpm_cache_insert_to_cache250 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 250; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam250 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 250; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length250 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 250; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls251_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 251; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "370",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "251",
    lpm_cache_insert_to_cache251 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 251; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam251 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 251; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length251 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 251; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls252_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 252; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "371",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "252",
    lpm_cache_insert_to_cache252 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 252; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam252 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 252; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length252 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 252; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls253_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 253; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "372",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "253",
    lpm_cache_insert_to_cache253 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 253; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam253 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 253; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length253 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 253; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls254_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 254; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "373",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "254",
    lpm_cache_insert_to_cache254 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 254; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam254 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 254; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length254 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 254; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_controls255_reg => { #Structure Type: Reg; ArrayLength: 256; ArrayIndex: 255; ArrayLocationInName: 26;
    Name => "lpm_cache_insert_controls[256]_reg",
    RegMem => "Reg",
    Address => "374",
    Description => "Controls for cache candidates that returned from the CDB.
Key for this mapping is 
bit 7  - candidate is from HBM
bits 6:5 - cache profile
bit   4     - EM reply(0) or LPM reply(1) .
bit   3     - em-cache is full
bit   2     - TCAM cache is full 
bit   1     - hit  for EM replies only, leaf for LPM replies.
bit   0     - full length match, for lpm replies only 

Note - bit 4 must be set for every enrty.",
    Width => "3", # Excel Formula: =calc_reg_width(E141:E143,F143)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "256",
    ArrayIndex => "255",
    lpm_cache_insert_to_cache255 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 255; ArrayLocationInName: 26;
      Name => "lpm_cache_insert_to_cache[n]",
      RegMem => "RegField",
      Description => "selects if to insert to cache :
1 -will be inserted to cache. 
0 - will not be inserted to cache.
Note :  Setting this bit when both EM and TCAM are full 
is illegal.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_to_tcam255 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 255; ArrayLocationInName: 25;
      Name => "lpm_cache_insert_to_tcam[n]",
      RegMem => "RegField",
      Description => "selects if to insert to TCAM or EM  :
1 -inserted to TCAM.
0 - inserted to EM.
Note :  Setting this bit when TCAM is full 
is illegal.",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F141,E142)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_insert_length255 => { #Structure Type: RegField; ArrayLength: 256; ArrayIndex: 255; ArrayLocationInName: 24;
      Name => "lpm_cache_insert_length[n]",
      RegMem => "RegField",
      Description => "selects if to insert to full key, or masked key according to hit length from LPM  :
1 - insert full key. 
0 - insert masked key according to hit length.
Note :  Unsetting this bit for EM reply is not advised.",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F142,E143)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_insert_lkp_th_reg => { #Structure Type: Reg;
    Name => "lpm_cache_insert_lkp_th_reg",
    RegMem => "Reg",
    Address => "375", # Excel Formula: =calc_reg_address(C140,A140,G140)
    Width => "10", # Excel Formula: =calc_reg_width(E145:E145,F145)
    Type => "Config",
    lpm_cache_insert_lkp_th => { #Structure Type: RegField;
      Name => "lpm_cache_insert_lkp_th",
      RegMem => "RegField",
      Description => "when insert machine attempts a lookup to verify the candidate is not already in the cache - the slice lookup has the priority to access the cache.
thie register configures the ampount of clocks the the  insert machine will weait for buble, and when expires, the insert machine will abandon the candidate and will move to the next one.",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F144,E145,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h20",
      InitValueAllModes => "1000",
    },
  },
  lpm_cache_stats_cnt => { #Structure Type: Reg;
    Name => "lpm_cache_stats_cnt",
    RegMem => "Reg",
    Address => "376", # Excel Formula: =calc_reg_address(C144,A144,G144)
    Width => "192", # Excel Formula: =calc_reg_width(E147:E149,F149)
    Type => "ReadOnly",
    lpm_cache_tcam_hit_cnt => { #Structure Type: RegField;
      Name => "lpm_cache_tcam_hit_cnt",
      RegMem => "RegField",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F146,E147,TRUE)
      Type => "Counter",
      UsedBy => "cdc",
      AdditionalInfo => "CounterIncrWidth=1",
    },
    lpm_cache_em_hit_cnt => { #Structure Type: RegField;
      Name => "lpm_cache_em_hit_cnt",
      RegMem => "RegField",
      Width => "64",
      Position => "127:64", # Excel Formula: =calc_position(F147,E148)
      Type => "Counter",
      UsedBy => "cdc",
      AdditionalInfo => "CounterIncrWidth=1",
    },
    lpm_cache_miss_cnt => { #Structure Type: RegField;
      Name => "lpm_cache_miss_cnt",
      RegMem => "RegField",
      Width => "64",
      Position => "191:128", # Excel Formula: =calc_position(F148,E149)
      Type => "Counter",
      UsedBy => "cdc",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  lpm_cache_num_of_static_lsb_em_bin0_reg => { #Structure Type: Reg;
    Name => "lpm_cache_num_of_static_lsb_em_bin0_reg",
    RegMem => "Reg",
    Address => "377", # Excel Formula: =calc_reg_address(C146,A146,G146)
    Description => "number of entreis in the EM bin 0 used by the CPU( not handled by the cache)",
    Width => "10", # Excel Formula: =calc_reg_width(E151:E151,F151)
    Type => "Config",
    lpm_cache_num_of_static_lsb_em_bin0 => { #Structure Type: RegField;
      Name => "lpm_cache_num_of_static_lsb_em_bin0",
      RegMem => "RegField",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F150,E151,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_num_of_static_lsb_em_bin1_reg => { #Structure Type: Reg;
    Name => "lpm_cache_num_of_static_lsb_em_bin1_reg",
    RegMem => "Reg",
    Address => "378", # Excel Formula: =calc_reg_address(C150,A150,G150)
    Description => "number of entreis in the EM bin 1 used by the CPU( not handled by the cache)",
    Width => "10", # Excel Formula: =calc_reg_width(E153:E153,F153)
    Type => "Config",
    lpm_cache_num_of_static_lsb_em_bin1 => { #Structure Type: RegField;
      Name => "lpm_cache_num_of_static_lsb_em_bin1",
      RegMem => "RegField",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F152,E153,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_num_of_static_msb_em_bin0_reg => { #Structure Type: Reg;
    Name => "lpm_cache_num_of_static_msb_em_bin0_reg",
    RegMem => "Reg",
    Address => "379", # Excel Formula: =calc_reg_address(C152,A152,G152)
    Description => "number of entreis in the EM bin 0 used by the CPU( not handled by the cache)",
    Width => "10", # Excel Formula: =calc_reg_width(E155:E155,F155)
    Type => "Config",
    lpm_cache_num_of_static_msb_em_bin0 => { #Structure Type: RegField;
      Name => "lpm_cache_num_of_static_msb_em_bin0",
      RegMem => "RegField",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F154,E155,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_num_of_static_msb_em_bin1_reg => { #Structure Type: Reg;
    Name => "lpm_cache_num_of_static_msb_em_bin1_reg",
    RegMem => "Reg",
    Address => "37A", # Excel Formula: =calc_reg_address(C154,A154,G154)
    Description => "number of entreis in the EM bin 0 used by the CPU( not handled by the cache)",
    Width => "10", # Excel Formula: =calc_reg_width(E157:E157,F157)
    Type => "Config",
    lpm_cache_num_of_static_msb_em_bin1 => { #Structure Type: RegField;
      Name => "lpm_cache_num_of_static_msb_em_bin1",
      RegMem => "RegField",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F156,E157,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_cam_miss_en_reg => { #Structure Type: Reg;
    Name => "lpm_cache_cam_miss_en_reg",
    RegMem => "Reg",
    Address => "37B", # Excel Formula: =calc_reg_address(C156,A156,G156)
    Description => "disables hit for EM cam",
    Width => "1", # Excel Formula: =calc_reg_width(E159:E159,F159)
    Type => "Config",
    lpm_cache_cam_miss_en => { #Structure Type: RegField;
      Name => "lpm_cache_cam_miss_en",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F158,E159,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_duplicate_miss_en_reg => { #Structure Type: Reg;
    Name => "lpm_cache_duplicate_miss_en_reg",
    RegMem => "Reg",
    Address => "37C", # Excel Formula: =calc_reg_address(C158,A158,G158)
    Description => "disables hit for EM duplicate entries",
    Width => "1", # Excel Formula: =calc_reg_width(E161:E161,F161)
    Type => "Config",
    lpm_cache_duplicate_miss_en => { #Structure Type: RegField;
      Name => "lpm_cache_duplicate_miss_en",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F160,E161,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
      InitValueAllModes => "1",
    },
  },
  lpm_cache_protect_write_fail_reg => { #Structure Type: Reg;
    Name => "lpm_cache_protect_write_fail_reg",
    RegMem => "Reg",
    Address => "37D", # Excel Formula: =calc_reg_address(C160,A160,G160)
    Description => "disables hit for EM duplicate entries",
    Width => "1", # Excel Formula: =calc_reg_width(E163:E163,F163)
    Type => "Config",
    lpm_cache_protect_write_fail => { #Structure Type: RegField;
      Name => "lpm_cache_protect_write_fail",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F162,E163,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_protect_write_cam_reg => { #Structure Type: Reg;
    Name => "lpm_cache_protect_write_cam_reg",
    RegMem => "Reg",
    Address => "37E", # Excel Formula: =calc_reg_address(C162,A162,G162)
    Description => "disables hit for EM duplicate entries",
    Width => "1", # Excel Formula: =calc_reg_width(E165:E165,F165)
    Type => "Config",
    lpm_cache_protect_write_cam => { #Structure Type: RegField;
      Name => "lpm_cache_protect_write_cam",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F164,E165,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_hit_counter_probability_cfg => { #Structure Type: Reg;
    Name => "lpm_cache_hit_counter_probability_cfg",
    RegMem => "Reg",
    Address => "37F", # Excel Formula: =calc_reg_address(C164,A164,G164)
    Description => "sets the probability for incrementing each bit of the hit counter per TCAM entry.
Thos counter has 4 bits, and may be incremented when a lookup does hit in the associated entry.
The oucmter resets when an entry is writen to the TCAM.",
    Width => "36", # Excel Formula: =calc_reg_width(E167:E170,F170)
    Type => "Config",
    lpm_cache_inc_bit0_probability => { #Structure Type: RegField;
      Name => "lpm_cache_inc_bit0_probability",
      RegMem => "RegField",
      Description => "probaility for incrememnting the 1st bit of the coounter.
0 - increment will happen with every lookup hit.
256 - increment will never happen.",
      Width => "9",
      Position => "8:0", # Excel Formula: =calc_position(F166,E167,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_inc_bit1_probability => { #Structure Type: RegField;
      Name => "lpm_cache_inc_bit1_probability",
      RegMem => "RegField",
      Description => "probaility for incrememnting the 2nd bit of the coounter.
0 - increment will happen with every lookup hit.
256 - increment will never happen.",
      Width => "9",
      Position => "17:9", # Excel Formula: =calc_position(F167,E168)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_inc_bit2_probability => { #Structure Type: RegField;
      Name => "lpm_cache_inc_bit2_probability",
      RegMem => "RegField",
      Description => "probaility for incrememnting the 3rd bit of the coounter.
0 - increment will happen with every lookup hit.
256 - increment will never happen.",
      Width => "9",
      Position => "26:18", # Excel Formula: =calc_position(F168,E169)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
    lpm_cache_inc_bit3_probability => { #Structure Type: RegField;
      Name => "lpm_cache_inc_bit3_probability",
      RegMem => "RegField",
      Description => "probaility for incrememnting the 4th bit of the coounter.
0 - increment will happen with every lookup hit.
256 - increment will never happen.",
      Width => "9",
      Position => "35:27", # Excel Formula: =calc_position(F169,E170)
      Type => "Config",
      UsedBy => "lpm_cache",
      DefaultValue => "h0",
    },
  },
  lpm_cache_cpu_candidates => { #Structure Type: Reg;
    Name => "lpm_cache_cpu_candidates",
    RegMem => "Reg",
    Address => "380", # Excel Formula: =calc_reg_address(C166,A166,G166)
    Description => "sets the probability for incrementing each bit of the hit counter per TCAM entry.
Thos counter has 4 bits, and may be incremented when a lookup does hit in the associated entry.
The oucmter resets when an entry is writen to the TCAM.",
    Width => "52", # Excel Formula: =calc_reg_width(E172:E183,F183)
    Type => "ReadOnly",
    AdditionalInfo => "MirrorReadAccess",
    lpm_cache_cpu_candidate0 => { #Structure Type: RegField;
      Name => "lpm_cache_cpu_candidate0",
      RegMem => "RegField",
      Description => "1st candidate for migartion from the HBM to on chip",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F171,E172,TRUE)
      Type => "Status",
      UsedBy => "lpm_cache",
    },
    lpm_cache_cpu_candidate1 => { #Structure Type: RegField;
      Name => "lpm_cache_cpu_candidate1",
      RegMem => "RegField",
      Description => "2nd candidate for migartion from the HBM to on chip",
      Width => "8",
      Position => "15:8", # Excel Formula: =calc_position(F172,E173)
      Type => "Status",
      UsedBy => "lpm_cache",
    },
    lpm_cache_cpu_candidate2 => { #Structure Type: RegField;
      Name => "lpm_cache_cpu_candidate2",
      RegMem => "RegField",
      Description => "3rd candidate for migartion from the HBM to on chip",
      Width => "8",
      Position => "23:16", # Excel Formula: =calc_position(F173,E174)
      Type => "Status",
      UsedBy => "lpm_cache",
    },
    lpm_cache_cpu_candidate3 => { #Structure Type: RegField;
      Name => "lpm_cache_cpu_candidate3",
      RegMem => "RegField",
      Description => "4th candidate for migartion from the HBM to on chip",
      Width => "8",
      Position => "31:24", # Excel Formula: =calc_position(F174,E175)
      Type => "Status",
      UsedBy => "lpm_cache",
    },
    lpm_cache_cpu_candidate0_hit_cnt => { #Structure Type: RegField;
      Name => "lpm_cache_cpu_candidate0_hit_cnt",
      RegMem => "RegField",
      Description => "1st candidate for migartion from the HBM to on chip hit counter",
      Width => "4",
      Position => "35:32", # Excel Formula: =calc_position(F175,E176)
      Type => "Status",
      UsedBy => "lpm_cache",
    },
    lpm_cache_cpu_candidate1_hit_cnt => { #Structure Type: RegField;
      Name => "lpm_cache_cpu_candidate1_hit_cnt",
      RegMem => "RegField",
      Description => "2nd candidate for migartion from the HBM to on chip hit counter",
      Width => "4",
      Position => "39:36", # Excel Formula: =calc_position(F176,E177)
      Type => "Status",
      UsedBy => "lpm_cache",
    },
    lpm_cache_cpu_candidate2_hit_cnt => { #Structure Type: RegField;
      Name => "lpm_cache_cpu_candidate2_hit_cnt",
      RegMem => "RegField",
      Description => "3rd candidate for migartion from the HBM to on chip hit counter",
      Width => "4",
      Position => "43:40", # Excel Formula: =calc_position(F177,E178)
      Type => "Status",
      UsedBy => "lpm_cache",
    },
    lpm_cache_cpu_candidate3_hit_cnt => { #Structure Type: RegField;
      Name => "lpm_cache_cpu_candidate3_hit_cnt",
      RegMem => "RegField",
      Description => "4th candidate for migartion from the HBM to on chip hit counter",
      Width => "4",
      Position => "47:44", # Excel Formula: =calc_position(F178,E179)
      Type => "Status",
      UsedBy => "lpm_cache",
    },
    lpm_cache_cpu_candidate0_valid => { #Structure Type: RegField;
      Name => "lpm_cache_cpu_candidate0_valid",
      RegMem => "RegField",
      Description => "1st candidate valid for migartion from the HBM to on chip",
      Width => "1",
      Position => "48", # Excel Formula: =calc_position(F179,E180)
      Type => "Status",
      UsedBy => "lpm_cache",
    },
    lpm_cache_cpu_candidate1_valid => { #Structure Type: RegField;
      Name => "lpm_cache_cpu_candidate1_valid",
      RegMem => "RegField",
      Description => "2nd candidate valid  for migartion from the HBM to on chip",
      Width => "1",
      Position => "49", # Excel Formula: =calc_position(F180,E181)
      Type => "Status",
      UsedBy => "lpm_cache",
    },
    lpm_cache_cpu_candidate2_valid => { #Structure Type: RegField;
      Name => "lpm_cache_cpu_candidate2_valid",
      RegMem => "RegField",
      Description => "3rd candidate  valid for migartion from the HBM to on chip",
      Width => "1",
      Position => "50", # Excel Formula: =calc_position(F181,E182)
      Type => "Status",
      UsedBy => "lpm_cache",
    },
    lpm_cache_cpu_candidate3_valid => { #Structure Type: RegField;
      Name => "lpm_cache_cpu_candidate3_valid",
      RegMem => "RegField",
      Description => "4th candidate  valid for migartion from the HBM to on chip",
      Width => "1",
      Position => "51", # Excel Formula: =calc_position(F182,E183)
      Type => "Status",
      UsedBy => "lpm_cache",
    },
  },
  lpm_cache_interrupt_reg => { #Structure Type: Reg;
    Name => "lpm_cache_interrupt_reg",
    RegMem => "Reg",
    Address => "381", # Excel Formula: =calc_reg_address(C171,A171,G171)
    Width => "6", # Excel Formula: =calc_reg_width(E185:E190,F190)
    Type => "Interrupt",
    lpm_cache_write_fail => { #Structure Type: RegField;
      Name => "lpm_cache_write_fail",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F184,E185,TRUE)
      Type => "Interrupt",
      UsedBy => "lpm_cache",
    },
    lpm_cache_write_cam => { #Structure Type: RegField;
      Name => "lpm_cache_write_cam",
      RegMem => "RegField",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F185,E186)
      Type => "Interrupt",
      UsedBy => "lpm_cache",
    },
    lpm_cache_msb_em_duplicate_entry => { #Structure Type: RegField;
      Name => "lpm_cache_msb_em_duplicate_entry",
      RegMem => "RegField",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F186,E187)
      Type => "Interrupt",
      UsedBy => "lpm_cache",
    },
    lpm_cache_lsb_em_duplicate_entry => { #Structure Type: RegField;
      Name => "lpm_cache_lsb_em_duplicate_entry",
      RegMem => "RegField",
      Width => "1",
      Position => "3", # Excel Formula: =calc_position(F187,E188)
      Type => "Interrupt",
      UsedBy => "lpm_cache",
    },
    lpm_cache_msb_em_write_bin_mismatch => { #Structure Type: RegField;
      Name => "lpm_cache_msb_em_write_bin_mismatch",
      RegMem => "RegField",
      Width => "1",
      Position => "4", # Excel Formula: =calc_position(F188,E189)
      Type => "Interrupt",
      UsedBy => "lpm_cache",
    },
    lpm_cache_lsb_em_write_bin_mismatch => { #Structure Type: RegField;
      Name => "lpm_cache_lsb_em_write_bin_mismatch",
      RegMem => "RegField",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F189,E190)
      Type => "Interrupt",
      UsedBy => "lpm_cache",
    },
  },
  lpm_cache_interrupt_regMask => { #Structure Type: Reg; Skip Register;
    Name => "lpm_cache_interrupt_regMask",
    RegMem => "Reg",
    Address => "382",
    Width => "6", # Excel Formula: =calc_reg_width(E185:E190,F190)
    Type => "InterruptMask",
    lpm_cache_write_failMask => { #Structure Type: RegField;
      Name => "lpm_cache_write_failMask",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F184,E185,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    lpm_cache_write_camMask => { #Structure Type: RegField;
      Name => "lpm_cache_write_camMask",
      RegMem => "RegField",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F185,E186)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    lpm_cache_msb_em_duplicate_entryMask => { #Structure Type: RegField;
      Name => "lpm_cache_msb_em_duplicate_entryMask",
      RegMem => "RegField",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F186,E187)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    lpm_cache_lsb_em_duplicate_entryMask => { #Structure Type: RegField;
      Name => "lpm_cache_lsb_em_duplicate_entryMask",
      RegMem => "RegField",
      Width => "1",
      Position => "3", # Excel Formula: =calc_position(F187,E188)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    lpm_cache_msb_em_write_bin_mismatchMask => { #Structure Type: RegField;
      Name => "lpm_cache_msb_em_write_bin_mismatchMask",
      RegMem => "RegField",
      Width => "1",
      Position => "4", # Excel Formula: =calc_position(F188,E189)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    lpm_cache_lsb_em_write_bin_mismatchMask => { #Structure Type: RegField;
      Name => "lpm_cache_lsb_em_write_bin_mismatchMask",
      RegMem => "RegField",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F189,E190)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
  },
  lpm_cache_interrupt_regTest => { #Structure Type: Reg; Skip Register;
    Name => "lpm_cache_interrupt_regTest",
    RegMem => "Reg",
    Address => "383",
    Width => "6", # Excel Formula: =calc_reg_width(E185:E190,F190)
    Type => "InterruptTest",
    lpm_cache_write_failTest => { #Structure Type: RegField;
      Name => "lpm_cache_write_failTest",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F184,E185,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    lpm_cache_write_camTest => { #Structure Type: RegField;
      Name => "lpm_cache_write_camTest",
      RegMem => "RegField",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F185,E186)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    lpm_cache_msb_em_duplicate_entryTest => { #Structure Type: RegField;
      Name => "lpm_cache_msb_em_duplicate_entryTest",
      RegMem => "RegField",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F186,E187)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    lpm_cache_lsb_em_duplicate_entryTest => { #Structure Type: RegField;
      Name => "lpm_cache_lsb_em_duplicate_entryTest",
      RegMem => "RegField",
      Width => "1",
      Position => "3", # Excel Formula: =calc_position(F187,E188)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    lpm_cache_msb_em_write_bin_mismatchTest => { #Structure Type: RegField;
      Name => "lpm_cache_msb_em_write_bin_mismatchTest",
      RegMem => "RegField",
      Width => "1",
      Position => "4", # Excel Formula: =calc_position(F188,E189)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    lpm_cache_lsb_em_write_bin_mismatchTest => { #Structure Type: RegField;
      Name => "lpm_cache_lsb_em_write_bin_mismatchTest",
      RegMem => "RegField",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F189,E190)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  lpm_cache_entries_cnt_wm => { #Structure Type: Reg;
    Name => "lpm_cache_entries_cnt_wm",
    RegMem => "Reg",
    Address => "384", # Excel Formula: =calc_reg_address(C184,A184,G184)
    Description => "disables hit for EM duplicate entries",
    Width => "28", # Excel Formula: =calc_reg_width(E192:E194,F194)
    Type => "ReadOnly",
    lpm_cache_hbm_entries_cnt => { #Structure Type: RegField;
      Name => "lpm_cache_hbm_entries_cnt",
      RegMem => "RegField",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F191,E192,TRUE)
      Type => "MaxWmk",
      UsedBy => "lpm_cache",
    },
    lpm_cache_on_chip_tcam_entries_cnt => { #Structure Type: RegField;
      Name => "lpm_cache_on_chip_tcam_entries_cnt",
      RegMem => "RegField",
      Width => "8",
      Position => "15:8", # Excel Formula: =calc_position(F192,E193)
      Type => "MaxWmk",
      UsedBy => "lpm_cache",
    },
    lpm_cache_on_chip_em_entries_cnt => { #Structure Type: RegField;
      Name => "lpm_cache_on_chip_em_entries_cnt",
      RegMem => "RegField",
      Width => "12",
      Position => "27:16", # Excel Formula: =calc_position(F193,E194)
      Type => "MaxWmk",
      UsedBy => "lpm_cache",
    },
  },
  splitter_cache_msb_em => { #Structure Type: Mem;
    Name => "splitter_cache_msb_em",
    RegMem => "Mem",
    Address => "100000",
    Description => "lsb of ipv6 em. ",
    Width => "111", # Excel Formula: =calc_mem_width(E196:E196,M195,F196,-1)
    Type => "DocOnly",
    UsedBy => "splitter_cache",
    MemEntries => "2048",
    MemWrapper => "EM",
    MemProtect => "None",
    AdditionalInfo => "KeyWidth=60,SourceIdWidth=1,NumberOfBanks=1,NumberOfCamEntries=2,FlexibleKey=Enabled,NumberOfKeySizeOptions=2,KeySize2=46,QuickInsert=Enabled,FastDelete=Enabled,BinSize=2,NumberOfParallelBanks=1,SkipHash=Enabled,VerifierSampleReadBeforeProt=1,VerifierCpuReadAccess=Enabled,VerifierCpuWriteAccess=Enabled,VrfWriteActivityFactor=0,VrfReadActivityFactor=100,ValidSampleReadBeforeProt=1,ValidCpuReadAccess=Enabled,ValidCpuWriteAccess=Enabled,ValidFfBased=Enabled,VldWriteActivityFactor=30,VldReadActivityFactor=100,VldDisableSameAddressErr=Enabled,VldEnableNonCpuRdWrSameAddress=Enabled",
    MemLogicalWidth => "111",
    cache_msb_emField => { #Structure Type: MemField;
      Name => "cache_msb_emField",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "111",
      Position => "110:0", # Excel Formula: =calc_position(F195,E196,TRUE)
    },
  },
  splitter_cache_lsb_em => { #Structure Type: Mem;
    Name => "splitter_cache_lsb_em",
    RegMem => "Mem",
    Address => "100000", # Excel Formula: =calc_mem_address(C195,A195,G197,L197)
    Description => "msb of ipv6 em",
    Width => "79", # Excel Formula: =calc_mem_width(E198:E198,M197,F198,-1)
    Type => "DocOnly",
    UsedBy => "splitter_cache",
    MemEntries => "2048",
    MemWrapper => "EM",
    MemProtect => "None",
    AdditionalInfo => "KeyWidth=92,SourceIdWidth=1,NumberOfBanks=1,NumberOfCamEntries=2,FlexibleKey=Enabled,NumberOfKeySizeOptions=2,KeySize2=46,QuickInsert=Enabled,FastDelete=Enabled,BinSize=2,NumberOfParallelBanks=1,SkipHash=Enabled,VerifierSampleReadBeforeProt=1,VerifierCpuReadAccess=Enabled,VerifierCpuWriteAccess=Enabled,VrfWriteActivityFactor=0,VrfReadActivityFactor=100,ValidSampleReadBeforeProt=1,ValidCpuReadAccess=Enabled,ValidCpuWriteAccess=Enabled,ValidFfBased=Enabled,VldWriteActivityFactor=30,VldReadActivityFactor=100,VldDisableSameAddressErr=Enabled,VldEnableNonCpuRdWrSameAddress=Enabled",
    MemLogicalWidth => "79",
    cache_lsb_emField => { #Structure Type: MemField;
      Name => "cache_lsb_emField",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "79",
      Position => "78:0", # Excel Formula: =calc_position(F197,E198,TRUE)
    },
  },
  splitter_cache_age_mem => { #Structure Type: Mem;
    Name => "splitter_cache_age_mem",
    RegMem => "Mem",
    Address => "200000", # Excel Formula: =calc_mem_address(C195,A195,G199,L199)
    Description => "age of entries that resides in one of the EM wrappers.
Each mem line holds the following stat per 4 entries :
valid(1),type(1,v6 or v4),couple_v6_entry_bin(1),age(2). 
Bits [19:15],[14:10] of mem line is for bin1,bin0 in the msb_em, and bits [9:5],[4:0] for bin1,bin0 in the lsb_em.",
    Width => "26", # Excel Formula: =calc_mem_width(E200:E200,M199,F200,-1)
    Type => "Dynamic",
    UsedBy => "splitter_cache",
    MemEntries => "1024", # Excel Formula: =2*2048/4
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=50,ReadActivityFactor=50,PortErrPropagate=Disabled",
    MemLogicalWidth => "20",
    cache_age_emField => { #Structure Type: MemField;
      Name => "cache_age_emField",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "20",
      Position => "19:0", # Excel Formula: =calc_position(F199,E200,TRUE)
    },
  },
  splitter_cache_activity_mem => { #Structure Type: Mem;
    Name => "splitter_cache_activity_mem",
    RegMem => "Mem",
    Address => "300000", # Excel Formula: =calc_mem_address(C199,A199,G201,L201)
    Description => "holds the activity timesstamp(last time the entry was hit) per entry in the cache. There are  1k*2 + 1k*2+ 128 entries in the cache",
    Width => "11", # Excel Formula: =calc_mem_width(E202:E202,M201,F202,-1)
    Type => "Dynamic",
    UsedBy => "splitter_cache",
    MemEntries => "4352", # Excel Formula: =2*2048+256
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,WriteActivityFactor=50,ReadActivityFactor=100,PortErrPropagate=Disabled,CpuWriteAccess=Disabled",
    MemLogicalWidth => "6",
    cache_active_field => { #Structure Type: MemField;
      Name => "cache_active_field",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "6",
      Position => "5:0", # Excel Formula: =calc_position(F201,E202,TRUE)
    },
  },
  splitter_cache_tcam_mem => { #Structure Type: Mem;
    Name => "splitter_cache_tcam_mem",
    RegMem => "Mem",
    Address => "400000", # Excel Formula: =calc_mem_address(C201,A201,G203,L203)
    Description => "associated data of the TCAM",
    Width => "134", # Excel Formula: =calc_mem_width(E204:E204,M203,F204,-1)
    Type => "Dynamic",
    UsedBy => "splitter_cache",
    MemEntries => "256",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    MemLogicalWidth => "125",
    cache_tcam_mem_field => { #Structure Type: MemField;
      Name => "cache_tcam_mem_field",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "125",
      Position => "124:0", # Excel Formula: =calc_position(F203,E204,TRUE)
    },
  },
  splitter_cache_tcam0 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 20;
    Name => "splitter_cache_tcam[2]",
    RegMem => "Mem",
    Address => "500000", # Excel Formula: =calc_mem_address(C203,A203,G205,L205)
    Description => "TCAM",
    Width => "143", # Excel Formula: =calc_mem_width(E206:E207,"None",F207,-1)
    Type => "Dynamic",
    UsedBy => "splitter_cache",
    MemEntries => "128",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "143",
    splitter_cache_tcam0_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 20;
      Name => "splitter_cache_tcam[n]_key",
      RegMem => "MemField",
      Description => "width of key to be searched",
      Width => "142",
      Position => "141:0", # Excel Formula: =calc_position(F205,E206,TRUE)
    },
    splitter_cache_tcam0_delete => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 20;
      Name => "splitter_cache_tcam[n]_delete",
      RegMem => "MemField",
      Description => "set to 1 inorder to delete entry with cpu.",
      Width => "1",
      Position => "142", # Excel Formula: =calc_position(F206,E207)
    },
  },
  splitter_cache_tcam1 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 20;
    Name => "splitter_cache_tcam[2]",
    RegMem => "Mem",
    Address => "600000",
    Description => "TCAM",
    Width => "143", # Excel Formula: =calc_mem_width(E206:E207,"None",F207,-1)
    Type => "Dynamic",
    UsedBy => "splitter_cache",
    MemEntries => "128",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "143",
    splitter_cache_tcam1_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 20;
      Name => "splitter_cache_tcam[n]_key",
      RegMem => "MemField",
      Description => "width of key to be searched",
      Width => "142",
      Position => "141:0", # Excel Formula: =calc_position(F205,E206,TRUE)
    },
    splitter_cache_tcam1_delete => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 20;
      Name => "splitter_cache_tcam[n]_delete",
      RegMem => "MemField",
      Description => "set to 1 inorder to delete entry with cpu.",
      Width => "1",
      Position => "142", # Excel Formula: =calc_position(F206,E207)
    },
  },
  lpm_cache_msb_em => { #Structure Type: Mem;
    Name => "lpm_cache_msb_em",
    RegMem => "Mem",
    Address => "500000", # Excel Formula: =calc_mem_address(C205,A205,G208,L208)
    Description => "lsb of ipv6 em. ",
    Width => "32", # Excel Formula: =calc_mem_width(E209:E209,M208,F209,-1)
    Type => "DocOnly",
    UsedBy => "lpm_cache",
    MemEntries => "2048",
    MemWrapper => "EM",
    MemProtect => "None",
    AdditionalInfo => "KeyWidth=72,SourceIdWidth=1,NumberOfBanks=1,NumberOfCamEntries=2,FlexibleKey=Enabled,NumberOfKeySizeOptions=2,KeySize2=46,QuickInsert=Enabled,FastDelete=Enabled,BinSize=2,NumberOfParallelBanks=1,SkipHash=Enabled,VerifierSampleReadBeforeProt=1,VerifierCpuReadAccess=Enabled,VerifierCpuWriteAccess=Enabled,VrfWriteActivityFactor=0,VrfReadActivityFactor=100,ValidSampleReadBeforeProt=1,ValidCpuReadAccess=Enabled,ValidCpuWriteAccess=Enabled,ValidFfBased=Enabled,VldWriteActivityFactor=30,VldReadActivityFactor=100,VldDisableSameAddressErr=Enabled,VldEnableNonCpuRdWrSameAddress=Enabled",
    MemLogicalWidth => "32",
    cache_msb_emField => { #Structure Type: MemField;
      Name => "cache_msb_emField",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F208,E209,TRUE)
    },
  },
  lpm_cache_lsb_em => { #Structure Type: Mem;
    Name => "lpm_cache_lsb_em",
    RegMem => "Mem",
    Address => "500000", # Excel Formula: =calc_mem_address(C205,A205,G210,L210)
    Description => "msb of ipv6 em",
    Width => "32", # Excel Formula: =calc_mem_width(E211:E211,M210,F211,-1)
    Type => "DocOnly",
    UsedBy => "lpm_cache",
    MemEntries => "2048",
    MemWrapper => "EM",
    MemProtect => "None",
    AdditionalInfo => "KeyWidth=80,SourceIdWidth=1,NumberOfBanks=1,NumberOfCamEntries=2,FlexibleKey=Enabled,NumberOfKeySizeOptions=2,KeySize2=46,QuickInsert=Enabled,FastDelete=Enabled,BinSize=2,NumberOfParallelBanks=1,SkipHash=Enabled,VerifierSampleReadBeforeProt=1,VerifierCpuReadAccess=Enabled,VerifierCpuWriteAccess=Enabled,VrfWriteActivityFactor=0,VrfReadActivityFactor=100,ValidSampleReadBeforeProt=1,ValidCpuReadAccess=Enabled,ValidCpuWriteAccess=Enabled,ValidFfBased=Enabled,VldWriteActivityFactor=30,VldReadActivityFactor=100,VldDisableSameAddressErr=Enabled,VldEnableNonCpuRdWrSameAddress=Enabled",
    MemLogicalWidth => "32",
    cache_lsb_emField => { #Structure Type: MemField;
      Name => "cache_lsb_emField",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F210,E211,TRUE)
    },
  },
  lpm_cache_age_mem => { #Structure Type: Mem;
    Name => "lpm_cache_age_mem",
    RegMem => "Mem",
    Address => "700000", # Excel Formula: =calc_mem_address(C205,A205,G212,L212)
    Description => "age of entries that resides in one of the EM wrappers.
Each mem line holds the following stat per 4 entries :
valid(1),type(1,v6 or v4),couple_v6_entry_bin(1),age(2). 
Bits [19:15],[14:10] of mem line is for bin1,bin0 in the msb_em, and bits [9:5],[4:0] for bin1,bin0 in the lsb_em.",
    Width => "26", # Excel Formula: =calc_mem_width(E213:E213,M212,F213,-1)
    Type => "Dynamic",
    UsedBy => "lpm_cache",
    MemEntries => "1024", # Excel Formula: =2*2048/4
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,WriteActivityFactor=50,ReadActivityFactor=50,PortErrPropagate=Disabled,CpuReadAccess=Disabled,CpuWriteAccess=Disabled",
    MemLogicalWidth => "20",
    cache_age_emField => { #Structure Type: MemField;
      Name => "cache_age_emField",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "20",
      Position => "19:0", # Excel Formula: =calc_position(F212,E213,TRUE)
    },
  },
  lpm_cache_activity_mem => { #Structure Type: Mem;
    Name => "lpm_cache_activity_mem",
    RegMem => "Mem",
    Address => "800000", # Excel Formula: =calc_mem_address(C212,A212,G214,L214)
    Description => "holds the activity timesstamp(last time the entry was hit) per entry in the cache. There are  1k*2 + 1k*2+ 128 entries in the cache",
    Width => "11", # Excel Formula: =calc_mem_width(E215:E215,M214,F215,-1)
    Type => "Dynamic",
    UsedBy => "lpm_cache",
    MemEntries => "4352", # Excel Formula: =2048*2+256
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,WriteActivityFactor=50,ReadActivityFactor=100,PortErrPropagate=Disabled,CpuWriteAccess=Disabled",
    MemLogicalWidth => "6",
    cache_active_ield => { #Structure Type: MemField;
      Name => "cache_active_ield",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "6",
      Position => "5:0", # Excel Formula: =calc_position(F214,E215,TRUE)
    },
  },
  lpm_cache_tcam_mem => { #Structure Type: Mem;
    Name => "lpm_cache_tcam_mem",
    RegMem => "Mem",
    Address => "900000", # Excel Formula: =calc_mem_address(C214,A214,G216,L216)
    Description => "associated data of the TCAM",
    Width => "66", # Excel Formula: =calc_mem_width(E217:E217,M216,F217,-1)
    Type => "Dynamic",
    UsedBy => "lpm_cache",
    MemEntries => "256",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    MemLogicalWidth => "58",
    cache_tcam_mem_field => { #Structure Type: MemField;
      Name => "cache_tcam_mem_field",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "58",
      Position => "57:0", # Excel Formula: =calc_position(F216,E217,TRUE)
    },
  },
  lpm_cache_tcam0 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 15;
    Name => "lpm_cache_tcam[2]",
    RegMem => "Mem",
    Address => "A00000", # Excel Formula: =calc_mem_address(C216,A216,G218,L218)
    Description => "TCAM",
    Width => "143", # Excel Formula: =calc_mem_width(E219:E220,"None",F220,-1)
    Type => "Dynamic",
    UsedBy => "lpm_cache",
    MemEntries => "128",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "143",
    lpm_cache_tcam0_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 15;
      Name => "lpm_cache_tcam[n]_key",
      RegMem => "MemField",
      Description => "width of key to be searched",
      Width => "142",
      Position => "141:0", # Excel Formula: =calc_position(F218,E219,TRUE)
    },
    lpm_cache_tcam0_delete => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 15;
      Name => "lpm_cache_tcam[n]_delete",
      RegMem => "MemField",
      Description => "set to 1 inorder to delete entry with cpu.",
      Width => "1",
      Position => "142", # Excel Formula: =calc_position(F219,E220)
    },
  },
  lpm_cache_tcam1 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 15;
    Name => "lpm_cache_tcam[2]",
    RegMem => "Mem",
    Address => "B00000",
    Description => "TCAM",
    Width => "143", # Excel Formula: =calc_mem_width(E219:E220,"None",F220,-1)
    Type => "Dynamic",
    UsedBy => "lpm_cache",
    MemEntries => "128",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "143",
    lpm_cache_tcam1_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 15;
      Name => "lpm_cache_tcam[n]_key",
      RegMem => "MemField",
      Description => "width of key to be searched",
      Width => "142",
      Position => "141:0", # Excel Formula: =calc_position(F218,E219,TRUE)
    },
    lpm_cache_tcam1_delete => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 15;
      Name => "lpm_cache_tcam[n]_delete",
      RegMem => "MemField",
      Description => "set to 1 inorder to delete entry with cpu.",
      Width => "1",
      Position => "142", # Excel Formula: =calc_position(F219,E220)
    },
  },
  splitter_cache_msb_emVerifier => { #Structure Type: Mem; Skip Register;
    Name => "splitter_cache_msb_emVerifier",
    RegMem => "Mem",
    Address => "C00000", # Excel Formula: =calc_mem_address(C218,A218,G221,L221)
    Description => "Holds the verifier and the payload of the EM entry",
    Width => "342", # Excel Formula: =calc_mem_width(E222:E222,M221,F222,-1)
    Type => "Dynamic",
    UsedBy => "splitter_cache_msb_em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    MemLogicalWidth => "342",
    splitter_cache_msb_emVerifierData => { #Structure Type: MemField;
      Name => "splitter_cache_msb_emVerifierData",
      RegMem => "MemField",
      Description => "Verifier and payload data",
      Width => "342",
      Position => "341:0", # Excel Formula: =calc_position(F221,E222,TRUE)
    },
  },
  splitter_cache_msb_emValid => { #Structure Type: Mem; Skip Register;
    Name => "splitter_cache_msb_emValid",
    RegMem => "Mem",
    Address => "D00000", # Excel Formula: =calc_mem_address(C221,A221,G223,L223)
    Description => "Bitmap of consumed EM entries, bit per entry",
    Width => "2", # Excel Formula: =calc_mem_width(E224:E224,M223,F224,-1)
    Type => "Dynamic",
    UsedBy => "splitter_cache_msb_em",
    MemEntries => "1024",
    MemWrapper => "1R2W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=30,ReadActivityFactor=100,DisableSameAddressErr=Enabled,EnableNonCpuRdWrSameAddress=Enabled,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    MemLogicalWidth => "2",
    splitter_cache_msb_emValidData => { #Structure Type: MemField;
      Name => "splitter_cache_msb_emValidData",
      RegMem => "MemField",
      Description => "0 - entry is free
1 - entry is consumed",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F223,E224,TRUE)
    },
  },
  splitter_cache_msb_emPerBankReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 32; Skip Register;
    Name => "splitter_cache_msb_emPerBankReg[1]",
    RegMem => "Reg",
    Address => "385", # Excel Formula: =calc_reg_address(C191,A191,G191)
    Description => "EM bank configurations, see fields description",
    Width => "122", # Excel Formula: =calc_reg_width(E226:E228,F228)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    splitter_cache_msb_emActiveBanks0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 33;
      Name => "splitter_cache_msb_emActiveBanks[n]",
      RegMem => "RegField",
      Description => "0 - EM bank is inactive
1 - EM bank is active",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F225,E226,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache_msb_em",
      DefaultValue => "d1",
    },
    splitter_cache_msb_emHashKey0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 29;
      Name => "splitter_cache_msb_emHashKey[n]",
      RegMem => "RegField",
      Description => "Seed for the EM hash",
      Width => "120",
      Position => "120:1", # Excel Formula: =calc_position(F226,E227)
      Type => "Config",
      UsedBy => "splitter_cache_msb_em",
      DefaultValue => "h0",
    },
    splitter_cache_msb_emUsePrimitiveCrc0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 37;
      Name => "splitter_cache_msb_emUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Description => "0 - use non primitive polynom for the hash CRC
1 - use primitive polynom for the hash CRC",
      Width => "1",
      Position => "121", # Excel Formula: =calc_position(F227,E228)
      Type => "Config",
      UsedBy => "splitter_cache_msb_em",
      DefaultValue => "h0",
    },
  },
  splitter_cache_msb_emPerEmReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 30; Skip Register;
    Name => "splitter_cache_msb_emPerEmReg[1]",
    RegMem => "Reg",
    Address => "386", # Excel Formula: =calc_reg_address(C225,A225,G225)
    Description => "EM configurations, see fields description",
    Width => "33", # Excel Formula: =calc_reg_width(E230:E232,F232)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    splitter_cache_msb_emKeyWidth0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 30;
      Name => "splitter_cache_msb_emKeyWidth[n]",
      RegMem => "RegField",
      Description => "Map the 4 key LSBs to key width",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F229,E230,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache_msb_em",
      DefaultValue => "h0",
    },
    splitter_cache_msb_emAutoBubbleReq0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 35;
      Name => "splitter_cache_msb_emAutoBubbleReq[n]",
      RegMem => "RegField",
      Description => "Generate bubble request to the pipe automatically",
      Width => "1",
      Position => "16", # Excel Formula: =calc_position(F230,E231)
      Type => "Config",
      UsedBy => "splitter_cache_msb_em",
      DefaultValue => "h0",
    },
    splitter_cache_msb_emBubbleReqThreshold0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 40;
      Name => "splitter_cache_msb_emBubbleReqThreshold[n]",
      RegMem => "RegField",
      Description => "Number of consecutive pipe lookups before generating CPU bubble request",
      Width => "16",
      Position => "32:17", # Excel Formula: =calc_position(F231,E232)
      Type => "Config",
      UsedBy => "splitter_cache_msb_em",
      DefaultValue => "h0",
    },
  },
  splitter_cache_msb_emCamWmMaxReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 33; Skip Register;
    Name => "splitter_cache_msb_emCamWmMaxReg[1]",
    RegMem => "Reg",
    Address => "387", # Excel Formula: =calc_reg_address(C229,A229,G229)
    Description => "EM debug indications, see fields description",
    Width => "8", # Excel Formula: =calc_reg_width(E234:E234,F234)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    splitter_cache_msb_emCamWmMax0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 30;
      Name => "splitter_cache_msb_emCamWmMax[n]",
      RegMem => "RegField",
      Description => "CAM max watermark",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F233,E234,TRUE)
      Type => "MaxWmk",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  splitter_cache_msb_emBankWriteCntrReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 38; Skip Register;
    Name => "splitter_cache_msb_emBankWriteCntrReg[1]",
    RegMem => "Reg",
    Address => "388", # Excel Formula: =calc_reg_address(C233,A233,G233)
    Description => "EM bank debug indications, see fields description",
    Width => "64", # Excel Formula: =calc_reg_width(E236:E236,F236)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    splitter_cache_msb_emBankWriteCntr0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 35;
      Name => "splitter_cache_msb_emBankWriteCntr[n]",
      RegMem => "RegField",
      Description => "Counts number of insertions to the EM bank",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F235,E236,TRUE)
      Type => "Counter",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  splitter_cache_msb_emCam => { #Structure Type: Mem; Skip Register;
    Name => "splitter_cache_msb_emCam",
    RegMem => "Mem",
    Address => "E00000", # Excel Formula: =calc_mem_address(C223,A223,G237,L237)
    Description => "EM fallback CAM",
    Width => "186", # Excel Formula: =calc_mem_width(E238:E240,"None",F240,-1)
    Type => "Dynamic",
    UsedBy => "splitter_cache_msb_em",
    MemEntries => "2",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "NumOfKeys=1,RegTcamPayloadWidth=125,CAM=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,NumCamWriteClients=2,UseSoftReset=Enabled",
    Comments => "EM Skip Reg",
    MemLogicalWidth => "186",
    splitter_cache_msb_emCam_key => { #Structure Type: MemField;
      Name => "splitter_cache_msb_emCam_key",
      RegMem => "MemField",
      Description => "CAM key",
      Width => "60",
      Position => "59:0", # Excel Formula: =calc_position(F237,E238,TRUE)
    },
    splitter_cache_msb_emCam_payload => { #Structure Type: MemField;
      Name => "splitter_cache_msb_emCam_payload",
      RegMem => "MemField",
      Description => "CAM payload",
      Width => "125",
      Position => "184:60", # Excel Formula: =calc_position(F238,E239)
    },
    splitter_cache_msb_emCam_valid => { #Structure Type: MemField;
      Name => "splitter_cache_msb_emCam_valid",
      RegMem => "MemField",
      Description => "CAM entry is valid",
      Width => "1",
      Position => "185", # Excel Formula: =calc_position(F239,E240)
    },
  },
  splitter_cache_lsb_emVerifier => { #Structure Type: Mem; Skip Register;
    Name => "splitter_cache_lsb_emVerifier",
    RegMem => "Mem",
    Address => "F00000", # Excel Formula: =calc_mem_address(C237,A237,G241,L241)
    Description => "Holds the verifier and the payload of the EM entry",
    Width => "342", # Excel Formula: =calc_mem_width(E242:E242,M241,F242,-1)
    Type => "Dynamic",
    UsedBy => "splitter_cache_lsb_em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    MemLogicalWidth => "342",
    splitter_cache_lsb_emVerifierData => { #Structure Type: MemField;
      Name => "splitter_cache_lsb_emVerifierData",
      RegMem => "MemField",
      Description => "Verifier and payload data",
      Width => "342",
      Position => "341:0", # Excel Formula: =calc_position(F241,E242,TRUE)
    },
  },
  splitter_cache_lsb_emValid => { #Structure Type: Mem; Skip Register;
    Name => "splitter_cache_lsb_emValid",
    RegMem => "Mem",
    Address => "1000000", # Excel Formula: =calc_mem_address(C241,A241,G243,L243)
    Description => "Bitmap of consumed EM entries, bit per entry",
    Width => "2", # Excel Formula: =calc_mem_width(E244:E244,M243,F244,-1)
    Type => "Dynamic",
    UsedBy => "splitter_cache_lsb_em",
    MemEntries => "1024",
    MemWrapper => "1R2W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=30,ReadActivityFactor=100,DisableSameAddressErr=Enabled,EnableNonCpuRdWrSameAddress=Enabled,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    MemLogicalWidth => "2",
    splitter_cache_lsb_emValidData => { #Structure Type: MemField;
      Name => "splitter_cache_lsb_emValidData",
      RegMem => "MemField",
      Description => "0 - entry is free
1 - entry is consumed",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F243,E244,TRUE)
    },
  },
  splitter_cache_lsb_emPerBankReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 32; Skip Register;
    Name => "splitter_cache_lsb_emPerBankReg[1]",
    RegMem => "Reg",
    Address => "389", # Excel Formula: =calc_reg_address(C235,A235,G235)
    Description => "EM bank configurations, see fields description",
    Width => "186", # Excel Formula: =calc_reg_width(E246:E248,F248)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    splitter_cache_lsb_emActiveBanks0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 33;
      Name => "splitter_cache_lsb_emActiveBanks[n]",
      RegMem => "RegField",
      Description => "0 - EM bank is inactive
1 - EM bank is active",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F245,E246,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache_lsb_em",
      DefaultValue => "d1",
    },
    splitter_cache_lsb_emHashKey0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 29;
      Name => "splitter_cache_lsb_emHashKey[n]",
      RegMem => "RegField",
      Description => "Seed for the EM hash",
      Width => "184",
      Position => "184:1", # Excel Formula: =calc_position(F246,E247)
      Type => "Config",
      UsedBy => "splitter_cache_lsb_em",
      DefaultValue => "h0",
    },
    splitter_cache_lsb_emUsePrimitiveCrc0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 37;
      Name => "splitter_cache_lsb_emUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Description => "0 - use non primitive polynom for the hash CRC
1 - use primitive polynom for the hash CRC",
      Width => "1",
      Position => "185", # Excel Formula: =calc_position(F247,E248)
      Type => "Config",
      UsedBy => "splitter_cache_lsb_em",
      DefaultValue => "h0",
    },
  },
  splitter_cache_lsb_emPerEmReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 30; Skip Register;
    Name => "splitter_cache_lsb_emPerEmReg[1]",
    RegMem => "Reg",
    Address => "38A", # Excel Formula: =calc_reg_address(C245,A245,G245)
    Description => "EM configurations, see fields description",
    Width => "33", # Excel Formula: =calc_reg_width(E250:E252,F252)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    splitter_cache_lsb_emKeyWidth0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 30;
      Name => "splitter_cache_lsb_emKeyWidth[n]",
      RegMem => "RegField",
      Description => "Map the 4 key LSBs to key width",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F249,E250,TRUE)
      Type => "Config",
      UsedBy => "splitter_cache_lsb_em",
      DefaultValue => "h0",
    },
    splitter_cache_lsb_emAutoBubbleReq0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 35;
      Name => "splitter_cache_lsb_emAutoBubbleReq[n]",
      RegMem => "RegField",
      Description => "Generate bubble request to the pipe automatically",
      Width => "1",
      Position => "16", # Excel Formula: =calc_position(F250,E251)
      Type => "Config",
      UsedBy => "splitter_cache_lsb_em",
      DefaultValue => "h0",
    },
    splitter_cache_lsb_emBubbleReqThreshold0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 40;
      Name => "splitter_cache_lsb_emBubbleReqThreshold[n]",
      RegMem => "RegField",
      Description => "Number of consecutive pipe lookups before generating CPU bubble request",
      Width => "16",
      Position => "32:17", # Excel Formula: =calc_position(F251,E252)
      Type => "Config",
      UsedBy => "splitter_cache_lsb_em",
      DefaultValue => "h0",
    },
  },
  splitter_cache_lsb_emCamWmMaxReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 33; Skip Register;
    Name => "splitter_cache_lsb_emCamWmMaxReg[1]",
    RegMem => "Reg",
    Address => "38B", # Excel Formula: =calc_reg_address(C249,A249,G249)
    Description => "EM debug indications, see fields description",
    Width => "8", # Excel Formula: =calc_reg_width(E254:E254,F254)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    splitter_cache_lsb_emCamWmMax0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 30;
      Name => "splitter_cache_lsb_emCamWmMax[n]",
      RegMem => "RegField",
      Description => "CAM max watermark",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F253,E254,TRUE)
      Type => "MaxWmk",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  splitter_cache_lsb_emBankWriteCntrReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 38; Skip Register;
    Name => "splitter_cache_lsb_emBankWriteCntrReg[1]",
    RegMem => "Reg",
    Address => "38C", # Excel Formula: =calc_reg_address(C253,A253,G253)
    Description => "EM bank debug indications, see fields description",
    Width => "64", # Excel Formula: =calc_reg_width(E256:E256,F256)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    splitter_cache_lsb_emBankWriteCntr0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 35;
      Name => "splitter_cache_lsb_emBankWriteCntr[n]",
      RegMem => "RegField",
      Description => "Counts number of insertions to the EM bank",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F255,E256,TRUE)
      Type => "Counter",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  splitter_cache_lsb_emCam => { #Structure Type: Mem; Skip Register;
    Name => "splitter_cache_lsb_emCam",
    RegMem => "Mem",
    Address => "1100000", # Excel Formula: =calc_mem_address(C243,A243,G257,L257)
    Description => "EM fallback CAM",
    Width => "218", # Excel Formula: =calc_mem_width(E258:E260,"None",F260,-1)
    Type => "Dynamic",
    UsedBy => "splitter_cache_lsb_em",
    MemEntries => "2",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "NumOfKeys=1,RegTcamPayloadWidth=125,CAM=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,NumCamWriteClients=2,UseSoftReset=Enabled",
    Comments => "EM Skip Reg",
    MemLogicalWidth => "218",
    splitter_cache_lsb_emCam_key => { #Structure Type: MemField;
      Name => "splitter_cache_lsb_emCam_key",
      RegMem => "MemField",
      Description => "CAM key",
      Width => "92",
      Position => "91:0", # Excel Formula: =calc_position(F257,E258,TRUE)
    },
    splitter_cache_lsb_emCam_payload => { #Structure Type: MemField;
      Name => "splitter_cache_lsb_emCam_payload",
      RegMem => "MemField",
      Description => "CAM payload",
      Width => "125",
      Position => "216:92", # Excel Formula: =calc_position(F258,E259)
    },
    splitter_cache_lsb_emCam_valid => { #Structure Type: MemField;
      Name => "splitter_cache_lsb_emCam_valid",
      RegMem => "MemField",
      Description => "CAM entry is valid",
      Width => "1",
      Position => "217", # Excel Formula: =calc_position(F259,E260)
    },
  },
  lpm_cache_msb_emVerifier => { #Structure Type: Mem; Skip Register;
    Name => "lpm_cache_msb_emVerifier",
    RegMem => "Mem",
    Address => "1200000", # Excel Formula: =calc_mem_address(C257,A257,G261,L261)
    Description => "Holds the verifier and the payload of the EM entry",
    Width => "206", # Excel Formula: =calc_mem_width(E262:E262,M261,F262,-1)
    Type => "Dynamic",
    UsedBy => "lpm_cache_msb_em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    MemLogicalWidth => "206",
    lpm_cache_msb_emVerifierData => { #Structure Type: MemField;
      Name => "lpm_cache_msb_emVerifierData",
      RegMem => "MemField",
      Description => "Verifier and payload data",
      Width => "206",
      Position => "205:0", # Excel Formula: =calc_position(F261,E262,TRUE)
    },
  },
  lpm_cache_msb_emValid => { #Structure Type: Mem; Skip Register;
    Name => "lpm_cache_msb_emValid",
    RegMem => "Mem",
    Address => "1300000", # Excel Formula: =calc_mem_address(C261,A261,G263,L263)
    Description => "Bitmap of consumed EM entries, bit per entry",
    Width => "2", # Excel Formula: =calc_mem_width(E264:E264,M263,F264,-1)
    Type => "Dynamic",
    UsedBy => "lpm_cache_msb_em",
    MemEntries => "1024",
    MemWrapper => "1R2W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=30,ReadActivityFactor=100,DisableSameAddressErr=Enabled,EnableNonCpuRdWrSameAddress=Enabled,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    MemLogicalWidth => "2",
    lpm_cache_msb_emValidData => { #Structure Type: MemField;
      Name => "lpm_cache_msb_emValidData",
      RegMem => "MemField",
      Description => "0 - entry is free
1 - entry is consumed",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F263,E264,TRUE)
    },
  },
  lpm_cache_msb_emPerBankReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 27; Skip Register;
    Name => "lpm_cache_msb_emPerBankReg[1]",
    RegMem => "Reg",
    Address => "38D", # Excel Formula: =calc_reg_address(C255,A255,G255)
    Description => "EM bank configurations, see fields description",
    Width => "146", # Excel Formula: =calc_reg_width(E266:E268,F268)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    lpm_cache_msb_emActiveBanks0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 28;
      Name => "lpm_cache_msb_emActiveBanks[n]",
      RegMem => "RegField",
      Description => "0 - EM bank is inactive
1 - EM bank is active",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F265,E266,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache_msb_em",
      DefaultValue => "d1",
    },
    lpm_cache_msb_emHashKey0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 24;
      Name => "lpm_cache_msb_emHashKey[n]",
      RegMem => "RegField",
      Description => "Seed for the EM hash",
      Width => "144",
      Position => "144:1", # Excel Formula: =calc_position(F266,E267)
      Type => "Config",
      UsedBy => "lpm_cache_msb_em",
      DefaultValue => "h0",
    },
    lpm_cache_msb_emUsePrimitiveCrc0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 32;
      Name => "lpm_cache_msb_emUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Description => "0 - use non primitive polynom for the hash CRC
1 - use primitive polynom for the hash CRC",
      Width => "1",
      Position => "145", # Excel Formula: =calc_position(F267,E268)
      Type => "Config",
      UsedBy => "lpm_cache_msb_em",
      DefaultValue => "h0",
    },
  },
  lpm_cache_msb_emPerEmReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 25; Skip Register;
    Name => "lpm_cache_msb_emPerEmReg[1]",
    RegMem => "Reg",
    Address => "38E", # Excel Formula: =calc_reg_address(C265,A265,G265)
    Description => "EM configurations, see fields description",
    Width => "33", # Excel Formula: =calc_reg_width(E270:E272,F272)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    lpm_cache_msb_emKeyWidth0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 25;
      Name => "lpm_cache_msb_emKeyWidth[n]",
      RegMem => "RegField",
      Description => "Map the 4 key LSBs to key width",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F269,E270,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache_msb_em",
      DefaultValue => "h0",
    },
    lpm_cache_msb_emAutoBubbleReq0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 30;
      Name => "lpm_cache_msb_emAutoBubbleReq[n]",
      RegMem => "RegField",
      Description => "Generate bubble request to the pipe automatically",
      Width => "1",
      Position => "16", # Excel Formula: =calc_position(F270,E271)
      Type => "Config",
      UsedBy => "lpm_cache_msb_em",
      DefaultValue => "h0",
    },
    lpm_cache_msb_emBubbleReqThreshold0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 35;
      Name => "lpm_cache_msb_emBubbleReqThreshold[n]",
      RegMem => "RegField",
      Description => "Number of consecutive pipe lookups before generating CPU bubble request",
      Width => "16",
      Position => "32:17", # Excel Formula: =calc_position(F271,E272)
      Type => "Config",
      UsedBy => "lpm_cache_msb_em",
      DefaultValue => "h0",
    },
  },
  lpm_cache_msb_emCamWmMaxReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 28; Skip Register;
    Name => "lpm_cache_msb_emCamWmMaxReg[1]",
    RegMem => "Reg",
    Address => "38F", # Excel Formula: =calc_reg_address(C269,A269,G269)
    Description => "EM debug indications, see fields description",
    Width => "8", # Excel Formula: =calc_reg_width(E274:E274,F274)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    lpm_cache_msb_emCamWmMax0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 25;
      Name => "lpm_cache_msb_emCamWmMax[n]",
      RegMem => "RegField",
      Description => "CAM max watermark",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F273,E274,TRUE)
      Type => "MaxWmk",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  lpm_cache_msb_emBankWriteCntrReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 33; Skip Register;
    Name => "lpm_cache_msb_emBankWriteCntrReg[1]",
    RegMem => "Reg",
    Address => "390", # Excel Formula: =calc_reg_address(C273,A273,G273)
    Description => "EM bank debug indications, see fields description",
    Width => "64", # Excel Formula: =calc_reg_width(E276:E276,F276)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    lpm_cache_msb_emBankWriteCntr0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 30;
      Name => "lpm_cache_msb_emBankWriteCntr[n]",
      RegMem => "RegField",
      Description => "Counts number of insertions to the EM bank",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F275,E276,TRUE)
      Type => "Counter",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  lpm_cache_msb_emCam => { #Structure Type: Mem; Skip Register;
    Name => "lpm_cache_msb_emCam",
    RegMem => "Mem",
    Address => "1400000", # Excel Formula: =calc_mem_address(C263,A263,G277,L277)
    Description => "EM fallback CAM",
    Width => "131", # Excel Formula: =calc_mem_width(E278:E280,"None",F280,-1)
    Type => "Dynamic",
    UsedBy => "lpm_cache_msb_em",
    MemEntries => "2",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "NumOfKeys=1,RegTcamPayloadWidth=58,CAM=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,NumCamWriteClients=2,UseSoftReset=Enabled",
    Comments => "EM Skip Reg",
    MemLogicalWidth => "131",
    lpm_cache_msb_emCam_key => { #Structure Type: MemField;
      Name => "lpm_cache_msb_emCam_key",
      RegMem => "MemField",
      Description => "CAM key",
      Width => "72",
      Position => "71:0", # Excel Formula: =calc_position(F277,E278,TRUE)
    },
    lpm_cache_msb_emCam_payload => { #Structure Type: MemField;
      Name => "lpm_cache_msb_emCam_payload",
      RegMem => "MemField",
      Description => "CAM payload",
      Width => "58",
      Position => "129:72", # Excel Formula: =calc_position(F278,E279)
    },
    lpm_cache_msb_emCam_valid => { #Structure Type: MemField;
      Name => "lpm_cache_msb_emCam_valid",
      RegMem => "MemField",
      Description => "CAM entry is valid",
      Width => "1",
      Position => "130", # Excel Formula: =calc_position(F279,E280)
    },
  },
  lpm_cache_lsb_emVerifier => { #Structure Type: Mem; Skip Register;
    Name => "lpm_cache_lsb_emVerifier",
    RegMem => "Mem",
    Address => "1500000", # Excel Formula: =calc_mem_address(C277,A277,G281,L281)
    Description => "Holds the verifier and the payload of the EM entry",
    Width => "222", # Excel Formula: =calc_mem_width(E282:E282,M281,F282,-1)
    Type => "Dynamic",
    UsedBy => "lpm_cache_lsb_em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    MemLogicalWidth => "222",
    lpm_cache_lsb_emVerifierData => { #Structure Type: MemField;
      Name => "lpm_cache_lsb_emVerifierData",
      RegMem => "MemField",
      Description => "Verifier and payload data",
      Width => "222",
      Position => "221:0", # Excel Formula: =calc_position(F281,E282,TRUE)
    },
  },
  lpm_cache_lsb_emValid => { #Structure Type: Mem; Skip Register;
    Name => "lpm_cache_lsb_emValid",
    RegMem => "Mem",
    Address => "1600000", # Excel Formula: =calc_mem_address(C281,A281,G283,L283)
    Description => "Bitmap of consumed EM entries, bit per entry",
    Width => "2", # Excel Formula: =calc_mem_width(E284:E284,M283,F284,-1)
    Type => "Dynamic",
    UsedBy => "lpm_cache_lsb_em",
    MemEntries => "1024",
    MemWrapper => "1R2W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=30,ReadActivityFactor=100,DisableSameAddressErr=Enabled,EnableNonCpuRdWrSameAddress=Enabled,PortErrPropagate=Disabled",
    Comments => "EM Skip Reg",
    MemLogicalWidth => "2",
    lpm_cache_lsb_emValidData => { #Structure Type: MemField;
      Name => "lpm_cache_lsb_emValidData",
      RegMem => "MemField",
      Description => "0 - entry is free
1 - entry is consumed",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F283,E284,TRUE)
    },
  },
  lpm_cache_lsb_emPerBankReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 27; Skip Register;
    Name => "lpm_cache_lsb_emPerBankReg[1]",
    RegMem => "Reg",
    Address => "391", # Excel Formula: =calc_reg_address(C275,A275,G275)
    Description => "EM bank configurations, see fields description",
    Width => "162", # Excel Formula: =calc_reg_width(E286:E288,F288)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    lpm_cache_lsb_emActiveBanks0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 28;
      Name => "lpm_cache_lsb_emActiveBanks[n]",
      RegMem => "RegField",
      Description => "0 - EM bank is inactive
1 - EM bank is active",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F285,E286,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache_lsb_em",
      DefaultValue => "d1",
    },
    lpm_cache_lsb_emHashKey0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 24;
      Name => "lpm_cache_lsb_emHashKey[n]",
      RegMem => "RegField",
      Description => "Seed for the EM hash",
      Width => "160",
      Position => "160:1", # Excel Formula: =calc_position(F286,E287)
      Type => "Config",
      UsedBy => "lpm_cache_lsb_em",
      DefaultValue => "h0",
    },
    lpm_cache_lsb_emUsePrimitiveCrc0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 32;
      Name => "lpm_cache_lsb_emUsePrimitiveCrc[n]",
      RegMem => "RegField",
      Description => "0 - use non primitive polynom for the hash CRC
1 - use primitive polynom for the hash CRC",
      Width => "1",
      Position => "161", # Excel Formula: =calc_position(F287,E288)
      Type => "Config",
      UsedBy => "lpm_cache_lsb_em",
      DefaultValue => "h0",
    },
  },
  lpm_cache_lsb_emPerEmReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 25; Skip Register;
    Name => "lpm_cache_lsb_emPerEmReg[1]",
    RegMem => "Reg",
    Address => "392", # Excel Formula: =calc_reg_address(C285,A285,G285)
    Description => "EM configurations, see fields description",
    Width => "33", # Excel Formula: =calc_reg_width(E290:E292,F292)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    lpm_cache_lsb_emKeyWidth0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 25;
      Name => "lpm_cache_lsb_emKeyWidth[n]",
      RegMem => "RegField",
      Description => "Map the 4 key LSBs to key width",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F289,E290,TRUE)
      Type => "Config",
      UsedBy => "lpm_cache_lsb_em",
      DefaultValue => "h0",
    },
    lpm_cache_lsb_emAutoBubbleReq0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 30;
      Name => "lpm_cache_lsb_emAutoBubbleReq[n]",
      RegMem => "RegField",
      Description => "Generate bubble request to the pipe automatically",
      Width => "1",
      Position => "16", # Excel Formula: =calc_position(F290,E291)
      Type => "Config",
      UsedBy => "lpm_cache_lsb_em",
      DefaultValue => "h0",
    },
    lpm_cache_lsb_emBubbleReqThreshold0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 35;
      Name => "lpm_cache_lsb_emBubbleReqThreshold[n]",
      RegMem => "RegField",
      Description => "Number of consecutive pipe lookups before generating CPU bubble request",
      Width => "16",
      Position => "32:17", # Excel Formula: =calc_position(F291,E292)
      Type => "Config",
      UsedBy => "lpm_cache_lsb_em",
      DefaultValue => "h0",
    },
  },
  lpm_cache_lsb_emCamWmMaxReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 28; Skip Register;
    Name => "lpm_cache_lsb_emCamWmMaxReg[1]",
    RegMem => "Reg",
    Address => "393", # Excel Formula: =calc_reg_address(C289,A289,G289)
    Description => "EM debug indications, see fields description",
    Width => "8", # Excel Formula: =calc_reg_width(E294:E294,F294)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    lpm_cache_lsb_emCamWmMax0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 25;
      Name => "lpm_cache_lsb_emCamWmMax[n]",
      RegMem => "RegField",
      Description => "CAM max watermark",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F293,E294,TRUE)
      Type => "MaxWmk",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  lpm_cache_lsb_emBankWriteCntrReg0 => { #Structure Type: Reg; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 33; Skip Register;
    Name => "lpm_cache_lsb_emBankWriteCntrReg[1]",
    RegMem => "Reg",
    Address => "394", # Excel Formula: =calc_reg_address(C293,A293,G293)
    Description => "EM bank debug indications, see fields description",
    Width => "64", # Excel Formula: =calc_reg_width(E296:E296,F296)
    Type => "ReadOnly",
    AdditionalInfo => "PackArrayToBus",
    Comments => "EM Skip Reg",
    ArrayLength => "1",
    ArrayIndex => "0",
    lpm_cache_lsb_emBankWriteCntr0 => { #Structure Type: RegField; ArrayLength: 1; ArrayIndex: 0; ArrayLocationInName: 30;
      Name => "lpm_cache_lsb_emBankWriteCntr[n]",
      RegMem => "RegField",
      Description => "Counts number of insertions to the EM bank",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F295,E296,TRUE)
      Type => "Counter",
      UsedBy => "emdb",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  lpm_cache_lsb_emCam => { #Structure Type: Mem; Skip Register;
    Name => "lpm_cache_lsb_emCam",
    RegMem => "Mem",
    Address => "1700000", # Excel Formula: =calc_mem_address(C283,A283,G297,L297)
    Description => "EM fallback CAM",
    Width => "147", # Excel Formula: =calc_mem_width(E298:E300,"None",F300,-1)
    Type => "Dynamic",
    UsedBy => "lpm_cache_lsb_em",
    MemEntries => "2",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "NumOfKeys=1,RegTcamPayloadWidth=66,CAM=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,NumCamWriteClients=2,UseSoftReset=Enabled",
    Comments => "EM Skip Reg",
    MemLogicalWidth => "147",
    lpm_cache_lsb_emCam_key => { #Structure Type: MemField;
      Name => "lpm_cache_lsb_emCam_key",
      RegMem => "MemField",
      Description => "CAM key",
      Width => "80",
      Position => "79:0", # Excel Formula: =calc_position(F297,E298,TRUE)
    },
    lpm_cache_lsb_emCam_payload => { #Structure Type: MemField;
      Name => "lpm_cache_lsb_emCam_payload",
      RegMem => "MemField",
      Description => "CAM payload",
      Width => "66",
      Position => "145:80", # Excel Formula: =calc_position(F298,E299)
    },
    lpm_cache_lsb_emCam_valid => { #Structure Type: MemField;
      Name => "lpm_cache_lsb_emCam_valid",
      RegMem => "MemField",
      Description => "CAM entry is valid",
      Width => "1",
      Position => "146", # Excel Formula: =calc_position(F299,E300)
    },
  },
};
