V 53
K 95910786690 dac_1b
F Case
|R 13:38_5-10-18
Y 1
D 0 0 160 60
Z 10
i 2
U 0 -50 10 0 3 0 VHDL_GENERIC_VMIN=REAL:=-1.0
U 0 -40 10 0 3 0 VHDL_GENERIC_VMAX=REAL:=1.0
U 0 -30 10 0 3 0 SIMMODEL=VHDL
U 0 -20 10 0 3 0 VHDL=DAC_1B(DEFAULT)
U 0 -10 10 0 3 0 VHDLFILE=DAC_1B.VHD
P 2 160 30 150 30 0 3 0
A 0 20 10 0 3 0 VHDL_TYPE=ELECTRICAL
A 150 35 10 0 2 0 PINTYPE=OUT
L 150 30 10 0 8 0 1 0 OUTPUT
P 1 0 30 10 30 0 2 0
A 0 20 10 0 3 0 VHDL_TYPE=STD_LOGIC
A 30 35 10 0 2 0 PINTYPE=IN
L 10 30 10 0 2 0 1 0 INPUT
b 10 10 150 50
E
