{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634185065069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634185065069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 13 22:17:44 2021 " "Processing started: Wed Oct 13 22:17:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634185065069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1634185065069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1634185065070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1634185065478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1634185065478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_module " "Found entity 1: fsm_module" {  } { { "fsm_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/fsm_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634185072502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634185072502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_counter_module " "Found entity 1: coin_counter_module" {  } { { "coin_counter_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coin_counter_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634185072503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634185072503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_module " "Found entity 1: substractor_module" {  } { { "substractor_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/substractor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634185072504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634185072504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_comparator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_comparator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_comparator_module " "Found entity 1: coin_comparator_module" {  } { { "coin_comparator_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coin_comparator_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634185072506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634185072506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_per_coffee_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_per_coffee_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_per_coffee_module " "Found entity 1: time_per_coffee_module" {  } { { "time_per_coffee_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/time_per_coffee_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634185072507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634185072507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_comparator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_comparator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_comparator_module " "Found entity 1: time_comparator_module" {  } { { "time_comparator_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/time_comparator_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634185072509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634185072509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "change_display CHANGE_DISPLAY coffee_machine.sv(15) " "Verilog HDL Declaration information at coffee_machine.sv(15): object \"change_display\" differs only in case from object \"CHANGE_DISPLAY\" in the same scope" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1634185072510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "zero1_display ZERO1_DISPLAY coffee_machine.sv(16) " "Verilog HDL Declaration information at coffee_machine.sv(16): object \"zero1_display\" differs only in case from object \"ZERO1_DISPLAY\" in the same scope" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1634185072510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "zero2_display ZERO2_DISPLAY coffee_machine.sv(17) " "Verilog HDL Declaration information at coffee_machine.sv(17): object \"zero2_display\" differs only in case from object \"ZERO2_DISPLAY\" in the same scope" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1634185072510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "zero3_display ZERO3_DISPLAY coffee_machine.sv(18) " "Verilog HDL Declaration information at coffee_machine.sv(18): object \"zero3_display\" differs only in case from object \"ZERO3_DISPLAY\" in the same scope" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1634185072510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "zero4_display ZERO4_DISPLAY coffee_machine.sv(19) " "Verilog HDL Declaration information at coffee_machine.sv(19): object \"zero4_display\" differs only in case from object \"ZERO4_DISPLAY\" in the same scope" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1634185072510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coffee_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file coffee_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coffee_machine " "Found entity 1: coffee_machine" {  } { { "coffee_machine.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634185072511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634185072511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_module " "Found entity 1: timer_module" {  } { { "timer_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/timer_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634185072512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634185072512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_display_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_display_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_display_module " "Found entity 1: coin_display_module" {  } { { "coin_display_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coin_display_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634185072513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634185072513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coffee_machine_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file coffee_machine_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coffee_machine_tb " "Found entity 1: coffee_machine_tb" {  } { { "coffee_machine_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634185072515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634185072515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file general_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 general_tb " "Found entity 1: general_tb" {  } { { "general_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/general_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634185072516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634185072516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coffee_machine " "Elaborating entity \"coffee_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1634185072548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_counter_module coin_counter_module:COIN_COUNTER " "Elaborating entity \"coin_counter_module\" for hierarchy \"coin_counter_module:COIN_COUNTER\"" {  } { { "coffee_machine.sv" "COIN_COUNTER" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634185072551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 coin_counter_module.sv(18) " "Verilog HDL assignment warning at coin_counter_module.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "coin_counter_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coin_counter_module.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1634185072552 "|coffee_machine|coin_counter_module:COIN_COUNTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_comparator_module coin_comparator_module:COIN_COMPRATOR " "Elaborating entity \"coin_comparator_module\" for hierarchy \"coin_comparator_module:COIN_COMPRATOR\"" {  } { { "coffee_machine.sv" "COIN_COMPRATOR" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634185072552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_display_module coin_display_module:COINS_DISPLAY " "Elaborating entity \"coin_display_module\" for hierarchy \"coin_display_module:COINS_DISPLAY\"" {  } { { "coffee_machine.sv" "COINS_DISPLAY" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634185072553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor_module substractor_module:COFEE_SELECTOR " "Elaborating entity \"substractor_module\" for hierarchy \"substractor_module:COFEE_SELECTOR\"" {  } { { "coffee_machine.sv" "COFEE_SELECTOR" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634185072555 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_change substractor_module.sv(91) " "Verilog HDL Always Construct warning at substractor_module.sv(91): variable \"temp_change\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "substractor_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/substractor_module.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634185072557 "|coffee_machine|substractor_module:COFEE_SELECTOR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_et substractor_module.sv(92) " "Verilog HDL Always Construct warning at substractor_module.sv(92): variable \"temp_et\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "substractor_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/substractor_module.sv" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634185072557 "|coffee_machine|substractor_module:COFEE_SELECTOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_module timer_module:GENERAL_TIMER " "Elaborating entity \"timer_module\" for hierarchy \"timer_module:GENERAL_TIMER\"" {  } { { "coffee_machine.sv" "GENERAL_TIMER" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634185072558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_per_coffee_module time_per_coffee_module:COFFEE_TIMER " "Elaborating entity \"time_per_coffee_module\" for hierarchy \"time_per_coffee_module:COFFEE_TIMER\"" {  } { { "coffee_machine.sv" "COFFEE_TIMER" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634185072561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_comparator_module time_comparator_module:TIMER_COMPARATOR " "Elaborating entity \"time_comparator_module\" for hierarchy \"time_comparator_module:TIMER_COMPARATOR\"" {  } { { "coffee_machine.sv" "TIMER_COMPARATOR" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634185072562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_module fsm_module:FSM " "Elaborating entity \"fsm_module\" for hierarchy \"fsm_module:FSM\"" {  } { { "coffee_machine.sv" "FSM" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/coffee_machine.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634185072570 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1634185072614 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/output_files/experimento-1.map.smsg " "Generated suppressed messages file C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/output_files/experimento-1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1634185072644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634185072656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 13 22:17:52 2021 " "Processing ended: Wed Oct 13 22:17:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634185072656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634185072656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634185072656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1634185072656 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1634185073297 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634185073816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634185073817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 13 22:17:53 2021 " "Processing started: Wed Oct 13 22:17:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634185073817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1634185073817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim experimento-1 experimento-1 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim experimento-1 experimento-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1634185073817 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim experimento-1 experimento-1 " "Quartus(args): --rtl_sim experimento-1 experimento-1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1634185073817 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1634185074063 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1634185074182 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1634185074183 ""}
{ "Warning" "0" "" "Warning: File experimento-1_run_msim_rtl_verilog.do already exists - backing up current file as experimento-1_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File experimento-1_run_msim_rtl_verilog.do already exists - backing up current file as experimento-1_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1634185074262 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/simulation/modelsim/experimento-1_run_msim_rtl_verilog.do" {  } { { "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/simulation/modelsim/experimento-1_run_msim_rtl_verilog.do" "0" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/simulation/modelsim/experimento-1_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/simulation/modelsim/experimento-1_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1634185074287 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1634185074288 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1634185074290 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1634185074291 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/experimento-1_nativelink_simulation.rpt" {  } { { "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/experimento-1_nativelink_simulation.rpt" "0" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/experimento-1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-4/experimento-1/experimento-1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1634185074291 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1634185074291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634185074292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 13 22:17:54 2021 " "Processing ended: Wed Oct 13 22:17:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634185074292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634185074292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634185074292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1634185074292 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1634185258239 ""}
