"C:/Users/Duncan/git/ForthCPU/constants.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v=work"
"C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v=work"
"C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/busController/source/busController.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/testSetup.v=work,Verilog_2001"
"C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v=work,Verilog_2001"
