-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity load_weights_1x1_all is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_conv_weight_1x1_all_V_AWVALID : OUT STD_LOGIC;
    m_axi_conv_weight_1x1_all_V_AWREADY : IN STD_LOGIC;
    m_axi_conv_weight_1x1_all_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_conv_weight_1x1_all_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_1x1_all_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_conv_weight_1x1_all_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_conv_weight_1x1_all_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_conv_weight_1x1_all_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_conv_weight_1x1_all_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_conv_weight_1x1_all_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_conv_weight_1x1_all_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_conv_weight_1x1_all_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_conv_weight_1x1_all_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_1x1_all_V_WVALID : OUT STD_LOGIC;
    m_axi_conv_weight_1x1_all_V_WREADY : IN STD_LOGIC;
    m_axi_conv_weight_1x1_all_V_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_conv_weight_1x1_all_V_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_conv_weight_1x1_all_V_WLAST : OUT STD_LOGIC;
    m_axi_conv_weight_1x1_all_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_1x1_all_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_1x1_all_V_ARVALID : OUT STD_LOGIC;
    m_axi_conv_weight_1x1_all_V_ARREADY : IN STD_LOGIC;
    m_axi_conv_weight_1x1_all_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_conv_weight_1x1_all_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_1x1_all_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_conv_weight_1x1_all_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_conv_weight_1x1_all_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_conv_weight_1x1_all_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_conv_weight_1x1_all_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_conv_weight_1x1_all_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_conv_weight_1x1_all_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_conv_weight_1x1_all_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_conv_weight_1x1_all_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_1x1_all_V_RVALID : IN STD_LOGIC;
    m_axi_conv_weight_1x1_all_V_RREADY : OUT STD_LOGIC;
    m_axi_conv_weight_1x1_all_V_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_conv_weight_1x1_all_V_RLAST : IN STD_LOGIC;
    m_axi_conv_weight_1x1_all_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_1x1_all_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_1x1_all_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_conv_weight_1x1_all_V_BVALID : IN STD_LOGIC;
    m_axi_conv_weight_1x1_all_V_BREADY : OUT STD_LOGIC;
    m_axi_conv_weight_1x1_all_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_conv_weight_1x1_all_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_conv_weight_1x1_all_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_weight_1x1_all_V_offset : IN STD_LOGIC_VECTOR (25 downto 0);
    weight_1x1_index : IN STD_LOGIC_VECTOR (8 downto 0);
    weights_all_V_offset : IN STD_LOGIC_VECTOR (25 downto 0);
    weights_all_index : IN STD_LOGIC_VECTOR (11 downto 0);
    weight_buf_1x1_V_0_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_0_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_0_we0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_1_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_1_we0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_2_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_2_we0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_3_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_3_we0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_4_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_4_we0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_5_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_5_we0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_5_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_6_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_6_we0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_6_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    weight_buf_1x1_V_0_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    weight_buf_1x1_V_0_7_ce0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_7_we0 : OUT STD_LOGIC;
    weight_buf_1x1_V_0_7_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    bn_weight_buf_V_0_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_0_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_0_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_0_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_1_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_1_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_1_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_1_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_2_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_2_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_2_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_2_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_3_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_3_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_3_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_3_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_4_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_4_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_4_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_4_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_5_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_5_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_5_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_5_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_6_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_6_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_6_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_6_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_7_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_7_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_7_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_7_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_8_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_8_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_8_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_8_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_9_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_9_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_9_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_9_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_10_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_10_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_10_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_10_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_11_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_11_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_11_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_11_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_12_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_12_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_12_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_12_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_13_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_13_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_13_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_13_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_14_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_14_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_14_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_14_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_15_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_15_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_15_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_15_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_16_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_16_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_16_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_16_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_17_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_17_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_17_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_17_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_18_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_18_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_18_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_18_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_19_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_19_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_19_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_19_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_20_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_20_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_20_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_20_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_21_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_21_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_21_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_21_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_22_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_22_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_22_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_22_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_23_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_23_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_23_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_23_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_24_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_24_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_24_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_24_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_25_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_25_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_25_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_25_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_26_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_26_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_26_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_26_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_27_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_27_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_27_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_27_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_28_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_28_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_28_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_28_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_29_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_29_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_29_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_29_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_30_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_30_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_30_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_30_0_ap_vld : OUT STD_LOGIC;
    bn_weight_buf_V_31_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_weight_buf_V_31_0_ap_vld : OUT STD_LOGIC;
    bn_bias_buf_V_31_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    bn_bias_buf_V_31_0_ap_vld : OUT STD_LOGIC );
end;


architecture behav of load_weights_1x1_all is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal coff_fu_391_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal coff_reg_424 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln283_fu_397_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln283_reg_429 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln272_fu_385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_others_fu_225_ap_start : STD_LOGIC;
    signal grp_load_others_fu_225_ap_done : STD_LOGIC;
    signal grp_load_others_fu_225_ap_idle : STD_LOGIC;
    signal grp_load_others_fu_225_ap_ready : STD_LOGIC;
    signal grp_load_others_fu_225_m_axi_weights_all_V_AWVALID : STD_LOGIC;
    signal grp_load_others_fu_225_m_axi_weights_all_V_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_WVALID : STD_LOGIC;
    signal grp_load_others_fu_225_m_axi_weights_all_V_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_WLAST : STD_LOGIC;
    signal grp_load_others_fu_225_m_axi_weights_all_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_ARVALID : STD_LOGIC;
    signal grp_load_others_fu_225_m_axi_weights_all_V_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_others_fu_225_m_axi_weights_all_V_RREADY : STD_LOGIC;
    signal grp_load_others_fu_225_m_axi_weights_all_V_BREADY : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_0_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_0_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_0_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_0_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_1_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_1_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_1_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_1_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_2_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_2_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_2_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_2_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_3_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_3_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_3_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_3_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_4_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_4_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_4_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_4_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_5_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_5_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_5_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_5_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_6_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_6_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_6_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_6_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_7_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_7_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_7_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_7_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_8_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_8_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_8_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_8_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_9_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_9_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_9_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_9_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_10_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_10_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_10_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_10_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_11_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_11_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_11_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_11_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_12_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_12_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_12_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_12_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_13_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_13_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_13_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_13_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_14_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_14_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_14_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_14_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_15_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_15_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_15_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_15_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_16_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_16_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_16_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_16_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_17_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_17_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_17_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_17_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_18_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_18_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_18_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_18_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_19_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_19_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_19_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_19_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_20_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_20_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_20_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_20_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_21_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_21_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_21_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_21_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_22_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_22_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_22_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_22_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_23_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_23_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_23_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_23_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_24_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_24_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_24_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_24_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_25_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_25_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_25_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_25_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_26_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_26_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_26_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_26_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_27_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_27_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_27_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_27_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_28_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_28_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_28_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_28_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_29_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_29_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_29_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_29_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_30_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_30_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_30_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_30_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_weight_buf_V_31_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_weight_buf_V_31_0_ap_vld : STD_LOGIC;
    signal grp_load_others_fu_225_bn_bias_buf_V_31_0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_others_fu_225_bn_bias_buf_V_31_0_ap_vld : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_ap_start : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_ap_done : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_ap_idle : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_ap_ready : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWVALID : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_WVALID : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_WLAST : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARVALID : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_RREADY : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_m_axi_src_V_BREADY : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_0_ce0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_0_we0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_1_ce0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_1_we0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_2_ce0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_2_we0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_3_ce0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_3_we0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_4_ce0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_4_we0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_5_ce0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_5_we0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_5_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_6_ce0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_6_we0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_6_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_7_ce0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_7_we0 : STD_LOGIC;
    signal grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_7_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal coff_0_reg_214 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_load_others_fu_225_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_load_weight_1x1_from_fu_361_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);

    component load_others IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_weights_all_V_AWVALID : OUT STD_LOGIC;
        m_axi_weights_all_V_AWREADY : IN STD_LOGIC;
        m_axi_weights_all_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_all_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_all_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_all_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_all_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_all_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_all_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_all_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_all_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_all_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_all_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_all_V_WVALID : OUT STD_LOGIC;
        m_axi_weights_all_V_WREADY : IN STD_LOGIC;
        m_axi_weights_all_V_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_weights_all_V_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_all_V_WLAST : OUT STD_LOGIC;
        m_axi_weights_all_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_all_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_all_V_ARVALID : OUT STD_LOGIC;
        m_axi_weights_all_V_ARREADY : IN STD_LOGIC;
        m_axi_weights_all_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_all_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_all_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_all_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_all_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_all_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_all_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_all_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_all_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_all_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_all_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_all_V_RVALID : IN STD_LOGIC;
        m_axi_weights_all_V_RREADY : OUT STD_LOGIC;
        m_axi_weights_all_V_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_weights_all_V_RLAST : IN STD_LOGIC;
        m_axi_weights_all_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_all_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_all_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_all_V_BVALID : IN STD_LOGIC;
        m_axi_weights_all_V_BREADY : OUT STD_LOGIC;
        m_axi_weights_all_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_all_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_all_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        weights_all_V_offset : IN STD_LOGIC_VECTOR (25 downto 0);
        weights_all_index : IN STD_LOGIC_VECTOR (10 downto 0);
        bn_weight_buf_V_0_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_0_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_0_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_0_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_1_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_1_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_1_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_1_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_2_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_2_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_2_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_2_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_3_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_3_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_3_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_3_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_4_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_4_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_4_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_4_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_5_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_5_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_5_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_5_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_6_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_6_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_6_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_6_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_7_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_7_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_7_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_7_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_8_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_8_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_8_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_8_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_9_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_9_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_9_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_9_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_10_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_10_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_10_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_10_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_11_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_11_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_11_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_11_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_12_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_12_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_12_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_12_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_13_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_13_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_13_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_13_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_14_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_14_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_14_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_14_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_15_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_15_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_15_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_15_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_16_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_16_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_16_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_16_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_17_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_17_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_17_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_17_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_18_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_18_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_18_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_18_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_19_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_19_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_19_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_19_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_20_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_20_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_20_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_20_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_21_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_21_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_21_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_21_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_22_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_22_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_22_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_22_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_23_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_23_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_23_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_23_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_24_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_24_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_24_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_24_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_25_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_25_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_25_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_25_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_26_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_26_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_26_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_26_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_27_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_27_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_27_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_27_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_28_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_28_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_28_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_28_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_29_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_29_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_29_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_29_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_30_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_30_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_30_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_30_0_ap_vld : OUT STD_LOGIC;
        bn_weight_buf_V_31_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_weight_buf_V_31_0_ap_vld : OUT STD_LOGIC;
        bn_bias_buf_V_31_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        bn_bias_buf_V_31_0_ap_vld : OUT STD_LOGIC );
    end component;


    component load_weight_1x1_from IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_src_V_AWVALID : OUT STD_LOGIC;
        m_axi_src_V_AWREADY : IN STD_LOGIC;
        m_axi_src_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_src_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_src_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_src_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_src_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_src_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_src_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_src_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_src_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_src_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_V_WVALID : OUT STD_LOGIC;
        m_axi_src_V_WREADY : IN STD_LOGIC;
        m_axi_src_V_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_src_V_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_src_V_WLAST : OUT STD_LOGIC;
        m_axi_src_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_V_ARVALID : OUT STD_LOGIC;
        m_axi_src_V_ARREADY : IN STD_LOGIC;
        m_axi_src_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_src_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_src_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_src_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_src_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_src_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_src_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_src_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_src_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_src_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_V_RVALID : IN STD_LOGIC;
        m_axi_src_V_RREADY : OUT STD_LOGIC;
        m_axi_src_V_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_src_V_RLAST : IN STD_LOGIC;
        m_axi_src_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_src_V_BVALID : IN STD_LOGIC;
        m_axi_src_V_BREADY : OUT STD_LOGIC;
        m_axi_src_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_src_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_src_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        src_V_offset : IN STD_LOGIC_VECTOR (25 downto 0);
        index : IN STD_LOGIC_VECTOR (8 downto 0);
        weight_buf_1x1_V_0_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weight_buf_1x1_V_0_0_ce0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_0_we0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weight_buf_1x1_V_0_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weight_buf_1x1_V_0_1_ce0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_1_we0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weight_buf_1x1_V_0_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weight_buf_1x1_V_0_2_ce0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_2_we0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weight_buf_1x1_V_0_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weight_buf_1x1_V_0_3_ce0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_3_we0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weight_buf_1x1_V_0_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weight_buf_1x1_V_0_4_ce0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_4_we0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weight_buf_1x1_V_0_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weight_buf_1x1_V_0_5_ce0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_5_we0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_5_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weight_buf_1x1_V_0_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weight_buf_1x1_V_0_6_ce0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_6_we0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_6_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weight_buf_1x1_V_0_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weight_buf_1x1_V_0_7_ce0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_7_we0 : OUT STD_LOGIC;
        weight_buf_1x1_V_0_7_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_load_others_fu_225 : component load_others
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_others_fu_225_ap_start,
        ap_done => grp_load_others_fu_225_ap_done,
        ap_idle => grp_load_others_fu_225_ap_idle,
        ap_ready => grp_load_others_fu_225_ap_ready,
        m_axi_weights_all_V_AWVALID => grp_load_others_fu_225_m_axi_weights_all_V_AWVALID,
        m_axi_weights_all_V_AWREADY => ap_const_logic_0,
        m_axi_weights_all_V_AWADDR => grp_load_others_fu_225_m_axi_weights_all_V_AWADDR,
        m_axi_weights_all_V_AWID => grp_load_others_fu_225_m_axi_weights_all_V_AWID,
        m_axi_weights_all_V_AWLEN => grp_load_others_fu_225_m_axi_weights_all_V_AWLEN,
        m_axi_weights_all_V_AWSIZE => grp_load_others_fu_225_m_axi_weights_all_V_AWSIZE,
        m_axi_weights_all_V_AWBURST => grp_load_others_fu_225_m_axi_weights_all_V_AWBURST,
        m_axi_weights_all_V_AWLOCK => grp_load_others_fu_225_m_axi_weights_all_V_AWLOCK,
        m_axi_weights_all_V_AWCACHE => grp_load_others_fu_225_m_axi_weights_all_V_AWCACHE,
        m_axi_weights_all_V_AWPROT => grp_load_others_fu_225_m_axi_weights_all_V_AWPROT,
        m_axi_weights_all_V_AWQOS => grp_load_others_fu_225_m_axi_weights_all_V_AWQOS,
        m_axi_weights_all_V_AWREGION => grp_load_others_fu_225_m_axi_weights_all_V_AWREGION,
        m_axi_weights_all_V_AWUSER => grp_load_others_fu_225_m_axi_weights_all_V_AWUSER,
        m_axi_weights_all_V_WVALID => grp_load_others_fu_225_m_axi_weights_all_V_WVALID,
        m_axi_weights_all_V_WREADY => ap_const_logic_0,
        m_axi_weights_all_V_WDATA => grp_load_others_fu_225_m_axi_weights_all_V_WDATA,
        m_axi_weights_all_V_WSTRB => grp_load_others_fu_225_m_axi_weights_all_V_WSTRB,
        m_axi_weights_all_V_WLAST => grp_load_others_fu_225_m_axi_weights_all_V_WLAST,
        m_axi_weights_all_V_WID => grp_load_others_fu_225_m_axi_weights_all_V_WID,
        m_axi_weights_all_V_WUSER => grp_load_others_fu_225_m_axi_weights_all_V_WUSER,
        m_axi_weights_all_V_ARVALID => grp_load_others_fu_225_m_axi_weights_all_V_ARVALID,
        m_axi_weights_all_V_ARREADY => m_axi_conv_weight_1x1_all_V_ARREADY,
        m_axi_weights_all_V_ARADDR => grp_load_others_fu_225_m_axi_weights_all_V_ARADDR,
        m_axi_weights_all_V_ARID => grp_load_others_fu_225_m_axi_weights_all_V_ARID,
        m_axi_weights_all_V_ARLEN => grp_load_others_fu_225_m_axi_weights_all_V_ARLEN,
        m_axi_weights_all_V_ARSIZE => grp_load_others_fu_225_m_axi_weights_all_V_ARSIZE,
        m_axi_weights_all_V_ARBURST => grp_load_others_fu_225_m_axi_weights_all_V_ARBURST,
        m_axi_weights_all_V_ARLOCK => grp_load_others_fu_225_m_axi_weights_all_V_ARLOCK,
        m_axi_weights_all_V_ARCACHE => grp_load_others_fu_225_m_axi_weights_all_V_ARCACHE,
        m_axi_weights_all_V_ARPROT => grp_load_others_fu_225_m_axi_weights_all_V_ARPROT,
        m_axi_weights_all_V_ARQOS => grp_load_others_fu_225_m_axi_weights_all_V_ARQOS,
        m_axi_weights_all_V_ARREGION => grp_load_others_fu_225_m_axi_weights_all_V_ARREGION,
        m_axi_weights_all_V_ARUSER => grp_load_others_fu_225_m_axi_weights_all_V_ARUSER,
        m_axi_weights_all_V_RVALID => m_axi_conv_weight_1x1_all_V_RVALID,
        m_axi_weights_all_V_RREADY => grp_load_others_fu_225_m_axi_weights_all_V_RREADY,
        m_axi_weights_all_V_RDATA => m_axi_conv_weight_1x1_all_V_RDATA,
        m_axi_weights_all_V_RLAST => m_axi_conv_weight_1x1_all_V_RLAST,
        m_axi_weights_all_V_RID => m_axi_conv_weight_1x1_all_V_RID,
        m_axi_weights_all_V_RUSER => m_axi_conv_weight_1x1_all_V_RUSER,
        m_axi_weights_all_V_RRESP => m_axi_conv_weight_1x1_all_V_RRESP,
        m_axi_weights_all_V_BVALID => ap_const_logic_0,
        m_axi_weights_all_V_BREADY => grp_load_others_fu_225_m_axi_weights_all_V_BREADY,
        m_axi_weights_all_V_BRESP => ap_const_lv2_0,
        m_axi_weights_all_V_BID => ap_const_lv1_0,
        m_axi_weights_all_V_BUSER => ap_const_lv1_0,
        weights_all_V_offset => weights_all_V_offset,
        weights_all_index => trunc_ln283_reg_429,
        bn_weight_buf_V_0_0 => grp_load_others_fu_225_bn_weight_buf_V_0_0,
        bn_weight_buf_V_0_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_0_0_ap_vld,
        bn_bias_buf_V_0_0 => grp_load_others_fu_225_bn_bias_buf_V_0_0,
        bn_bias_buf_V_0_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_0_0_ap_vld,
        bn_weight_buf_V_1_0 => grp_load_others_fu_225_bn_weight_buf_V_1_0,
        bn_weight_buf_V_1_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_1_0_ap_vld,
        bn_bias_buf_V_1_0 => grp_load_others_fu_225_bn_bias_buf_V_1_0,
        bn_bias_buf_V_1_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_1_0_ap_vld,
        bn_weight_buf_V_2_0 => grp_load_others_fu_225_bn_weight_buf_V_2_0,
        bn_weight_buf_V_2_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_2_0_ap_vld,
        bn_bias_buf_V_2_0 => grp_load_others_fu_225_bn_bias_buf_V_2_0,
        bn_bias_buf_V_2_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_2_0_ap_vld,
        bn_weight_buf_V_3_0 => grp_load_others_fu_225_bn_weight_buf_V_3_0,
        bn_weight_buf_V_3_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_3_0_ap_vld,
        bn_bias_buf_V_3_0 => grp_load_others_fu_225_bn_bias_buf_V_3_0,
        bn_bias_buf_V_3_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_3_0_ap_vld,
        bn_weight_buf_V_4_0 => grp_load_others_fu_225_bn_weight_buf_V_4_0,
        bn_weight_buf_V_4_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_4_0_ap_vld,
        bn_bias_buf_V_4_0 => grp_load_others_fu_225_bn_bias_buf_V_4_0,
        bn_bias_buf_V_4_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_4_0_ap_vld,
        bn_weight_buf_V_5_0 => grp_load_others_fu_225_bn_weight_buf_V_5_0,
        bn_weight_buf_V_5_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_5_0_ap_vld,
        bn_bias_buf_V_5_0 => grp_load_others_fu_225_bn_bias_buf_V_5_0,
        bn_bias_buf_V_5_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_5_0_ap_vld,
        bn_weight_buf_V_6_0 => grp_load_others_fu_225_bn_weight_buf_V_6_0,
        bn_weight_buf_V_6_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_6_0_ap_vld,
        bn_bias_buf_V_6_0 => grp_load_others_fu_225_bn_bias_buf_V_6_0,
        bn_bias_buf_V_6_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_6_0_ap_vld,
        bn_weight_buf_V_7_0 => grp_load_others_fu_225_bn_weight_buf_V_7_0,
        bn_weight_buf_V_7_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_7_0_ap_vld,
        bn_bias_buf_V_7_0 => grp_load_others_fu_225_bn_bias_buf_V_7_0,
        bn_bias_buf_V_7_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_7_0_ap_vld,
        bn_weight_buf_V_8_0 => grp_load_others_fu_225_bn_weight_buf_V_8_0,
        bn_weight_buf_V_8_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_8_0_ap_vld,
        bn_bias_buf_V_8_0 => grp_load_others_fu_225_bn_bias_buf_V_8_0,
        bn_bias_buf_V_8_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_8_0_ap_vld,
        bn_weight_buf_V_9_0 => grp_load_others_fu_225_bn_weight_buf_V_9_0,
        bn_weight_buf_V_9_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_9_0_ap_vld,
        bn_bias_buf_V_9_0 => grp_load_others_fu_225_bn_bias_buf_V_9_0,
        bn_bias_buf_V_9_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_9_0_ap_vld,
        bn_weight_buf_V_10_0 => grp_load_others_fu_225_bn_weight_buf_V_10_0,
        bn_weight_buf_V_10_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_10_0_ap_vld,
        bn_bias_buf_V_10_0 => grp_load_others_fu_225_bn_bias_buf_V_10_0,
        bn_bias_buf_V_10_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_10_0_ap_vld,
        bn_weight_buf_V_11_0 => grp_load_others_fu_225_bn_weight_buf_V_11_0,
        bn_weight_buf_V_11_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_11_0_ap_vld,
        bn_bias_buf_V_11_0 => grp_load_others_fu_225_bn_bias_buf_V_11_0,
        bn_bias_buf_V_11_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_11_0_ap_vld,
        bn_weight_buf_V_12_0 => grp_load_others_fu_225_bn_weight_buf_V_12_0,
        bn_weight_buf_V_12_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_12_0_ap_vld,
        bn_bias_buf_V_12_0 => grp_load_others_fu_225_bn_bias_buf_V_12_0,
        bn_bias_buf_V_12_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_12_0_ap_vld,
        bn_weight_buf_V_13_0 => grp_load_others_fu_225_bn_weight_buf_V_13_0,
        bn_weight_buf_V_13_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_13_0_ap_vld,
        bn_bias_buf_V_13_0 => grp_load_others_fu_225_bn_bias_buf_V_13_0,
        bn_bias_buf_V_13_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_13_0_ap_vld,
        bn_weight_buf_V_14_0 => grp_load_others_fu_225_bn_weight_buf_V_14_0,
        bn_weight_buf_V_14_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_14_0_ap_vld,
        bn_bias_buf_V_14_0 => grp_load_others_fu_225_bn_bias_buf_V_14_0,
        bn_bias_buf_V_14_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_14_0_ap_vld,
        bn_weight_buf_V_15_0 => grp_load_others_fu_225_bn_weight_buf_V_15_0,
        bn_weight_buf_V_15_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_15_0_ap_vld,
        bn_bias_buf_V_15_0 => grp_load_others_fu_225_bn_bias_buf_V_15_0,
        bn_bias_buf_V_15_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_15_0_ap_vld,
        bn_weight_buf_V_16_0 => grp_load_others_fu_225_bn_weight_buf_V_16_0,
        bn_weight_buf_V_16_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_16_0_ap_vld,
        bn_bias_buf_V_16_0 => grp_load_others_fu_225_bn_bias_buf_V_16_0,
        bn_bias_buf_V_16_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_16_0_ap_vld,
        bn_weight_buf_V_17_0 => grp_load_others_fu_225_bn_weight_buf_V_17_0,
        bn_weight_buf_V_17_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_17_0_ap_vld,
        bn_bias_buf_V_17_0 => grp_load_others_fu_225_bn_bias_buf_V_17_0,
        bn_bias_buf_V_17_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_17_0_ap_vld,
        bn_weight_buf_V_18_0 => grp_load_others_fu_225_bn_weight_buf_V_18_0,
        bn_weight_buf_V_18_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_18_0_ap_vld,
        bn_bias_buf_V_18_0 => grp_load_others_fu_225_bn_bias_buf_V_18_0,
        bn_bias_buf_V_18_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_18_0_ap_vld,
        bn_weight_buf_V_19_0 => grp_load_others_fu_225_bn_weight_buf_V_19_0,
        bn_weight_buf_V_19_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_19_0_ap_vld,
        bn_bias_buf_V_19_0 => grp_load_others_fu_225_bn_bias_buf_V_19_0,
        bn_bias_buf_V_19_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_19_0_ap_vld,
        bn_weight_buf_V_20_0 => grp_load_others_fu_225_bn_weight_buf_V_20_0,
        bn_weight_buf_V_20_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_20_0_ap_vld,
        bn_bias_buf_V_20_0 => grp_load_others_fu_225_bn_bias_buf_V_20_0,
        bn_bias_buf_V_20_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_20_0_ap_vld,
        bn_weight_buf_V_21_0 => grp_load_others_fu_225_bn_weight_buf_V_21_0,
        bn_weight_buf_V_21_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_21_0_ap_vld,
        bn_bias_buf_V_21_0 => grp_load_others_fu_225_bn_bias_buf_V_21_0,
        bn_bias_buf_V_21_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_21_0_ap_vld,
        bn_weight_buf_V_22_0 => grp_load_others_fu_225_bn_weight_buf_V_22_0,
        bn_weight_buf_V_22_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_22_0_ap_vld,
        bn_bias_buf_V_22_0 => grp_load_others_fu_225_bn_bias_buf_V_22_0,
        bn_bias_buf_V_22_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_22_0_ap_vld,
        bn_weight_buf_V_23_0 => grp_load_others_fu_225_bn_weight_buf_V_23_0,
        bn_weight_buf_V_23_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_23_0_ap_vld,
        bn_bias_buf_V_23_0 => grp_load_others_fu_225_bn_bias_buf_V_23_0,
        bn_bias_buf_V_23_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_23_0_ap_vld,
        bn_weight_buf_V_24_0 => grp_load_others_fu_225_bn_weight_buf_V_24_0,
        bn_weight_buf_V_24_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_24_0_ap_vld,
        bn_bias_buf_V_24_0 => grp_load_others_fu_225_bn_bias_buf_V_24_0,
        bn_bias_buf_V_24_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_24_0_ap_vld,
        bn_weight_buf_V_25_0 => grp_load_others_fu_225_bn_weight_buf_V_25_0,
        bn_weight_buf_V_25_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_25_0_ap_vld,
        bn_bias_buf_V_25_0 => grp_load_others_fu_225_bn_bias_buf_V_25_0,
        bn_bias_buf_V_25_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_25_0_ap_vld,
        bn_weight_buf_V_26_0 => grp_load_others_fu_225_bn_weight_buf_V_26_0,
        bn_weight_buf_V_26_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_26_0_ap_vld,
        bn_bias_buf_V_26_0 => grp_load_others_fu_225_bn_bias_buf_V_26_0,
        bn_bias_buf_V_26_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_26_0_ap_vld,
        bn_weight_buf_V_27_0 => grp_load_others_fu_225_bn_weight_buf_V_27_0,
        bn_weight_buf_V_27_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_27_0_ap_vld,
        bn_bias_buf_V_27_0 => grp_load_others_fu_225_bn_bias_buf_V_27_0,
        bn_bias_buf_V_27_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_27_0_ap_vld,
        bn_weight_buf_V_28_0 => grp_load_others_fu_225_bn_weight_buf_V_28_0,
        bn_weight_buf_V_28_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_28_0_ap_vld,
        bn_bias_buf_V_28_0 => grp_load_others_fu_225_bn_bias_buf_V_28_0,
        bn_bias_buf_V_28_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_28_0_ap_vld,
        bn_weight_buf_V_29_0 => grp_load_others_fu_225_bn_weight_buf_V_29_0,
        bn_weight_buf_V_29_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_29_0_ap_vld,
        bn_bias_buf_V_29_0 => grp_load_others_fu_225_bn_bias_buf_V_29_0,
        bn_bias_buf_V_29_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_29_0_ap_vld,
        bn_weight_buf_V_30_0 => grp_load_others_fu_225_bn_weight_buf_V_30_0,
        bn_weight_buf_V_30_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_30_0_ap_vld,
        bn_bias_buf_V_30_0 => grp_load_others_fu_225_bn_bias_buf_V_30_0,
        bn_bias_buf_V_30_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_30_0_ap_vld,
        bn_weight_buf_V_31_0 => grp_load_others_fu_225_bn_weight_buf_V_31_0,
        bn_weight_buf_V_31_0_ap_vld => grp_load_others_fu_225_bn_weight_buf_V_31_0_ap_vld,
        bn_bias_buf_V_31_0 => grp_load_others_fu_225_bn_bias_buf_V_31_0,
        bn_bias_buf_V_31_0_ap_vld => grp_load_others_fu_225_bn_bias_buf_V_31_0_ap_vld);

    grp_load_weight_1x1_from_fu_361 : component load_weight_1x1_from
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_weight_1x1_from_fu_361_ap_start,
        ap_done => grp_load_weight_1x1_from_fu_361_ap_done,
        ap_idle => grp_load_weight_1x1_from_fu_361_ap_idle,
        ap_ready => grp_load_weight_1x1_from_fu_361_ap_ready,
        m_axi_src_V_AWVALID => grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWVALID,
        m_axi_src_V_AWREADY => ap_const_logic_0,
        m_axi_src_V_AWADDR => grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWADDR,
        m_axi_src_V_AWID => grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWID,
        m_axi_src_V_AWLEN => grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWLEN,
        m_axi_src_V_AWSIZE => grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWSIZE,
        m_axi_src_V_AWBURST => grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWBURST,
        m_axi_src_V_AWLOCK => grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWLOCK,
        m_axi_src_V_AWCACHE => grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWCACHE,
        m_axi_src_V_AWPROT => grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWPROT,
        m_axi_src_V_AWQOS => grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWQOS,
        m_axi_src_V_AWREGION => grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWREGION,
        m_axi_src_V_AWUSER => grp_load_weight_1x1_from_fu_361_m_axi_src_V_AWUSER,
        m_axi_src_V_WVALID => grp_load_weight_1x1_from_fu_361_m_axi_src_V_WVALID,
        m_axi_src_V_WREADY => ap_const_logic_0,
        m_axi_src_V_WDATA => grp_load_weight_1x1_from_fu_361_m_axi_src_V_WDATA,
        m_axi_src_V_WSTRB => grp_load_weight_1x1_from_fu_361_m_axi_src_V_WSTRB,
        m_axi_src_V_WLAST => grp_load_weight_1x1_from_fu_361_m_axi_src_V_WLAST,
        m_axi_src_V_WID => grp_load_weight_1x1_from_fu_361_m_axi_src_V_WID,
        m_axi_src_V_WUSER => grp_load_weight_1x1_from_fu_361_m_axi_src_V_WUSER,
        m_axi_src_V_ARVALID => grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARVALID,
        m_axi_src_V_ARREADY => m_axi_conv_weight_1x1_all_V_ARREADY,
        m_axi_src_V_ARADDR => grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARADDR,
        m_axi_src_V_ARID => grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARID,
        m_axi_src_V_ARLEN => grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARLEN,
        m_axi_src_V_ARSIZE => grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARSIZE,
        m_axi_src_V_ARBURST => grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARBURST,
        m_axi_src_V_ARLOCK => grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARLOCK,
        m_axi_src_V_ARCACHE => grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARCACHE,
        m_axi_src_V_ARPROT => grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARPROT,
        m_axi_src_V_ARQOS => grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARQOS,
        m_axi_src_V_ARREGION => grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARREGION,
        m_axi_src_V_ARUSER => grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARUSER,
        m_axi_src_V_RVALID => m_axi_conv_weight_1x1_all_V_RVALID,
        m_axi_src_V_RREADY => grp_load_weight_1x1_from_fu_361_m_axi_src_V_RREADY,
        m_axi_src_V_RDATA => m_axi_conv_weight_1x1_all_V_RDATA,
        m_axi_src_V_RLAST => m_axi_conv_weight_1x1_all_V_RLAST,
        m_axi_src_V_RID => m_axi_conv_weight_1x1_all_V_RID,
        m_axi_src_V_RUSER => m_axi_conv_weight_1x1_all_V_RUSER,
        m_axi_src_V_RRESP => m_axi_conv_weight_1x1_all_V_RRESP,
        m_axi_src_V_BVALID => ap_const_logic_0,
        m_axi_src_V_BREADY => grp_load_weight_1x1_from_fu_361_m_axi_src_V_BREADY,
        m_axi_src_V_BRESP => ap_const_lv2_0,
        m_axi_src_V_BID => ap_const_lv1_0,
        m_axi_src_V_BUSER => ap_const_lv1_0,
        src_V_offset => conv_weight_1x1_all_V_offset,
        index => weight_1x1_index,
        weight_buf_1x1_V_0_0_address0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_0_address0,
        weight_buf_1x1_V_0_0_ce0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_0_ce0,
        weight_buf_1x1_V_0_0_we0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_0_we0,
        weight_buf_1x1_V_0_0_d0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_0_d0,
        weight_buf_1x1_V_0_1_address0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_1_address0,
        weight_buf_1x1_V_0_1_ce0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_1_ce0,
        weight_buf_1x1_V_0_1_we0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_1_we0,
        weight_buf_1x1_V_0_1_d0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_1_d0,
        weight_buf_1x1_V_0_2_address0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_2_address0,
        weight_buf_1x1_V_0_2_ce0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_2_ce0,
        weight_buf_1x1_V_0_2_we0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_2_we0,
        weight_buf_1x1_V_0_2_d0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_2_d0,
        weight_buf_1x1_V_0_3_address0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_3_address0,
        weight_buf_1x1_V_0_3_ce0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_3_ce0,
        weight_buf_1x1_V_0_3_we0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_3_we0,
        weight_buf_1x1_V_0_3_d0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_3_d0,
        weight_buf_1x1_V_0_4_address0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_4_address0,
        weight_buf_1x1_V_0_4_ce0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_4_ce0,
        weight_buf_1x1_V_0_4_we0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_4_we0,
        weight_buf_1x1_V_0_4_d0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_4_d0,
        weight_buf_1x1_V_0_5_address0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_5_address0,
        weight_buf_1x1_V_0_5_ce0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_5_ce0,
        weight_buf_1x1_V_0_5_we0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_5_we0,
        weight_buf_1x1_V_0_5_d0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_5_d0,
        weight_buf_1x1_V_0_6_address0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_6_address0,
        weight_buf_1x1_V_0_6_ce0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_6_ce0,
        weight_buf_1x1_V_0_6_we0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_6_we0,
        weight_buf_1x1_V_0_6_d0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_6_d0,
        weight_buf_1x1_V_0_7_address0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_7_address0,
        weight_buf_1x1_V_0_7_ce0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_7_ce0,
        weight_buf_1x1_V_0_7_we0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_7_we0,
        weight_buf_1x1_V_0_7_d0 => grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_7_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_load_others_fu_225_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_others_fu_225_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_load_others_fu_225_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_others_fu_225_ap_ready = ap_const_logic_1)) then 
                    grp_load_others_fu_225_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_weight_1x1_from_fu_361_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_weight_1x1_from_fu_361_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln272_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_load_weight_1x1_from_fu_361_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_weight_1x1_from_fu_361_ap_ready = ap_const_logic_1)) then 
                    grp_load_weight_1x1_from_fu_361_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    coff_0_reg_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_load_weight_1x1_from_fu_361_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                coff_0_reg_214 <= coff_reg_424;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                coff_0_reg_214 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                coff_reg_424 <= coff_fu_391_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                trunc_ln283_reg_429 <= trunc_ln283_fu_397_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln272_fu_385_p2, grp_load_others_fu_225_ap_done, grp_load_weight_1x1_from_fu_361_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_load_weight_1x1_from_fu_361_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((grp_load_others_fu_225_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_load_others_fu_225_ap_done, ap_CS_fsm_state4)
    begin
        if ((((grp_load_others_fu_225_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_load_others_fu_225_ap_done, ap_CS_fsm_state4)
    begin
        if (((grp_load_others_fu_225_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bn_bias_buf_V_0_0 <= grp_load_others_fu_225_bn_bias_buf_V_0_0;
    bn_bias_buf_V_0_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_0_0_ap_vld;
    bn_bias_buf_V_10_0 <= grp_load_others_fu_225_bn_bias_buf_V_10_0;
    bn_bias_buf_V_10_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_10_0_ap_vld;
    bn_bias_buf_V_11_0 <= grp_load_others_fu_225_bn_bias_buf_V_11_0;
    bn_bias_buf_V_11_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_11_0_ap_vld;
    bn_bias_buf_V_12_0 <= grp_load_others_fu_225_bn_bias_buf_V_12_0;
    bn_bias_buf_V_12_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_12_0_ap_vld;
    bn_bias_buf_V_13_0 <= grp_load_others_fu_225_bn_bias_buf_V_13_0;
    bn_bias_buf_V_13_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_13_0_ap_vld;
    bn_bias_buf_V_14_0 <= grp_load_others_fu_225_bn_bias_buf_V_14_0;
    bn_bias_buf_V_14_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_14_0_ap_vld;
    bn_bias_buf_V_15_0 <= grp_load_others_fu_225_bn_bias_buf_V_15_0;
    bn_bias_buf_V_15_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_15_0_ap_vld;
    bn_bias_buf_V_16_0 <= grp_load_others_fu_225_bn_bias_buf_V_16_0;
    bn_bias_buf_V_16_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_16_0_ap_vld;
    bn_bias_buf_V_17_0 <= grp_load_others_fu_225_bn_bias_buf_V_17_0;
    bn_bias_buf_V_17_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_17_0_ap_vld;
    bn_bias_buf_V_18_0 <= grp_load_others_fu_225_bn_bias_buf_V_18_0;
    bn_bias_buf_V_18_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_18_0_ap_vld;
    bn_bias_buf_V_19_0 <= grp_load_others_fu_225_bn_bias_buf_V_19_0;
    bn_bias_buf_V_19_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_19_0_ap_vld;
    bn_bias_buf_V_1_0 <= grp_load_others_fu_225_bn_bias_buf_V_1_0;
    bn_bias_buf_V_1_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_1_0_ap_vld;
    bn_bias_buf_V_20_0 <= grp_load_others_fu_225_bn_bias_buf_V_20_0;
    bn_bias_buf_V_20_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_20_0_ap_vld;
    bn_bias_buf_V_21_0 <= grp_load_others_fu_225_bn_bias_buf_V_21_0;
    bn_bias_buf_V_21_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_21_0_ap_vld;
    bn_bias_buf_V_22_0 <= grp_load_others_fu_225_bn_bias_buf_V_22_0;
    bn_bias_buf_V_22_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_22_0_ap_vld;
    bn_bias_buf_V_23_0 <= grp_load_others_fu_225_bn_bias_buf_V_23_0;
    bn_bias_buf_V_23_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_23_0_ap_vld;
    bn_bias_buf_V_24_0 <= grp_load_others_fu_225_bn_bias_buf_V_24_0;
    bn_bias_buf_V_24_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_24_0_ap_vld;
    bn_bias_buf_V_25_0 <= grp_load_others_fu_225_bn_bias_buf_V_25_0;
    bn_bias_buf_V_25_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_25_0_ap_vld;
    bn_bias_buf_V_26_0 <= grp_load_others_fu_225_bn_bias_buf_V_26_0;
    bn_bias_buf_V_26_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_26_0_ap_vld;
    bn_bias_buf_V_27_0 <= grp_load_others_fu_225_bn_bias_buf_V_27_0;
    bn_bias_buf_V_27_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_27_0_ap_vld;
    bn_bias_buf_V_28_0 <= grp_load_others_fu_225_bn_bias_buf_V_28_0;
    bn_bias_buf_V_28_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_28_0_ap_vld;
    bn_bias_buf_V_29_0 <= grp_load_others_fu_225_bn_bias_buf_V_29_0;
    bn_bias_buf_V_29_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_29_0_ap_vld;
    bn_bias_buf_V_2_0 <= grp_load_others_fu_225_bn_bias_buf_V_2_0;
    bn_bias_buf_V_2_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_2_0_ap_vld;
    bn_bias_buf_V_30_0 <= grp_load_others_fu_225_bn_bias_buf_V_30_0;
    bn_bias_buf_V_30_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_30_0_ap_vld;
    bn_bias_buf_V_31_0 <= grp_load_others_fu_225_bn_bias_buf_V_31_0;
    bn_bias_buf_V_31_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_31_0_ap_vld;
    bn_bias_buf_V_3_0 <= grp_load_others_fu_225_bn_bias_buf_V_3_0;
    bn_bias_buf_V_3_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_3_0_ap_vld;
    bn_bias_buf_V_4_0 <= grp_load_others_fu_225_bn_bias_buf_V_4_0;
    bn_bias_buf_V_4_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_4_0_ap_vld;
    bn_bias_buf_V_5_0 <= grp_load_others_fu_225_bn_bias_buf_V_5_0;
    bn_bias_buf_V_5_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_5_0_ap_vld;
    bn_bias_buf_V_6_0 <= grp_load_others_fu_225_bn_bias_buf_V_6_0;
    bn_bias_buf_V_6_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_6_0_ap_vld;
    bn_bias_buf_V_7_0 <= grp_load_others_fu_225_bn_bias_buf_V_7_0;
    bn_bias_buf_V_7_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_7_0_ap_vld;
    bn_bias_buf_V_8_0 <= grp_load_others_fu_225_bn_bias_buf_V_8_0;
    bn_bias_buf_V_8_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_8_0_ap_vld;
    bn_bias_buf_V_9_0 <= grp_load_others_fu_225_bn_bias_buf_V_9_0;
    bn_bias_buf_V_9_0_ap_vld <= grp_load_others_fu_225_bn_bias_buf_V_9_0_ap_vld;
    bn_weight_buf_V_0_0 <= grp_load_others_fu_225_bn_weight_buf_V_0_0;
    bn_weight_buf_V_0_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_0_0_ap_vld;
    bn_weight_buf_V_10_0 <= grp_load_others_fu_225_bn_weight_buf_V_10_0;
    bn_weight_buf_V_10_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_10_0_ap_vld;
    bn_weight_buf_V_11_0 <= grp_load_others_fu_225_bn_weight_buf_V_11_0;
    bn_weight_buf_V_11_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_11_0_ap_vld;
    bn_weight_buf_V_12_0 <= grp_load_others_fu_225_bn_weight_buf_V_12_0;
    bn_weight_buf_V_12_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_12_0_ap_vld;
    bn_weight_buf_V_13_0 <= grp_load_others_fu_225_bn_weight_buf_V_13_0;
    bn_weight_buf_V_13_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_13_0_ap_vld;
    bn_weight_buf_V_14_0 <= grp_load_others_fu_225_bn_weight_buf_V_14_0;
    bn_weight_buf_V_14_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_14_0_ap_vld;
    bn_weight_buf_V_15_0 <= grp_load_others_fu_225_bn_weight_buf_V_15_0;
    bn_weight_buf_V_15_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_15_0_ap_vld;
    bn_weight_buf_V_16_0 <= grp_load_others_fu_225_bn_weight_buf_V_16_0;
    bn_weight_buf_V_16_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_16_0_ap_vld;
    bn_weight_buf_V_17_0 <= grp_load_others_fu_225_bn_weight_buf_V_17_0;
    bn_weight_buf_V_17_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_17_0_ap_vld;
    bn_weight_buf_V_18_0 <= grp_load_others_fu_225_bn_weight_buf_V_18_0;
    bn_weight_buf_V_18_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_18_0_ap_vld;
    bn_weight_buf_V_19_0 <= grp_load_others_fu_225_bn_weight_buf_V_19_0;
    bn_weight_buf_V_19_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_19_0_ap_vld;
    bn_weight_buf_V_1_0 <= grp_load_others_fu_225_bn_weight_buf_V_1_0;
    bn_weight_buf_V_1_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_1_0_ap_vld;
    bn_weight_buf_V_20_0 <= grp_load_others_fu_225_bn_weight_buf_V_20_0;
    bn_weight_buf_V_20_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_20_0_ap_vld;
    bn_weight_buf_V_21_0 <= grp_load_others_fu_225_bn_weight_buf_V_21_0;
    bn_weight_buf_V_21_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_21_0_ap_vld;
    bn_weight_buf_V_22_0 <= grp_load_others_fu_225_bn_weight_buf_V_22_0;
    bn_weight_buf_V_22_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_22_0_ap_vld;
    bn_weight_buf_V_23_0 <= grp_load_others_fu_225_bn_weight_buf_V_23_0;
    bn_weight_buf_V_23_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_23_0_ap_vld;
    bn_weight_buf_V_24_0 <= grp_load_others_fu_225_bn_weight_buf_V_24_0;
    bn_weight_buf_V_24_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_24_0_ap_vld;
    bn_weight_buf_V_25_0 <= grp_load_others_fu_225_bn_weight_buf_V_25_0;
    bn_weight_buf_V_25_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_25_0_ap_vld;
    bn_weight_buf_V_26_0 <= grp_load_others_fu_225_bn_weight_buf_V_26_0;
    bn_weight_buf_V_26_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_26_0_ap_vld;
    bn_weight_buf_V_27_0 <= grp_load_others_fu_225_bn_weight_buf_V_27_0;
    bn_weight_buf_V_27_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_27_0_ap_vld;
    bn_weight_buf_V_28_0 <= grp_load_others_fu_225_bn_weight_buf_V_28_0;
    bn_weight_buf_V_28_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_28_0_ap_vld;
    bn_weight_buf_V_29_0 <= grp_load_others_fu_225_bn_weight_buf_V_29_0;
    bn_weight_buf_V_29_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_29_0_ap_vld;
    bn_weight_buf_V_2_0 <= grp_load_others_fu_225_bn_weight_buf_V_2_0;
    bn_weight_buf_V_2_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_2_0_ap_vld;
    bn_weight_buf_V_30_0 <= grp_load_others_fu_225_bn_weight_buf_V_30_0;
    bn_weight_buf_V_30_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_30_0_ap_vld;
    bn_weight_buf_V_31_0 <= grp_load_others_fu_225_bn_weight_buf_V_31_0;
    bn_weight_buf_V_31_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_31_0_ap_vld;
    bn_weight_buf_V_3_0 <= grp_load_others_fu_225_bn_weight_buf_V_3_0;
    bn_weight_buf_V_3_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_3_0_ap_vld;
    bn_weight_buf_V_4_0 <= grp_load_others_fu_225_bn_weight_buf_V_4_0;
    bn_weight_buf_V_4_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_4_0_ap_vld;
    bn_weight_buf_V_5_0 <= grp_load_others_fu_225_bn_weight_buf_V_5_0;
    bn_weight_buf_V_5_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_5_0_ap_vld;
    bn_weight_buf_V_6_0 <= grp_load_others_fu_225_bn_weight_buf_V_6_0;
    bn_weight_buf_V_6_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_6_0_ap_vld;
    bn_weight_buf_V_7_0 <= grp_load_others_fu_225_bn_weight_buf_V_7_0;
    bn_weight_buf_V_7_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_7_0_ap_vld;
    bn_weight_buf_V_8_0 <= grp_load_others_fu_225_bn_weight_buf_V_8_0;
    bn_weight_buf_V_8_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_8_0_ap_vld;
    bn_weight_buf_V_9_0 <= grp_load_others_fu_225_bn_weight_buf_V_9_0;
    bn_weight_buf_V_9_0_ap_vld <= grp_load_others_fu_225_bn_weight_buf_V_9_0_ap_vld;
    coff_fu_391_p2 <= std_logic_vector(unsigned(coff_0_reg_214) + unsigned(ap_const_lv3_1));
    grp_load_others_fu_225_ap_start <= grp_load_others_fu_225_ap_start_reg;
    grp_load_weight_1x1_from_fu_361_ap_start <= grp_load_weight_1x1_from_fu_361_ap_start_reg;
    icmp_ln272_fu_385_p2 <= "1" when (coff_0_reg_214 = ap_const_lv3_4) else "0";

    m_axi_conv_weight_1x1_all_V_ARADDR_assign_proc : process(ap_CS_fsm_state2, icmp_ln272_fu_385_p2, grp_load_others_fu_225_m_axi_weights_all_V_ARADDR, grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARADDR, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARADDR <= grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARADDR <= grp_load_others_fu_225_m_axi_weights_all_V_ARADDR;
        else 
            m_axi_conv_weight_1x1_all_V_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_conv_weight_1x1_all_V_ARBURST_assign_proc : process(ap_CS_fsm_state2, icmp_ln272_fu_385_p2, grp_load_others_fu_225_m_axi_weights_all_V_ARBURST, grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARBURST, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARBURST <= grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARBURST <= grp_load_others_fu_225_m_axi_weights_all_V_ARBURST;
        else 
            m_axi_conv_weight_1x1_all_V_ARBURST <= "XX";
        end if; 
    end process;


    m_axi_conv_weight_1x1_all_V_ARCACHE_assign_proc : process(ap_CS_fsm_state2, icmp_ln272_fu_385_p2, grp_load_others_fu_225_m_axi_weights_all_V_ARCACHE, grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARCACHE, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARCACHE <= grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARCACHE <= grp_load_others_fu_225_m_axi_weights_all_V_ARCACHE;
        else 
            m_axi_conv_weight_1x1_all_V_ARCACHE <= "XXXX";
        end if; 
    end process;


    m_axi_conv_weight_1x1_all_V_ARID_assign_proc : process(ap_CS_fsm_state2, icmp_ln272_fu_385_p2, grp_load_others_fu_225_m_axi_weights_all_V_ARID, grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARID <= grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARID <= grp_load_others_fu_225_m_axi_weights_all_V_ARID;
        else 
            m_axi_conv_weight_1x1_all_V_ARID <= "X";
        end if; 
    end process;


    m_axi_conv_weight_1x1_all_V_ARLEN_assign_proc : process(ap_CS_fsm_state2, icmp_ln272_fu_385_p2, grp_load_others_fu_225_m_axi_weights_all_V_ARLEN, grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARLEN, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARLEN <= grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARLEN <= grp_load_others_fu_225_m_axi_weights_all_V_ARLEN;
        else 
            m_axi_conv_weight_1x1_all_V_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_conv_weight_1x1_all_V_ARLOCK_assign_proc : process(ap_CS_fsm_state2, icmp_ln272_fu_385_p2, grp_load_others_fu_225_m_axi_weights_all_V_ARLOCK, grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARLOCK, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARLOCK <= grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARLOCK <= grp_load_others_fu_225_m_axi_weights_all_V_ARLOCK;
        else 
            m_axi_conv_weight_1x1_all_V_ARLOCK <= "XX";
        end if; 
    end process;


    m_axi_conv_weight_1x1_all_V_ARPROT_assign_proc : process(ap_CS_fsm_state2, icmp_ln272_fu_385_p2, grp_load_others_fu_225_m_axi_weights_all_V_ARPROT, grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARPROT, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARPROT <= grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARPROT <= grp_load_others_fu_225_m_axi_weights_all_V_ARPROT;
        else 
            m_axi_conv_weight_1x1_all_V_ARPROT <= "XXX";
        end if; 
    end process;


    m_axi_conv_weight_1x1_all_V_ARQOS_assign_proc : process(ap_CS_fsm_state2, icmp_ln272_fu_385_p2, grp_load_others_fu_225_m_axi_weights_all_V_ARQOS, grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARQOS, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARQOS <= grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARQOS <= grp_load_others_fu_225_m_axi_weights_all_V_ARQOS;
        else 
            m_axi_conv_weight_1x1_all_V_ARQOS <= "XXXX";
        end if; 
    end process;


    m_axi_conv_weight_1x1_all_V_ARREGION_assign_proc : process(ap_CS_fsm_state2, icmp_ln272_fu_385_p2, grp_load_others_fu_225_m_axi_weights_all_V_ARREGION, grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARREGION, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARREGION <= grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARREGION <= grp_load_others_fu_225_m_axi_weights_all_V_ARREGION;
        else 
            m_axi_conv_weight_1x1_all_V_ARREGION <= "XXXX";
        end if; 
    end process;


    m_axi_conv_weight_1x1_all_V_ARSIZE_assign_proc : process(ap_CS_fsm_state2, icmp_ln272_fu_385_p2, grp_load_others_fu_225_m_axi_weights_all_V_ARSIZE, grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARSIZE, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARSIZE <= grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARSIZE <= grp_load_others_fu_225_m_axi_weights_all_V_ARSIZE;
        else 
            m_axi_conv_weight_1x1_all_V_ARSIZE <= "XXX";
        end if; 
    end process;


    m_axi_conv_weight_1x1_all_V_ARUSER_assign_proc : process(ap_CS_fsm_state2, icmp_ln272_fu_385_p2, grp_load_others_fu_225_m_axi_weights_all_V_ARUSER, grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARUSER, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARUSER <= grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARUSER <= grp_load_others_fu_225_m_axi_weights_all_V_ARUSER;
        else 
            m_axi_conv_weight_1x1_all_V_ARUSER <= "X";
        end if; 
    end process;


    m_axi_conv_weight_1x1_all_V_ARVALID_assign_proc : process(ap_CS_fsm_state2, icmp_ln272_fu_385_p2, grp_load_others_fu_225_m_axi_weights_all_V_ARVALID, grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARVALID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARVALID <= grp_load_weight_1x1_from_fu_361_m_axi_src_V_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_ARVALID <= grp_load_others_fu_225_m_axi_weights_all_V_ARVALID;
        else 
            m_axi_conv_weight_1x1_all_V_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_conv_weight_1x1_all_V_AWADDR <= ap_const_lv32_0;
    m_axi_conv_weight_1x1_all_V_AWBURST <= ap_const_lv2_0;
    m_axi_conv_weight_1x1_all_V_AWCACHE <= ap_const_lv4_0;
    m_axi_conv_weight_1x1_all_V_AWID <= ap_const_lv1_0;
    m_axi_conv_weight_1x1_all_V_AWLEN <= ap_const_lv32_0;
    m_axi_conv_weight_1x1_all_V_AWLOCK <= ap_const_lv2_0;
    m_axi_conv_weight_1x1_all_V_AWPROT <= ap_const_lv3_0;
    m_axi_conv_weight_1x1_all_V_AWQOS <= ap_const_lv4_0;
    m_axi_conv_weight_1x1_all_V_AWREGION <= ap_const_lv4_0;
    m_axi_conv_weight_1x1_all_V_AWSIZE <= ap_const_lv3_0;
    m_axi_conv_weight_1x1_all_V_AWUSER <= ap_const_lv1_0;
    m_axi_conv_weight_1x1_all_V_AWVALID <= ap_const_logic_0;
    m_axi_conv_weight_1x1_all_V_BREADY <= ap_const_logic_0;

    m_axi_conv_weight_1x1_all_V_RREADY_assign_proc : process(ap_CS_fsm_state2, icmp_ln272_fu_385_p2, grp_load_others_fu_225_m_axi_weights_all_V_RREADY, grp_load_weight_1x1_from_fu_361_m_axi_src_V_RREADY, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_RREADY <= grp_load_weight_1x1_from_fu_361_m_axi_src_V_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln272_fu_385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            m_axi_conv_weight_1x1_all_V_RREADY <= grp_load_others_fu_225_m_axi_weights_all_V_RREADY;
        else 
            m_axi_conv_weight_1x1_all_V_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_conv_weight_1x1_all_V_WDATA <= ap_const_lv512_lc_1;
    m_axi_conv_weight_1x1_all_V_WID <= ap_const_lv1_0;
    m_axi_conv_weight_1x1_all_V_WLAST <= ap_const_logic_0;
    m_axi_conv_weight_1x1_all_V_WSTRB <= ap_const_lv64_0;
    m_axi_conv_weight_1x1_all_V_WUSER <= ap_const_lv1_0;
    m_axi_conv_weight_1x1_all_V_WVALID <= ap_const_logic_0;
    trunc_ln283_fu_397_p1 <= weights_all_index(11 - 1 downto 0);
    weight_buf_1x1_V_0_0_address0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_0_address0;
    weight_buf_1x1_V_0_0_ce0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_0_ce0;
    weight_buf_1x1_V_0_0_d0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_0_d0;
    weight_buf_1x1_V_0_0_we0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_0_we0;
    weight_buf_1x1_V_0_1_address0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_1_address0;
    weight_buf_1x1_V_0_1_ce0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_1_ce0;
    weight_buf_1x1_V_0_1_d0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_1_d0;
    weight_buf_1x1_V_0_1_we0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_1_we0;
    weight_buf_1x1_V_0_2_address0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_2_address0;
    weight_buf_1x1_V_0_2_ce0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_2_ce0;
    weight_buf_1x1_V_0_2_d0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_2_d0;
    weight_buf_1x1_V_0_2_we0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_2_we0;
    weight_buf_1x1_V_0_3_address0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_3_address0;
    weight_buf_1x1_V_0_3_ce0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_3_ce0;
    weight_buf_1x1_V_0_3_d0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_3_d0;
    weight_buf_1x1_V_0_3_we0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_3_we0;
    weight_buf_1x1_V_0_4_address0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_4_address0;
    weight_buf_1x1_V_0_4_ce0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_4_ce0;
    weight_buf_1x1_V_0_4_d0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_4_d0;
    weight_buf_1x1_V_0_4_we0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_4_we0;
    weight_buf_1x1_V_0_5_address0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_5_address0;
    weight_buf_1x1_V_0_5_ce0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_5_ce0;
    weight_buf_1x1_V_0_5_d0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_5_d0;
    weight_buf_1x1_V_0_5_we0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_5_we0;
    weight_buf_1x1_V_0_6_address0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_6_address0;
    weight_buf_1x1_V_0_6_ce0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_6_ce0;
    weight_buf_1x1_V_0_6_d0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_6_d0;
    weight_buf_1x1_V_0_6_we0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_6_we0;
    weight_buf_1x1_V_0_7_address0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_7_address0;
    weight_buf_1x1_V_0_7_ce0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_7_ce0;
    weight_buf_1x1_V_0_7_d0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_7_d0;
    weight_buf_1x1_V_0_7_we0 <= grp_load_weight_1x1_from_fu_361_weight_buf_1x1_V_0_7_we0;
end behav;
