---
MainSourceFile:  /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          289041
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          289507
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          289974
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          584502
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_103_1:  '
    FileOffset:      103
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962115
        Length:          0
        ReplacementText: 'VITIS_LOOP_103_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_109_2:  '
    FileOffset:      109
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962203
        Length:          0
        ReplacementText: 'VITIS_LOOP_109_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_110_3:  '
    FileOffset:      110
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962243
        Length:          0
        ReplacementText: 'VITIS_LOOP_110_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_117_4:  '
    FileOffset:      117
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962347
        Length:          0
        ReplacementText: 'VITIS_LOOP_117_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_121_5:  '
    FileOffset:      121
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962439
        Length:          0
        ReplacementText: 'VITIS_LOOP_121_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_129_6:  '
    FileOffset:      129
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962612
        Length:          0
        ReplacementText: 'VITIS_LOOP_129_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_139_7:  '
    FileOffset:      139
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962781
        Length:          0
        ReplacementText: 'VITIS_LOOP_139_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_140_8:  '
    FileOffset:      140
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962820
        Length:          0
        ReplacementText: 'VITIS_LOOP_140_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_148_9:  '
    FileOffset:      148
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          962956
        Length:          0
        ReplacementText: 'VITIS_LOOP_148_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_152_10:  '
    FileOffset:      152
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          963067
        Length:          0
        ReplacementText: 'VITIS_LOOP_152_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_160_11:  '
    FileOffset:      160
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          963206
        Length:          0
        ReplacementText: 'VITIS_LOOP_160_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_161_12:  '
    FileOffset:      161
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          963246
        Length:          0
        ReplacementText: 'VITIS_LOOP_161_12: '
...
