{
 "Device" : "GW1N-4B",
 "Files" : [
  {
   "Path" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/alu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/clkdiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/debounce.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/drv7seg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/mux7seg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/toggle.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/clock_reset.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/rom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/acc_temp_regs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/decoder_with_cc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/stack.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/register_file.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/@Tanuki_Bayashin/FPGA/TB4004/src/cpu_top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "F:/@Tanuki_Bayashin/FPGA/TB4004/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}