# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ECE485_project_2.srcs/sources_1/new/Full_Adder.vhd" \
"../../../../ECE485_project_2.srcs/sources_1/new/vhdl_port_code.vhd" \
"../../../../ECE485_project_2.srcs/sim_1/new/FullAdder_tb.vhd" \

# Do not sort compile order
nosort
