INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240614_AXI4_Lite_RAM/20240614_AXI4_LITE_RAM.srcs/sources_1/imports/new/master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240614_AXI4_Lite_RAM/20240614_AXI4_LITE_RAM.srcs/sources_1/imports/new/slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240614_AXI4_Lite_RAM/20240614_AXI4_LITE_RAM.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240614_AXI4_Lite_RAM/20240614_AXI4_LITE_RAM.srcs/sim_1/imports/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
