// Seed: 2577964910
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2 = 1;
  type_6(
      id_1, "" & 1
  );
  logic id_3;
  logic id_4;
endmodule
