#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_00000245533094c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002455330e080 .scope module, "tb" "tb" 3 4;
 .timescale -9 -9;
v0000024553376fb0_0 .net "DataAdr", 31 0, L_00000245533759d0;  1 drivers
v0000024553376150_0 .net "MemWrite", 0 0, v0000024553364fa0_0;  1 drivers
v00000245533765b0_0 .net "WriteData", 31 0, v000002455336bed0_0;  1 drivers
v0000024553376e70_0 .var "clk", 0 0;
v0000024553376f10_0 .var "error_flag", 0 0;
v0000024553377050_0 .net "leds", 3 0, L_00000245533d93d0;  1 drivers
v0000024553376470_0 .net "pwm_out", 31 0, L_00000245533d86b0;  1 drivers
v00000245533761f0_0 .var "reset", 0 0;
E_00000245532faaf0 .event negedge, v0000024553308890_0;
S_000002455330e210 .scope module, "dut" "top" 3 13, 4 4 0, S_000002455330e080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 4 "leds";
    .port_info 6 /OUTPUT 32 "pwm_out";
v0000024553375ed0_0 .net "DataAdr", 31 0, L_00000245533759d0;  alias, 1 drivers
v0000024553375c50_0 .net "MemWrite", 0 0, v0000024553364fa0_0;  alias, 1 drivers
v0000024553376290_0 .net "ReadData", 31 0, v0000024553365a40_0;  1 drivers
v00000245533763d0_0 .net "WriteData", 31 0, v000002455336bed0_0;  alias, 1 drivers
L_0000024553377420 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024553376510_0 .net/2u *"_ivl_9", 27 0, L_0000024553377420;  1 drivers
v0000024553375f70_0 .net "clk", 0 0, v0000024553376e70_0;  1 drivers
v0000024553376010_0 .net "funct3", 2 0, L_0000024553376330;  1 drivers
v0000024553376bf0_0 .net "leds", 3 0, L_00000245533d93d0;  alias, 1 drivers
v00000245533760b0_0 .net "pwm_out", 31 0, L_00000245533d86b0;  alias, 1 drivers
v0000024553376c90_0 .net "reset", 0 0, v00000245533761f0_0;  1 drivers
L_00000245533d93d0 .concat8 [ 1 1 1 1], L_0000024553373e50, L_00000245533740d0, L_00000245533d8610, L_00000245533d89d0;
L_00000245533d86b0 .concat [ 28 4 0 0], L_0000024553377420, L_00000245533d93d0;
S_000002455330e820 .scope module, "memory" "memory" 4 28, 5 22 0, S_000002455330e210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_mem";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "write_address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 32 "read_address";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /OUTPUT 1 "led";
    .port_info 8 /OUTPUT 1 "red";
    .port_info 9 /OUTPUT 1 "green";
    .port_info 10 /OUTPUT 1 "blue";
P_00000245532fa330 .param/str "INIT_FILE" 0 5 23, "tb_test";
L_00000245532deab0 .functor AND 1, L_00000245533736d0, v0000024553364fa0_0, C4<1>, C4<1>;
v00000245533073f0_0 .net *"_ivl_17", 18 0, L_00000245533754d0;  1 drivers
L_0000024553377390 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024553307490_0 .net/2u *"_ivl_18", 18 0, L_0000024553377390;  1 drivers
v0000024553307530_0 .net *"_ivl_22", 31 0, L_0000024553374b70;  1 drivers
v0000024553307a30_0 .net *"_ivl_47", 18 0, L_0000024553375390;  1 drivers
L_00000245533773d8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024553307cb0_0 .net/2u *"_ivl_48", 18 0, L_00000245533773d8;  1 drivers
v0000024553307ad0_0 .net *"_ivl_50", 0 0, L_00000245533736d0;  1 drivers
v0000024553307b70_0 .net *"_ivl_71", 7 0, L_0000024553373db0;  1 drivers
v0000024553307df0_0 .net *"_ivl_75", 7 0, L_0000024553373ef0;  1 drivers
v0000024553307c10_0 .net *"_ivl_79", 7 0, L_00000245533d9650;  1 drivers
v0000024553308070_0 .net *"_ivl_83", 7 0, L_00000245533d8930;  1 drivers
v0000024553308110_0 .net "blue", 0 0, L_00000245533d89d0;  1 drivers
v00000245533081b0_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v00000245532d3750_0 .net "funct3", 2 0, L_0000024553376330;  alias, 1 drivers
v00000245532d46f0_0 .net "green", 0 0, L_00000245533d8610;  1 drivers
v00000245532d4830_0 .net "led", 0 0, L_0000024553373e50;  1 drivers
v00000245532d4d30_0 .var "leds", 31 0;
v00000245532d4f10_0 .net "mem_read_data0", 7 0, v0000024553307850_0;  1 drivers
v00000245532d4970_0 .net "mem_read_data1", 7 0, v0000024553307fd0_0;  1 drivers
v00000245532d50f0_0 .net "mem_read_data2", 7 0, v0000024553308ed0_0;  1 drivers
v00000245532d3d90_0 .net "mem_read_data3", 7 0, v00000245533072b0_0;  1 drivers
v00000245532d4fb0_0 .net "mem_read_enable", 0 0, L_0000024553374350;  1 drivers
v00000245532d37f0_0 .var "mem_write_data0", 7 0;
v00000245532d34d0_0 .var "mem_write_data1", 7 0;
v00000245532d3430_0 .var "mem_write_data2", 7 0;
v00000245532d3bb0_0 .var "mem_write_data3", 7 0;
v00000245532d3e30_0 .net "mem_write_enable", 0 0, L_00000245532deab0;  1 drivers
v00000245532d3ed0_0 .var "mem_write_enable0", 0 0;
v00000245532ef160_0 .var "mem_write_enable1", 0 0;
v00000245532ee080_0 .var "mem_write_enable2", 0 0;
v00000245532ee260_0 .var "mem_write_enable3", 0 0;
v00000245532ef200_0 .var "micros", 31 0;
v00000245532ede00_0 .var "micros_counter", 3 0;
v00000245532ee120_0 .var "millis", 31 0;
v00000245532eeb20_0 .var "millis_counter", 13 0;
v00000245532edf40_0 .var "pwm_counter", 7 0;
v00000245532ee300_0 .net "read_address", 31 0, L_00000245533759d0;  alias, 1 drivers
v00000245532ee580_0 .var "read_address0", 0 0;
v00000245532ee6c0_0 .var "read_address1", 0 0;
v0000024553365a40_0 .var "read_data", 31 0;
v00000245533659a0_0 .var "read_half", 0 0;
v00000245533641e0_0 .var "read_unsigned", 0 0;
v0000024553366080_0 .net "read_val", 31 0, L_0000024553373d10;  1 drivers
v0000024553365f40_0 .var "read_value", 31 0;
v0000024553364460_0 .net "read_value0", 7 0, L_0000024553374c10;  1 drivers
v0000024553365180_0 .net "read_value1", 7 0, L_0000024553374f30;  1 drivers
v0000024553365400_0 .net "read_value10", 15 0, L_0000024553375250;  1 drivers
v00000245533654a0_0 .net "read_value2", 7 0, L_0000024553375110;  1 drivers
v0000024553365040_0 .net "read_value3", 7 0, L_0000024553373310;  1 drivers
v0000024553365ae0_0 .net "read_value32", 15 0, L_0000024553375070;  1 drivers
v0000024553364b40_0 .var "read_word", 0 0;
v0000024553365fe0_0 .net "red", 0 0, L_00000245533740d0;  1 drivers
v0000024553365220_0 .net "sign_bit0", 0 0, L_0000024553373630;  1 drivers
v0000024553365360_0 .net "sign_bit1", 0 0, L_00000245533751b0;  1 drivers
v0000024553365d60_0 .net "sign_bit2", 0 0, L_0000024553375430;  1 drivers
v0000024553365540_0 .net "sign_bit3", 0 0, L_00000245533738b0;  1 drivers
v0000024553364e60_0 .net "write_address", 31 0, L_00000245533759d0;  alias, 1 drivers
v0000024553364280_0 .net "write_address0", 0 0, L_0000024553373770;  1 drivers
v00000245533645a0_0 .net "write_address1", 0 0, L_0000024553373810;  1 drivers
v0000024553364320_0 .net "write_data", 31 0, v000002455336bed0_0;  alias, 1 drivers
v00000245533655e0_0 .net "write_data0", 7 0, L_0000024553374fd0;  1 drivers
v0000024553365680_0 .net "write_data1", 7 0, L_0000024553373a90;  1 drivers
v0000024553365cc0_0 .net "write_data2", 7 0, L_0000024553373bd0;  1 drivers
v0000024553365e00_0 .net "write_data3", 7 0, L_0000024553373c70;  1 drivers
v0000024553365b80_0 .net "write_half", 0 0, L_0000024553374df0;  1 drivers
v00000245533643c0_0 .net "write_mem", 0 0, v0000024553364fa0_0;  alias, 1 drivers
v0000024553365720_0 .net "write_word", 0 0, L_00000245533739f0;  1 drivers
E_00000245532fac30/0 .event anyedge, v0000024553365720_0, v00000245532d3e30_0, v00000245533655e0_0, v0000024553365680_0;
E_00000245532fac30/1 .event anyedge, v0000024553365cc0_0, v0000024553365e00_0, v0000024553365b80_0, v00000245533645a0_0;
E_00000245532fac30/2 .event anyedge, v0000024553364280_0;
E_00000245532fac30 .event/or E_00000245532fac30/0, E_00000245532fac30/1, E_00000245532fac30/2;
E_00000245532fa1f0/0 .event anyedge, v0000024553364b40_0, v0000024553366080_0, v00000245533659a0_0, v00000245533641e0_0;
E_00000245532fa1f0/1 .event anyedge, v00000245532ee6c0_0, v0000024553365540_0, v0000024553365ae0_0, v0000024553365360_0;
E_00000245532fa1f0/2 .event anyedge, v0000024553365400_0, v00000245532ee580_0, v0000024553365220_0, v0000024553364460_0;
E_00000245532fa1f0/3 .event anyedge, v0000024553365180_0, v0000024553365d60_0, v00000245533654a0_0, v0000024553365040_0;
E_00000245532fa1f0 .event/or E_00000245532fa1f0/0, E_00000245532fa1f0/1, E_00000245532fa1f0/2, E_00000245532fa1f0/3;
L_0000024553374670 .part L_00000245533759d0, 2, 11;
L_00000245533747b0 .part L_00000245533759d0, 2, 11;
L_00000245533752f0 .part L_00000245533759d0, 2, 11;
L_0000024553374210 .part L_00000245533759d0, 2, 11;
L_0000024553374990 .part L_00000245533759d0, 2, 11;
L_00000245533742b0 .part L_00000245533759d0, 2, 11;
L_0000024553373270 .part L_00000245533759d0, 2, 11;
L_00000245533748f0 .part L_00000245533759d0, 2, 11;
L_00000245533754d0 .part L_00000245533759d0, 13, 19;
L_0000024553374350 .cmp/eq 19, L_00000245533754d0, L_0000024553377390;
L_0000024553374b70 .concat [ 8 8 8 8], v0000024553307850_0, v0000024553307fd0_0, v0000024553308ed0_0, v00000245533072b0_0;
L_0000024553373d10 .functor MUXZ 32, v0000024553365f40_0, L_0000024553374b70, L_0000024553374350, C4<>;
L_0000024553375250 .part L_0000024553373d10, 0, 16;
L_0000024553375070 .part L_0000024553373d10, 16, 16;
L_0000024553374c10 .part L_0000024553373d10, 0, 8;
L_0000024553374f30 .part L_0000024553373d10, 8, 8;
L_0000024553375110 .part L_0000024553373d10, 16, 8;
L_0000024553373310 .part L_0000024553373d10, 24, 8;
L_0000024553373630 .part L_0000024553373d10, 7, 1;
L_00000245533751b0 .part L_0000024553373d10, 15, 1;
L_0000024553375430 .part L_0000024553373d10, 23, 1;
L_00000245533738b0 .part L_0000024553373d10, 31, 1;
L_0000024553375390 .part L_00000245533759d0, 13, 19;
L_00000245533736d0 .cmp/eq 19, L_0000024553375390, L_00000245533773d8;
L_0000024553373770 .part L_00000245533759d0, 0, 1;
L_0000024553373810 .part L_00000245533759d0, 1, 1;
L_00000245533739f0 .part L_0000024553376330, 1, 1;
L_0000024553374df0 .part L_0000024553376330, 0, 1;
L_0000024553374fd0 .part v000002455336bed0_0, 0, 8;
L_0000024553373a90 .part v000002455336bed0_0, 8, 8;
L_0000024553373bd0 .part v000002455336bed0_0, 16, 8;
L_0000024553373c70 .part v000002455336bed0_0, 24, 8;
L_0000024553373db0 .part v00000245532d4d30_0, 24, 8;
L_0000024553373e50 .cmp/gt 8, L_0000024553373db0, v00000245532edf40_0;
L_0000024553373ef0 .part v00000245532d4d30_0, 16, 8;
L_00000245533740d0 .cmp/gt 8, L_0000024553373ef0, v00000245532edf40_0;
L_00000245533d9650 .part v00000245532d4d30_0, 8, 8;
L_00000245533d8610 .cmp/gt 8, L_00000245533d9650, v00000245532edf40_0;
L_00000245533d8930 .part v00000245532d4d30_0, 0, 8;
L_00000245533d89d0 .cmp/gt 8, L_00000245533d8930, v00000245532edf40_0;
S_000002455330e9b0 .scope module, "mem0" "memory_array" 5 101, 5 377 0, S_000002455330e820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 11 "write_address";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 1 "read_enable";
    .port_info 5 /INPUT 11 "read_address";
    .port_info 6 /OUTPUT 8 "read_data";
P_00000245530a9830 .param/str "INIT_FILE" 0 5 378, "tb_test0.txt";
P_00000245530a9868 .param/l "MEM_SIZE" 0 5 379, +C4<00000000000000000000000000101101>;
v0000024553308890_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v0000024553308cf0 .array "memory", 44 0, 7 0;
v0000024553307d50_0 .net "read_address", 10 0, L_00000245533747b0;  1 drivers
v0000024553307850_0 .var "read_data", 7 0;
v0000024553308390_0 .net "read_enable", 0 0, L_0000024553374350;  alias, 1 drivers
v0000024553308e30_0 .net "write_address", 10 0, L_0000024553374670;  1 drivers
v0000024553307030_0 .net "write_data", 7 0, v00000245532d37f0_0;  1 drivers
v0000024553307170_0 .net "write_enable", 0 0, v00000245532d3ed0_0;  1 drivers
E_00000245532fb6b0 .event posedge, v0000024553308890_0;
S_0000024553190c00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 395, 5 395 0, S_000002455330e9b0;
 .timescale -9 -9;
v0000024553308d90_0 .var/2s "i", 31 0;
S_0000024553190d90 .scope module, "mem1" "memory_array" 5 114, 5 377 0, S_000002455330e820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 11 "write_address";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 1 "read_enable";
    .port_info 5 /INPUT 11 "read_address";
    .port_info 6 /OUTPUT 8 "read_data";
P_00000245530a8830 .param/str "INIT_FILE" 0 5 378, "tb_test1.txt";
P_00000245530a8868 .param/l "MEM_SIZE" 0 5 379, +C4<00000000000000000000000000101101>;
v00000245533077b0_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v0000024553307990 .array "memory", 44 0, 7 0;
v0000024553308610_0 .net "read_address", 10 0, L_0000024553374210;  1 drivers
v0000024553307fd0_0 .var "read_data", 7 0;
v0000024553308250_0 .net "read_enable", 0 0, L_0000024553374350;  alias, 1 drivers
v00000245533082f0_0 .net "write_address", 10 0, L_00000245533752f0;  1 drivers
v0000024553307e90_0 .net "write_data", 7 0, v00000245532d34d0_0;  1 drivers
v00000245533089d0_0 .net "write_enable", 0 0, v00000245532ef160_0;  1 drivers
S_000002455313c7c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 395, 5 395 0, S_0000024553190d90;
 .timescale -9 -9;
v0000024553307670_0 .var/2s "i", 31 0;
S_0000024553363e50 .scope module, "mem2" "memory_array" 5 127, 5 377 0, S_000002455330e820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 11 "write_address";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 1 "read_enable";
    .port_info 5 /INPUT 11 "read_address";
    .port_info 6 /OUTPUT 8 "read_data";
P_00000245530a8fb0 .param/str "INIT_FILE" 0 5 378, "tb_test2.txt";
P_00000245530a8fe8 .param/l "MEM_SIZE" 0 5 379, +C4<00000000000000000000000000101101>;
v00000245533084d0_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v0000024553308570 .array "memory", 44 0, 7 0;
v0000024553307210_0 .net "read_address", 10 0, L_00000245533742b0;  1 drivers
v0000024553308ed0_0 .var "read_data", 7 0;
v0000024553308a70_0 .net "read_enable", 0 0, L_0000024553374350;  alias, 1 drivers
v0000024553308c50_0 .net "write_address", 10 0, L_0000024553374990;  1 drivers
v00000245533075d0_0 .net "write_data", 7 0, v00000245532d3430_0;  1 drivers
v0000024553308b10_0 .net "write_enable", 0 0, v00000245532ee080_0;  1 drivers
S_0000024553363fe0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 395, 5 395 0, S_0000024553363e50;
 .timescale -9 -9;
v0000024553308430_0 .var/2s "i", 31 0;
S_00000245533634f0 .scope module, "mem3" "memory_array" 5 140, 5 377 0, S_000002455330e820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 11 "write_address";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 1 "read_enable";
    .port_info 5 /INPUT 11 "read_address";
    .port_info 6 /OUTPUT 8 "read_data";
P_00000245530a8130 .param/str "INIT_FILE" 0 5 378, "tb_test3.txt";
P_00000245530a8168 .param/l "MEM_SIZE" 0 5 379, +C4<00000000000000000000000000101101>;
v0000024553307710_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v00000245533070d0 .array "memory", 44 0, 7 0;
v00000245533086b0_0 .net "read_address", 10 0, L_00000245533748f0;  1 drivers
v00000245533072b0_0 .var "read_data", 7 0;
v0000024553307350_0 .net "read_enable", 0 0, L_0000024553374350;  alias, 1 drivers
v00000245533078f0_0 .net "write_address", 10 0, L_0000024553373270;  1 drivers
v0000024553308750_0 .net "write_data", 7 0, v00000245532d3bb0_0;  1 drivers
v00000245533087f0_0 .net "write_enable", 0 0, v00000245532ee260_0;  1 drivers
S_0000024553363680 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 395, 5 395 0, S_00000245533634f0;
 .timescale -9 -9;
v0000024553308bb0_0 .var/2s "i", 31 0;
S_00000245533631d0 .scope module, "rvMultiCycle" "rVMultiCycle" 4 17, 6 4 0, S_000002455330e210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "ReadData";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "WriteData";
    .port_info 6 /OUTPUT 3 "funct3";
v00000245533714d0_0 .net "ALUSrcA", 1 0, v0000024553364d20_0;  1 drivers
v00000245533730f0_0 .net "ALUSrcB", 1 0, v00000245533650e0_0;  1 drivers
v0000024553371250_0 .net "Adr", 31 0, L_00000245533759d0;  alias, 1 drivers
v0000024553371430_0 .net "ImmSrc", 2 0, v0000024553368fc0_0;  1 drivers
v0000024553371570_0 .net "Instr", 31 0, v000002455336ff90_0;  1 drivers
v0000024553371610_0 .net "MemWrite", 0 0, v0000024553364fa0_0;  alias, 1 drivers
v00000245533716b0_0 .net "ReadData", 31 0, v0000024553365a40_0;  alias, 1 drivers
v0000024553371750_0 .net "ResultSrc", 1 0, v00000245533688e0_0;  1 drivers
v0000024553371a70_0 .net "WriteData", 31 0, v000002455336bed0_0;  alias, 1 drivers
v0000024553371bb0_0 .net "Zero", 0 0, v000002455336b070_0;  1 drivers
v0000024553371cf0_0 .net "adrSrc", 0 0, v00000245533648c0_0;  1 drivers
v0000024553371d90_0 .net "alucontrol", 3 0, v00000245533657c0_0;  1 drivers
v0000024553376ab0_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v0000024553376d30_0 .net "cout", 0 0, v000002455336a530_0;  1 drivers
v0000024553376b50_0 .net "funct3", 2 0, L_0000024553376330;  alias, 1 drivers
v0000024553375cf0_0 .net "irwrite", 0 0, v00000245533652c0_0;  1 drivers
v0000024553375e30_0 .net "overflow", 0 0, v000002455336bc50_0;  1 drivers
v0000024553376dd0_0 .net "pcwrite", 0 0, L_00000245532dd3f0;  1 drivers
v0000024553375d90_0 .net "regwrite", 0 0, v00000245533687a0_0;  1 drivers
v0000024553375bb0_0 .net "reset", 0 0, v00000245533761f0_0;  alias, 1 drivers
v00000245533768d0_0 .net "sign", 0 0, v000002455336aad0_0;  1 drivers
L_0000024553376330 .part v000002455336ff90_0, 12, 3;
L_0000024553376790 .part v000002455336ff90_0, 0, 7;
L_0000024553376830 .part v000002455336ff90_0, 12, 3;
L_0000024553376970 .part v000002455336ff90_0, 30, 1;
S_0000024553363360 .scope module, "c" "controller" 6 24, 7 5 0, S_00000245533631d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 1 "funct7b5";
    .port_info 5 /INPUT 1 "zero";
    .port_info 6 /INPUT 1 "cout";
    .port_info 7 /INPUT 1 "overflow";
    .port_info 8 /INPUT 1 "sign";
    .port_info 9 /OUTPUT 3 "immsrc";
    .port_info 10 /OUTPUT 2 "alusrca";
    .port_info 11 /OUTPUT 2 "alusrcb";
    .port_info 12 /OUTPUT 2 "resultsrc";
    .port_info 13 /OUTPUT 1 "adrsrc";
    .port_info 14 /OUTPUT 4 "alucontrol";
    .port_info 15 /OUTPUT 1 "irwrite";
    .port_info 16 /OUTPUT 1 "pcwrite";
    .port_info 17 /OUTPUT 1 "regwrite";
    .port_info 18 /OUTPUT 1 "memwrite";
L_00000245532de5e0 .functor AND 1, v0000024553365c20_0, v000002455336b070_0, C4<1>, C4<1>;
L_00000245532dd540 .functor NOT 1, v000002455336b070_0, C4<0>, C4<0>, C4<0>;
L_00000245532de3b0 .functor AND 1, v0000024553364780_0, L_00000245532dd540, C4<1>, C4<1>;
L_00000245532de8f0 .functor OR 1, L_00000245532de5e0, L_00000245532de3b0, C4<0>, C4<0>;
L_00000245532ddf50 .functor XOR 1, v000002455336aad0_0, v000002455336bc50_0, C4<0>, C4<0>;
L_00000245532dd380 .functor AND 1, v0000024553364500_0, L_00000245532ddf50, C4<1>, C4<1>;
L_00000245532dedc0 .functor OR 1, L_00000245532de8f0, L_00000245532dd380, C4<0>, C4<0>;
L_00000245532de880 .functor XNOR 1, v000002455336aad0_0, v000002455336bc50_0, C4<0>, C4<0>;
L_00000245532de9d0 .functor AND 1, v0000024553365860_0, L_00000245532de880, C4<1>, C4<1>;
L_00000245532ddfc0 .functor OR 1, L_00000245532dedc0, L_00000245532de9d0, C4<0>, C4<0>;
L_00000245532dee30 .functor NOT 1, v000002455336a530_0, C4<0>, C4<0>, C4<0>;
L_00000245532de960 .functor AND 1, v0000024553364be0_0, L_00000245532dee30, C4<1>, C4<1>;
L_00000245532dda10 .functor OR 1, L_00000245532ddfc0, L_00000245532de960, C4<0>, C4<0>;
L_00000245532de420 .functor AND 1, v0000024553364dc0_0, v000002455336a530_0, C4<1>, C4<1>;
L_00000245532dea40 .functor OR 1, L_00000245532dda10, L_00000245532de420, C4<0>, C4<0>;
L_00000245532dd3f0 .functor OR 1, L_00000245532dea40, v0000024553369f60_0, C4<0>, C4<0>;
v0000024553369c40_0 .net *"_ivl_10", 0 0, L_00000245532ddf50;  1 drivers
v0000024553368700_0 .net *"_ivl_12", 0 0, L_00000245532dd380;  1 drivers
v0000024553369ba0_0 .net *"_ivl_14", 0 0, L_00000245532dedc0;  1 drivers
v0000024553368980_0 .net *"_ivl_16", 0 0, L_00000245532de880;  1 drivers
v0000024553369a60_0 .net *"_ivl_18", 0 0, L_00000245532de9d0;  1 drivers
v000002455336a000_0 .net *"_ivl_2", 0 0, L_00000245532de5e0;  1 drivers
v0000024553369b00_0 .net *"_ivl_20", 0 0, L_00000245532ddfc0;  1 drivers
v0000024553369600_0 .net *"_ivl_22", 0 0, L_00000245532dee30;  1 drivers
v0000024553368200_0 .net *"_ivl_24", 0 0, L_00000245532de960;  1 drivers
v0000024553369ce0_0 .net *"_ivl_26", 0 0, L_00000245532dda10;  1 drivers
v0000024553368840_0 .net *"_ivl_28", 0 0, L_00000245532de420;  1 drivers
v0000024553369d80_0 .net *"_ivl_30", 0 0, L_00000245532dea40;  1 drivers
v0000024553368a20_0 .net *"_ivl_4", 0 0, L_00000245532dd540;  1 drivers
v0000024553369740_0 .net *"_ivl_6", 0 0, L_00000245532de3b0;  1 drivers
v0000024553369e20_0 .net *"_ivl_8", 0 0, L_00000245532de8f0;  1 drivers
v00000245533696a0_0 .net "adrsrc", 0 0, v00000245533648c0_0;  alias, 1 drivers
v00000245533692e0_0 .net "alucontrol", 3 0, v00000245533657c0_0;  alias, 1 drivers
v000002455336a0a0_0 .net "aluop", 1 0, v0000024553364c80_0;  1 drivers
v00000245533691a0_0 .net "alusrca", 1 0, v0000024553364d20_0;  alias, 1 drivers
v00000245533682a0_0 .net "alusrcb", 1 0, v00000245533650e0_0;  alias, 1 drivers
v0000024553368520_0 .net "beq", 0 0, v0000024553365c20_0;  1 drivers
v0000024553369100_0 .net "bge", 0 0, v0000024553365860_0;  1 drivers
v0000024553369240_0 .net "bgeu", 0 0, v0000024553364dc0_0;  1 drivers
v00000245533697e0_0 .net "blt", 0 0, v0000024553364500_0;  1 drivers
v0000024553368e80_0 .net "bltu", 0 0, v0000024553364be0_0;  1 drivers
v0000024553368ca0_0 .net "bne", 0 0, v0000024553364780_0;  1 drivers
v0000024553368de0_0 .net "branch", 0 0, v0000024553364960_0;  1 drivers
v0000024553368f20_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v00000245533694c0_0 .net "cout", 0 0, v000002455336a530_0;  alias, 1 drivers
v0000024553369880_0 .net "funct3", 2 0, L_0000024553376830;  1 drivers
v0000024553369380_0 .net "funct7b5", 0 0, L_0000024553376970;  1 drivers
v0000024553368fc0_0 .var "immsrc", 2 0;
v0000024553368340_0 .net "irwrite", 0 0, v00000245533652c0_0;  alias, 1 drivers
v0000024553369920_0 .net "memwrite", 0 0, v0000024553364fa0_0;  alias, 1 drivers
v00000245533685c0_0 .net "op", 6 0, L_0000024553376790;  1 drivers
v00000245533699c0_0 .net "overflow", 0 0, v000002455336bc50_0;  alias, 1 drivers
v0000024553369060_0 .net "pcupdate", 0 0, v0000024553369f60_0;  1 drivers
v00000245533683e0_0 .net "pcwrite", 0 0, L_00000245532dd3f0;  alias, 1 drivers
v0000024553368480_0 .net "regwrite", 0 0, v00000245533687a0_0;  alias, 1 drivers
v0000024553368660_0 .net "reset", 0 0, v00000245533761f0_0;  alias, 1 drivers
v0000024553369560_0 .net "resultsrc", 1 0, v00000245533688e0_0;  alias, 1 drivers
v0000024553369420_0 .net "sign", 0 0, v000002455336aad0_0;  alias, 1 drivers
v000002455336b570_0 .net "zero", 0 0, v000002455336b070_0;  alias, 1 drivers
E_00000245532fb630 .event anyedge, v0000024553368d40_0;
L_00000245533766f0 .part L_0000024553376790, 5, 1;
S_0000024553363810 .scope module, "AluDecoder" "aluDec" 7 42, 8 1 0, S_0000024553363360;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 1 "op5";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /OUTPUT 4 "alucontrol";
v00000245533657c0_0 .var "alucontrol", 3 0;
v0000024553364640_0 .net "aluop", 1 0, v0000024553364c80_0;  alias, 1 drivers
v0000024553365900_0 .net "funct3", 2 0, L_0000024553376830;  alias, 1 drivers
v0000024553365ea0_0 .net "funct7b5", 0 0, L_0000024553376970;  alias, 1 drivers
v00000245533646e0_0 .net "op5", 0 0, L_00000245533766f0;  1 drivers
E_00000245532fbbb0 .event anyedge, v0000024553364640_0, v0000024553365900_0, v00000245533646e0_0, v0000024553365ea0_0;
S_00000245533639a0 .scope module, "BranchDecoder" "branchDec" 7 51, 9 4 0, S_0000024553363360;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "beq";
    .port_info 3 /OUTPUT 1 "bne";
    .port_info 4 /OUTPUT 1 "blt";
    .port_info 5 /OUTPUT 1 "bge";
    .port_info 6 /OUTPUT 1 "bltu";
    .port_info 7 /OUTPUT 1 "bgeu";
v0000024553365c20_0 .var "beq", 0 0;
v0000024553365860_0 .var "bge", 0 0;
v0000024553364dc0_0 .var "bgeu", 0 0;
v0000024553364500_0 .var "blt", 0 0;
v0000024553364be0_0 .var "bltu", 0 0;
v0000024553364780_0 .var "bne", 0 0;
v0000024553364aa0_0 .net "branch", 0 0, v0000024553364960_0;  alias, 1 drivers
v0000024553364820_0 .net "funct3", 2 0, L_0000024553376830;  alias, 1 drivers
E_00000245532fb830 .event anyedge, v0000024553364aa0_0, v0000024553365900_0;
S_0000024553363b30 .scope module, "MainFSM" "fsm" 7 25, 10 1 0, S_0000024553363360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "pcupdate";
    .port_info 5 /OUTPUT 1 "regwrite";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 1 "irwrite";
    .port_info 8 /OUTPUT 2 "resultsrc";
    .port_info 9 /OUTPUT 2 "alusrcb";
    .port_info 10 /OUTPUT 2 "alusrca";
    .port_info 11 /OUTPUT 1 "adrsrc";
    .port_info 12 /OUTPUT 2 "aluop";
P_0000024553128bc0 .param/l "S0" 1 10 11, C4<0000>;
P_0000024553128bf8 .param/l "S1" 1 10 12, C4<0001>;
P_0000024553128c30 .param/l "S10" 1 10 21, C4<1010>;
P_0000024553128c68 .param/l "S11" 1 10 22, C4<1011>;
P_0000024553128ca0 .param/l "S12" 1 10 23, C4<1100>;
P_0000024553128cd8 .param/l "S13" 1 10 24, C4<1101>;
P_0000024553128d10 .param/l "S14" 1 10 25, C4<1110>;
P_0000024553128d48 .param/l "S2" 1 10 13, C4<0010>;
P_0000024553128d80 .param/l "S3" 1 10 14, C4<0011>;
P_0000024553128db8 .param/l "S4" 1 10 15, C4<0100>;
P_0000024553128df0 .param/l "S5" 1 10 16, C4<0101>;
P_0000024553128e28 .param/l "S6" 1 10 17, C4<0110>;
P_0000024553128e60 .param/l "S7" 1 10 18, C4<0111>;
P_0000024553128e98 .param/l "S8" 1 10 19, C4<1000>;
P_0000024553128ed0 .param/l "S9" 1 10 20, C4<1001>;
v00000245533648c0_0 .var "adrsrc", 0 0;
v0000024553364c80_0 .var "aluop", 1 0;
v0000024553364d20_0 .var "alusrca", 1 0;
v00000245533650e0_0 .var "alusrcb", 1 0;
v0000024553364960_0 .var "branch", 0 0;
v0000024553364f00_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v00000245533652c0_0 .var "irwrite", 0 0;
v0000024553364fa0_0 .var "memwrite", 0 0;
v0000024553369ec0_0 .var "nextstate", 3 0;
v0000024553368d40_0 .net "op", 6 0, L_0000024553376790;  alias, 1 drivers
v0000024553368c00_0 .net "op5", 0 0, L_0000024553376650;  1 drivers
v0000024553369f60_0 .var "pcupdate", 0 0;
v00000245533687a0_0 .var "regwrite", 0 0;
v0000024553368ac0_0 .net "reset", 0 0, v00000245533761f0_0;  alias, 1 drivers
v00000245533688e0_0 .var "resultsrc", 1 0;
v0000024553368b60_0 .var "state", 3 0;
E_00000245532fb570 .event anyedge, v0000024553368b60_0;
E_00000245532fb4b0 .event anyedge, v0000024553368b60_0, v0000024553368d40_0, v0000024553368c00_0;
E_00000245532fb7b0 .event posedge, v0000024553368ac0_0, v0000024553308890_0;
L_0000024553376650 .part L_0000024553376790, 5, 1;
S_0000024553363cc0 .scope module, "dp" "dataPath" 6 46, 11 10 0, S_00000245533631d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /INPUT 2 "ResultSrc";
    .port_info 4 /INPUT 1 "IRWrite";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ALUSrcA";
    .port_info 7 /INPUT 2 "ALUSrcB";
    .port_info 8 /INPUT 1 "AdrSrc";
    .port_info 9 /INPUT 1 "PCWrite";
    .port_info 10 /INPUT 3 "ImmSrc";
    .port_info 11 /INPUT 32 "ReadData";
    .port_info 12 /INPUT 1 "memwrite";
    .port_info 13 /OUTPUT 1 "Zero";
    .port_info 14 /OUTPUT 1 "cout";
    .port_info 15 /OUTPUT 1 "overflow";
    .port_info 16 /OUTPUT 1 "sign";
    .port_info 17 /OUTPUT 32 "Adr";
    .port_info 18 /OUTPUT 32 "WriteData";
    .port_info 19 /OUTPUT 32 "instr";
v0000024553372010_0 .net "A", 31 0, v000002455336ba70_0;  1 drivers
v0000024553372330_0 .net "ALUControl", 3 0, v00000245533657c0_0;  alias, 1 drivers
v00000245533726f0_0 .net "ALUOut", 31 0, v000002455336adf0_0;  1 drivers
v0000024553372b50_0 .net "ALUResult", 31 0, v000002455336c010_0;  1 drivers
v0000024553372830_0 .net "ALUSrcA", 1 0, v0000024553364d20_0;  alias, 1 drivers
v00000245533720b0_0 .net "ALUSrcB", 1 0, v00000245533650e0_0;  alias, 1 drivers
v0000024553372510_0 .net "Adr", 31 0, L_00000245533759d0;  alias, 1 drivers
v00000245533712f0_0 .net "AdrSrc", 0 0, v00000245533648c0_0;  alias, 1 drivers
v0000024553372ab0_0 .net "Data", 31 0, v000002455336ab70_0;  1 drivers
v0000024553372290_0 .net "IRWrite", 0 0, v00000245533652c0_0;  alias, 1 drivers
v0000024553372790_0 .net "ImmExt", 31 0, v000002455336f590_0;  1 drivers
v0000024553371390_0 .net "ImmSrc", 2 0, v0000024553368fc0_0;  alias, 1 drivers
v0000024553372dd0_0 .net "OldPC", 31 0, v000002455336e230_0;  1 drivers
v00000245533717f0_0 .net "PC", 31 0, v000002455336e690_0;  1 drivers
v0000024553372650_0 .net "PCWrite", 0 0, L_00000245532dd3f0;  alias, 1 drivers
v0000024553371e30_0 .net "RD1", 31 0, L_00000245532de030;  1 drivers
v0000024553372f10_0 .net "RD2", 31 0, L_00000245532de180;  1 drivers
v0000024553372150_0 .net "ReadData", 31 0, v0000024553365a40_0;  alias, 1 drivers
v00000245533721f0_0 .net "RegWrite", 0 0, v00000245533687a0_0;  alias, 1 drivers
v00000245533725b0_0 .net "Result", 31 0, v000002455336f090_0;  1 drivers
v00000245533723d0_0 .net "ResultSrc", 1 0, v00000245533688e0_0;  alias, 1 drivers
v0000024553372d30_0 .net "SrcA", 31 0, v000002455336ecd0_0;  1 drivers
v0000024553371ed0_0 .net "SrcB", 31 0, v0000024553371c50_0;  1 drivers
v0000024553372470_0 .net "WriteData", 31 0, v000002455336bed0_0;  alias, 1 drivers
v00000245533728d0_0 .net "Zero", 0 0, v000002455336b070_0;  alias, 1 drivers
v0000024553371b10_0 .var "aligned_address", 31 0;
v0000024553371890_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v0000024553372970_0 .net "cout", 0 0, v000002455336a530_0;  alias, 1 drivers
v0000024553372a10_0 .net "funct3", 2 0, L_0000024553376a10;  1 drivers
v0000024553371930_0 .net "instr", 31 0, v000002455336ff90_0;  alias, 1 drivers
v0000024553371f70_0 .net "memwrite", 0 0, v0000024553364fa0_0;  alias, 1 drivers
v0000024553372e70_0 .net "overflow", 0 0, v000002455336bc50_0;  alias, 1 drivers
v0000024553372fb0_0 .net "reset", 0 0, v00000245533761f0_0;  alias, 1 drivers
v0000024553373050_0 .net "sign", 0 0, v000002455336aad0_0;  alias, 1 drivers
E_00000245532faeb0 .event anyedge, v0000024553372a10_0, v000002455336adf0_0;
L_0000024553376a10 .part v000002455336ff90_0, 12, 3;
L_00000245533770f0 .part v000002455336ff90_0, 15, 5;
L_0000024553375a70 .part v000002455336ff90_0, 20, 5;
L_0000024553375b10 .part v000002455336ff90_0, 7, 5;
L_0000024553375930 .part v000002455336ff90_0, 7, 25;
S_000002455336d670 .scope module, "AReg" "flopr" 11 62, 12 3 0, S_0000024553363cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000245532fb8b0 .param/l "WIDTH" 0 12 3, +C4<00000000000000000000000000100000>;
v000002455336afd0_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v000002455336b110_0 .net "d", 31 0, L_00000245532de030;  alias, 1 drivers
v000002455336ba70_0 .var "q", 31 0;
v000002455336b250_0 .net "reset", 0 0, v00000245533761f0_0;  alias, 1 drivers
S_000002455336dcb0 .scope module, "BReg" "flopr" 11 63, 12 3 0, S_0000024553363cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000245532fb130 .param/l "WIDTH" 0 12 3, +C4<00000000000000000000000000100000>;
v000002455336b430_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v000002455336b1b0_0 .net "d", 31 0, L_00000245532de180;  alias, 1 drivers
v000002455336bed0_0 .var "q", 31 0;
v000002455336b390_0 .net "reset", 0 0, v00000245533761f0_0;  alias, 1 drivers
S_000002455336cea0 .scope module, "adrMux" "mux2" 11 108, 13 1 0, S_0000024553363cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_00000245532fbab0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v000002455336a850_0 .net "a", 31 0, v000002455336e690_0;  alias, 1 drivers
v000002455336b610_0 .net "b", 31 0, v0000024553371b10_0;  1 drivers
v000002455336b6b0_0 .net "out", 31 0, L_00000245533759d0;  alias, 1 drivers
v000002455336bf70_0 .net "sel", 0 0, v00000245533648c0_0;  alias, 1 drivers
L_00000245533759d0 .functor MUXZ 32, v000002455336e690_0, v0000024553371b10_0, v00000245533648c0_0, C4<>;
S_000002455336d350 .scope module, "alu" "alu" 11 83, 14 1 0, S_0000024553363cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "src1";
    .port_info 1 /INPUT 32 "src2";
    .port_info 2 /INPUT 4 "aluc";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "sign";
v000002455336b4d0_0 .net "aluc", 3 0, v00000245533657c0_0;  alias, 1 drivers
v000002455336a530_0 .var "cout", 0 0;
v000002455336c010_0 .var "out", 31 0;
v000002455336bc50_0 .var "overflow", 0 0;
v000002455336b750_0 .net "shamt", 4 0, L_0000024553374cb0;  1 drivers
v000002455336aad0_0 .var "sign", 0 0;
v000002455336a670_0 .net "src1", 31 0, v000002455336ecd0_0;  alias, 1 drivers
v000002455336a710_0 .net "src2", 31 0, v0000024553371c50_0;  alias, 1 drivers
v000002455336be30_0 .var "tmp", 32 0;
v000002455336b070_0 .var "zero", 0 0;
E_00000245532fb770/0 .event anyedge, v00000245533657c0_0, v000002455336a670_0, v000002455336a710_0, v000002455336be30_0;
E_00000245532fb770/1 .event anyedge, v000002455336c010_0, v000002455336b750_0;
E_00000245532fb770 .event/or E_00000245532fb770/0, E_00000245532fb770/1;
L_0000024553374cb0 .part v0000024553371c50_0, 0, 5;
S_000002455336d1c0 .scope module, "aluReg" "flopr" 11 95, 12 3 0, S_0000024553363cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000245532fb870 .param/l "WIDTH" 0 12 3, +C4<00000000000000000000000000100000>;
v000002455336a8f0_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v000002455336bcf0_0 .net "d", 31 0, v000002455336c010_0;  alias, 1 drivers
v000002455336adf0_0 .var "q", 31 0;
v000002455336b7f0_0 .net "reset", 0 0, v00000245533761f0_0;  alias, 1 drivers
S_000002455336d030 .scope module, "dataReg" "flopr" 11 118, 12 3 0, S_0000024553363cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000245532fb8f0 .param/l "WIDTH" 0 12 3, +C4<00000000000000000000000000100000>;
v000002455336b890_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v000002455336b2f0_0 .net "d", 31 0, v0000024553365a40_0;  alias, 1 drivers
v000002455336ab70_0 .var "q", 31 0;
v000002455336b9d0_0 .net "reset", 0 0, v00000245533761f0_0;  alias, 1 drivers
S_000002455336c220 .scope module, "ext" "extend" 11 55, 15 1 0, S_0000024553363cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "ImmSrc";
    .port_info 2 /OUTPUT 32 "imm_out";
v000002455336b930_0 .net "ImmSrc", 2 0, v0000024553368fc0_0;  alias, 1 drivers
v000002455336bb10_0 .net *"_ivl_1", 0 0, L_00000245533734f0;  1 drivers
v000002455336bbb0_0 .net *"_ivl_10", 19 0, L_0000024553373950;  1 drivers
v000002455336c0b0_0 .net *"_ivl_13", 6 0, L_0000024553373f90;  1 drivers
v000002455336a210_0 .net *"_ivl_15", 4 0, L_0000024553375890;  1 drivers
v000002455336a2b0_0 .net *"_ivl_19", 0 0, L_0000024553374170;  1 drivers
v000002455336a3f0_0 .net *"_ivl_2", 19 0, L_0000024553374710;  1 drivers
v000002455336a350_0 .net *"_ivl_20", 18 0, L_00000245533756b0;  1 drivers
v000002455336a490_0 .net *"_ivl_23", 0 0, L_0000024553375570;  1 drivers
v000002455336a5d0_0 .net *"_ivl_25", 0 0, L_0000024553374a30;  1 drivers
v000002455336a7b0_0 .net *"_ivl_27", 5 0, L_00000245533733b0;  1 drivers
v000002455336ac10_0 .net *"_ivl_29", 3 0, L_0000024553375750;  1 drivers
L_0000024553377228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002455336a990_0 .net/2u *"_ivl_30", 0 0, L_0000024553377228;  1 drivers
v000002455336aa30_0 .net *"_ivl_35", 19 0, L_0000024553373450;  1 drivers
L_0000024553377270 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002455336acb0_0 .net/2u *"_ivl_36", 11 0, L_0000024553377270;  1 drivers
v000002455336ad50_0 .net *"_ivl_41", 0 0, L_0000024553374850;  1 drivers
v000002455336ae90_0 .net *"_ivl_42", 10 0, L_0000024553374d50;  1 drivers
v000002455336af30_0 .net *"_ivl_45", 0 0, L_0000024553374e90;  1 drivers
v0000024553364a00_0 .net *"_ivl_47", 7 0, L_0000024553374530;  1 drivers
v000002455336f310_0 .net *"_ivl_49", 0 0, L_0000024553374ad0;  1 drivers
v000002455336f630_0 .net *"_ivl_5", 11 0, L_00000245533745d0;  1 drivers
v000002455336f1d0_0 .net *"_ivl_51", 9 0, L_0000024553373590;  1 drivers
L_00000245533772b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002455336f6d0_0 .net/2u *"_ivl_52", 0 0, L_00000245533772b8;  1 drivers
v000002455336f3b0_0 .net *"_ivl_9", 0 0, L_00000245533743f0;  1 drivers
v000002455336f450_0 .net "imm_b", 31 0, L_0000024553374030;  1 drivers
v000002455336f4f0_0 .net "imm_i", 31 0, L_0000024553375610;  1 drivers
v000002455336fef0_0 .net "imm_j", 31 0, L_00000245533757f0;  1 drivers
v000002455336f590_0 .var "imm_out", 31 0;
v000002455336f770_0 .net "imm_s", 31 0, L_0000024553373b30;  1 drivers
v000002455336fb30_0 .net "imm_u", 31 0, L_0000024553374490;  1 drivers
v000002455336fc70_0 .net "instr", 31 7, L_0000024553375930;  1 drivers
E_00000245532fb4f0/0 .event anyedge, v0000024553368fc0_0, v000002455336f4f0_0, v000002455336f770_0, v000002455336f450_0;
E_00000245532fb4f0/1 .event anyedge, v000002455336fb30_0, v000002455336fef0_0;
E_00000245532fb4f0 .event/or E_00000245532fb4f0/0, E_00000245532fb4f0/1;
L_00000245533734f0 .part L_0000024553375930, 24, 1;
LS_0000024553374710_0_0 .concat [ 1 1 1 1], L_00000245533734f0, L_00000245533734f0, L_00000245533734f0, L_00000245533734f0;
LS_0000024553374710_0_4 .concat [ 1 1 1 1], L_00000245533734f0, L_00000245533734f0, L_00000245533734f0, L_00000245533734f0;
LS_0000024553374710_0_8 .concat [ 1 1 1 1], L_00000245533734f0, L_00000245533734f0, L_00000245533734f0, L_00000245533734f0;
LS_0000024553374710_0_12 .concat [ 1 1 1 1], L_00000245533734f0, L_00000245533734f0, L_00000245533734f0, L_00000245533734f0;
LS_0000024553374710_0_16 .concat [ 1 1 1 1], L_00000245533734f0, L_00000245533734f0, L_00000245533734f0, L_00000245533734f0;
LS_0000024553374710_1_0 .concat [ 4 4 4 4], LS_0000024553374710_0_0, LS_0000024553374710_0_4, LS_0000024553374710_0_8, LS_0000024553374710_0_12;
LS_0000024553374710_1_4 .concat [ 4 0 0 0], LS_0000024553374710_0_16;
L_0000024553374710 .concat [ 16 4 0 0], LS_0000024553374710_1_0, LS_0000024553374710_1_4;
L_00000245533745d0 .part L_0000024553375930, 13, 12;
L_0000024553375610 .concat [ 12 20 0 0], L_00000245533745d0, L_0000024553374710;
L_00000245533743f0 .part L_0000024553375930, 24, 1;
LS_0000024553373950_0_0 .concat [ 1 1 1 1], L_00000245533743f0, L_00000245533743f0, L_00000245533743f0, L_00000245533743f0;
LS_0000024553373950_0_4 .concat [ 1 1 1 1], L_00000245533743f0, L_00000245533743f0, L_00000245533743f0, L_00000245533743f0;
LS_0000024553373950_0_8 .concat [ 1 1 1 1], L_00000245533743f0, L_00000245533743f0, L_00000245533743f0, L_00000245533743f0;
LS_0000024553373950_0_12 .concat [ 1 1 1 1], L_00000245533743f0, L_00000245533743f0, L_00000245533743f0, L_00000245533743f0;
LS_0000024553373950_0_16 .concat [ 1 1 1 1], L_00000245533743f0, L_00000245533743f0, L_00000245533743f0, L_00000245533743f0;
LS_0000024553373950_1_0 .concat [ 4 4 4 4], LS_0000024553373950_0_0, LS_0000024553373950_0_4, LS_0000024553373950_0_8, LS_0000024553373950_0_12;
LS_0000024553373950_1_4 .concat [ 4 0 0 0], LS_0000024553373950_0_16;
L_0000024553373950 .concat [ 16 4 0 0], LS_0000024553373950_1_0, LS_0000024553373950_1_4;
L_0000024553373f90 .part L_0000024553375930, 18, 7;
L_0000024553375890 .part L_0000024553375930, 0, 5;
L_0000024553373b30 .concat [ 5 7 20 0], L_0000024553375890, L_0000024553373f90, L_0000024553373950;
L_0000024553374170 .part L_0000024553375930, 24, 1;
LS_00000245533756b0_0_0 .concat [ 1 1 1 1], L_0000024553374170, L_0000024553374170, L_0000024553374170, L_0000024553374170;
LS_00000245533756b0_0_4 .concat [ 1 1 1 1], L_0000024553374170, L_0000024553374170, L_0000024553374170, L_0000024553374170;
LS_00000245533756b0_0_8 .concat [ 1 1 1 1], L_0000024553374170, L_0000024553374170, L_0000024553374170, L_0000024553374170;
LS_00000245533756b0_0_12 .concat [ 1 1 1 1], L_0000024553374170, L_0000024553374170, L_0000024553374170, L_0000024553374170;
LS_00000245533756b0_0_16 .concat [ 1 1 1 0], L_0000024553374170, L_0000024553374170, L_0000024553374170;
LS_00000245533756b0_1_0 .concat [ 4 4 4 4], LS_00000245533756b0_0_0, LS_00000245533756b0_0_4, LS_00000245533756b0_0_8, LS_00000245533756b0_0_12;
LS_00000245533756b0_1_4 .concat [ 3 0 0 0], LS_00000245533756b0_0_16;
L_00000245533756b0 .concat [ 16 3 0 0], LS_00000245533756b0_1_0, LS_00000245533756b0_1_4;
L_0000024553375570 .part L_0000024553375930, 24, 1;
L_0000024553374a30 .part L_0000024553375930, 0, 1;
L_00000245533733b0 .part L_0000024553375930, 18, 6;
L_0000024553375750 .part L_0000024553375930, 1, 4;
LS_0000024553374030_0_0 .concat [ 1 4 6 1], L_0000024553377228, L_0000024553375750, L_00000245533733b0, L_0000024553374a30;
LS_0000024553374030_0_4 .concat [ 1 19 0 0], L_0000024553375570, L_00000245533756b0;
L_0000024553374030 .concat [ 12 20 0 0], LS_0000024553374030_0_0, LS_0000024553374030_0_4;
L_0000024553373450 .part L_0000024553375930, 5, 20;
L_0000024553374490 .concat [ 12 20 0 0], L_0000024553377270, L_0000024553373450;
L_0000024553374850 .part L_0000024553375930, 24, 1;
LS_0000024553374d50_0_0 .concat [ 1 1 1 1], L_0000024553374850, L_0000024553374850, L_0000024553374850, L_0000024553374850;
LS_0000024553374d50_0_4 .concat [ 1 1 1 1], L_0000024553374850, L_0000024553374850, L_0000024553374850, L_0000024553374850;
LS_0000024553374d50_0_8 .concat [ 1 1 1 0], L_0000024553374850, L_0000024553374850, L_0000024553374850;
L_0000024553374d50 .concat [ 4 4 3 0], LS_0000024553374d50_0_0, LS_0000024553374d50_0_4, LS_0000024553374d50_0_8;
L_0000024553374e90 .part L_0000024553375930, 24, 1;
L_0000024553374530 .part L_0000024553375930, 5, 8;
L_0000024553374ad0 .part L_0000024553375930, 13, 1;
L_0000024553373590 .part L_0000024553375930, 14, 10;
LS_00000245533757f0_0_0 .concat [ 1 10 1 8], L_00000245533772b8, L_0000024553373590, L_0000024553374ad0, L_0000024553374530;
LS_00000245533757f0_0_4 .concat [ 1 11 0 0], L_0000024553374e90, L_0000024553374d50;
L_00000245533757f0 .concat [ 20 12 0 0], LS_00000245533757f0_0_0, LS_00000245533757f0_0_4;
S_000002455336d4e0 .scope module, "instrReg" "flopenr" 11 117, 16 3 0, S_0000024553363cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_00000245532fbbf0 .param/l "WIDTH" 0 16 3, +C4<00000000000000000000000000100000>;
v000002455336e410_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v000002455336fbd0_0 .net "d", 31 0, v0000024553365a40_0;  alias, 1 drivers
v000002455336fd10_0 .net "en", 0 0, v00000245533652c0_0;  alias, 1 drivers
v000002455336ff90_0 .var "q", 31 0;
v000002455336e9b0_0 .net "reset", 0 0, v00000245533761f0_0;  alias, 1 drivers
S_000002455336d800 .scope module, "oldPcReg" "flopenr" 11 116, 16 3 0, S_0000024553363cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_00000245532fbc30 .param/l "WIDTH" 0 16 3, +C4<00000000000000000000000000100000>;
v000002455336e730_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v000002455336fa90_0 .net "d", 31 0, v000002455336e690_0;  alias, 1 drivers
v000002455336e4b0_0 .net "en", 0 0, v00000245533652c0_0;  alias, 1 drivers
v000002455336e230_0 .var "q", 31 0;
v000002455336e2d0_0 .net "reset", 0 0, v00000245533761f0_0;  alias, 1 drivers
S_000002455336d990 .scope module, "pcFlop" "flopenr" 11 40, 16 3 0, S_0000024553363cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_00000245532fb930 .param/l "WIDTH" 0 16 3, +C4<00000000000000000000000000100000>;
v000002455336e550_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v000002455336f810_0 .net "d", 31 0, v000002455336f090_0;  alias, 1 drivers
v000002455336e5f0_0 .net "en", 0 0, L_00000245532dd3f0;  alias, 1 drivers
v000002455336e690_0 .var "q", 31 0;
v000002455336e7d0_0 .net "reset", 0 0, v00000245533761f0_0;  alias, 1 drivers
S_000002455336c3b0 .scope module, "resultMux" "mux4" 11 98, 17 6 0, S_0000024553363cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000245532fba30 .param/l "WIDTH" 0 17 6, +C4<00000000000000000000000000100000>;
v000002455336f950_0 .net "in0", 31 0, v000002455336adf0_0;  alias, 1 drivers
v00000245533700d0_0 .net "in1", 31 0, v000002455336ab70_0;  alias, 1 drivers
v000002455336eff0_0 .net "in2", 31 0, v000002455336f590_0;  alias, 1 drivers
L_0000024553377348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002455336e370_0 .net "in3", 31 0, L_0000024553377348;  1 drivers
v000002455336f090_0 .var "out", 31 0;
v000002455336e870_0 .net "sel", 1 0, v00000245533688e0_0;  alias, 1 drivers
E_00000245532fbc70/0 .event anyedge, v00000245533688e0_0, v000002455336adf0_0, v000002455336ab70_0, v000002455336f590_0;
E_00000245532fbc70/1 .event anyedge, v000002455336e370_0;
E_00000245532fbc70 .event/or E_00000245532fbc70/0, E_00000245532fbc70/1;
S_000002455336db20 .scope module, "rf" "register_file" 11 43, 18 1 0, S_0000024553363cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_00000245532de030 .functor BUFZ 32, v000002455336fdb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000245532de180 .functor BUFZ 32, v000002455336e910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002455336ea50_0 .net "clk", 0 0, v0000024553376e70_0;  alias, 1 drivers
v000002455336eaf0_0 .net "rd", 4 0, L_0000024553375b10;  1 drivers
v000002455336f130_0 .net "rd1", 31 0, L_00000245532de030;  alias, 1 drivers
v000002455336fdb0_0 .var "rd1_reg", 31 0;
v000002455336ee10_0 .net "rd2", 31 0, L_00000245532de180;  alias, 1 drivers
v000002455336e910_0 .var "rd2_reg", 31 0;
v000002455336f270 .array "rf", 0 31, 31 0;
v000002455336ed70_0 .net "rs1", 4 0, L_00000245533770f0;  1 drivers
v0000024553370030_0 .net "rs2", 4 0, L_0000024553375a70;  1 drivers
v000002455336eb90_0 .net "wd", 31 0, v000002455336f090_0;  alias, 1 drivers
v000002455336f8b0_0 .net "we", 0 0, v00000245533687a0_0;  alias, 1 drivers
S_000002455336de40 .scope module, "srcAmux" "mux3" 11 66, 19 6 0, S_0000024553363cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_00000245532fbcf0 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000100000>;
v000002455336f9f0_0 .net "in0", 31 0, v000002455336e690_0;  alias, 1 drivers
v000002455336fe50_0 .net "in1", 31 0, v000002455336e230_0;  alias, 1 drivers
v000002455336ec30_0 .net "in2", 31 0, v000002455336ba70_0;  alias, 1 drivers
v000002455336ecd0_0 .var "out", 31 0;
v000002455336eeb0_0 .net "sel", 1 0, v0000024553364d20_0;  alias, 1 drivers
E_00000245532fb170 .event anyedge, v0000024553364d20_0, v000002455336a850_0, v000002455336e230_0, v000002455336ba70_0;
S_000002455336cd10 .scope module, "srcBmux" "mux3" 11 74, 19 6 0, S_0000024553363cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_00000245532fbdf0 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000100000>;
v000002455336ef50_0 .net "in0", 31 0, v000002455336bed0_0;  alias, 1 drivers
v0000024553372bf0_0 .net "in1", 31 0, v000002455336f590_0;  alias, 1 drivers
L_0000024553377300 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000245533719d0_0 .net "in2", 31 0, L_0000024553377300;  1 drivers
v0000024553371c50_0 .var "out", 31 0;
v0000024553372c90_0 .net "sel", 1 0, v00000245533650e0_0;  alias, 1 drivers
E_00000245532faef0 .event anyedge, v00000245533650e0_0, v0000024553364320_0, v000002455336f590_0, v00000245533719d0_0;
    .scope S_0000024553363b30;
T_0 ;
    %wait E_00000245532fb7b0;
    %load/vec4 v0000024553368ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024553368b60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024553369ec0_0;
    %assign/vec4 v0000024553368b60_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024553363b30;
T_1 ;
Ewait_0 .event/or E_00000245532fb4b0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %load/vec4 v0000024553368b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.1 ;
    %load/vec4 v0000024553368d40_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.27;
T_1.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.27;
T_1.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.27;
T_1.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.27;
T_1.20 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.27;
T_1.21 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.27;
T_1.22 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.27;
T_1.23 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.27;
T_1.24 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.27;
T_1.25 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %jmp T_1.16;
T_1.2 ;
    %load/vec4 v0000024553368c00_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.28, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_1.29, 8;
T_1.28 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_1.29, 8;
 ; End of false expr.
    %blend;
T_1.29;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000024553369ec0_0, 0, 4;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024553363b30;
T_2 ;
Ewait_1 .event/or E_00000245532fb570, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024553364960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024553369f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245533687a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024553364fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245533652c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000245533688e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000245533650e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024553364d20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245533648c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024553364c80_0, 0, 2;
    %load/vec4 v0000024553368b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %jmp T_2.14;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024553369f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245533652c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000245533688e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000245533650e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024553364d20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024553364c80_0, 0, 2;
    %jmp T_2.14;
T_2.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000245533650e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024553364d20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024553364c80_0, 0, 2;
    %jmp T_2.14;
T_2.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000245533650e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024553364d20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024553364c80_0, 0, 2;
    %jmp T_2.14;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245533648c0_0, 0, 1;
    %jmp T_2.14;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245533687a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000245533688e0_0, 0, 2;
    %jmp T_2.14;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024553364fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245533648c0_0, 0, 1;
    %jmp T_2.14;
T_2.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024553364d20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024553364c80_0, 0, 2;
    %jmp T_2.14;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245533687a0_0, 0, 1;
    %jmp T_2.14;
T_2.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024553364d20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000245533650e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024553364c80_0, 0, 2;
    %jmp T_2.14;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024553369f60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024553364d20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000245533650e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024553364c80_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000245533688e0_0, 0, 2;
    %jmp T_2.14;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024553364960_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024553364d20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000245533650e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024553364c80_0, 0, 2;
    %jmp T_2.14;
T_2.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024553364d20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000245533650e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024553364c80_0, 0, 2;
    %jmp T_2.14;
T_2.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000245533688e0_0, 0, 2;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024553369f60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024553364d20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000245533650e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024553364c80_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000245533688e0_0, 0, 2;
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000024553363810;
T_3 ;
Ewait_2 .event/or E_00000245532fbbb0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000024553364640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000245533657c0_0, 0, 4;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000245533657c0_0, 0, 4;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000245533657c0_0, 0, 4;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0000024553365900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000245533657c0_0, 0, 4;
    %jmp T_3.14;
T_3.5 ;
    %load/vec4 v00000245533646e0_0;
    %load/vec4 v0000024553365ea0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %store/vec4 v00000245533657c0_0, 0, 4;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000245533657c0_0, 0, 4;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000245533657c0_0, 0, 4;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000245533657c0_0, 0, 4;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000245533657c0_0, 0, 4;
    %jmp T_3.14;
T_3.10 ;
    %load/vec4 v0000024553365ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %store/vec4 v00000245533657c0_0, 0, 4;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000245533657c0_0, 0, 4;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000245533657c0_0, 0, 4;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000245533639a0;
T_4 ;
Ewait_3 .event/or E_00000245532fb830, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %store/vec4 v0000024553364dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024553364be0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024553365860_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024553364500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024553364780_0, 0, 1;
    %store/vec4 v0000024553365c20_0, 0, 1;
    %load/vec4 v0000024553364aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000024553364820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024553365c20_0, 0, 1;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024553364780_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024553364500_0, 0, 1;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024553365860_0, 0, 1;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024553364be0_0, 0, 1;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024553364dc0_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024553363360;
T_5 ;
Ewait_4 .event/or E_00000245532fb630, E_0x0;
    %wait Ewait_4;
    %load/vec4 v00000245533685c0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024553368fc0_0, 0, 3;
    %jmp T_5.9;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024553368fc0_0, 0, 3;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024553368fc0_0, 0, 3;
    %jmp T_5.9;
T_5.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024553368fc0_0, 0, 3;
    %jmp T_5.9;
T_5.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024553368fc0_0, 0, 3;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024553368fc0_0, 0, 3;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024553368fc0_0, 0, 3;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024553368fc0_0, 0, 3;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000024553368fc0_0, 0, 3;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002455336d990;
T_6 ;
    %wait E_00000245532fb7b0;
    %load/vec4 v000002455336e7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002455336e690_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002455336e5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002455336f810_0;
    %assign/vec4 v000002455336e690_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002455336db20;
T_7 ;
    %wait E_00000245532fb6b0;
    %load/vec4 v000002455336f8b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v000002455336eaf0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002455336eb90_0;
    %load/vec4 v000002455336eaf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002455336f270, 0, 4;
T_7.0 ;
    %load/vec4 v000002455336ed70_0;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_7.3, 8;
    %load/vec4 v000002455336ed70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002455336f270, 4;
    %jmp/1 T_7.4, 8;
T_7.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.4, 8;
 ; End of false expr.
    %blend;
T_7.4;
    %assign/vec4 v000002455336fdb0_0, 0;
    %load/vec4 v0000024553370030_0;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_7.5, 8;
    %load/vec4 v0000024553370030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002455336f270, 4;
    %jmp/1 T_7.6, 8;
T_7.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.6, 8;
 ; End of false expr.
    %blend;
T_7.6;
    %assign/vec4 v000002455336e910_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000002455336c220;
T_8 ;
Ewait_5 .event/or E_00000245532fb4f0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000002455336b930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002455336f590_0, 0, 32;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v000002455336f4f0_0;
    %store/vec4 v000002455336f590_0, 0, 32;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v000002455336f770_0;
    %store/vec4 v000002455336f590_0, 0, 32;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v000002455336f450_0;
    %store/vec4 v000002455336f590_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v000002455336fb30_0;
    %store/vec4 v000002455336f590_0, 0, 32;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v000002455336fef0_0;
    %store/vec4 v000002455336f590_0, 0, 32;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002455336d670;
T_9 ;
    %wait E_00000245532fb7b0;
    %load/vec4 v000002455336b250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002455336ba70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002455336b110_0;
    %assign/vec4 v000002455336ba70_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002455336dcb0;
T_10 ;
    %wait E_00000245532fb7b0;
    %load/vec4 v000002455336b390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002455336bed0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002455336b1b0_0;
    %assign/vec4 v000002455336bed0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002455336de40;
T_11 ;
Ewait_6 .event/or E_00000245532fb170, E_0x0;
    %wait Ewait_6;
    %load/vec4 v000002455336eeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002455336ecd0_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v000002455336f9f0_0;
    %store/vec4 v000002455336ecd0_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v000002455336fe50_0;
    %store/vec4 v000002455336ecd0_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v000002455336ec30_0;
    %store/vec4 v000002455336ecd0_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002455336cd10;
T_12 ;
Ewait_7 .event/or E_00000245532faef0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0000024553372c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024553371c50_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v000002455336ef50_0;
    %store/vec4 v0000024553371c50_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0000024553372bf0_0;
    %store/vec4 v0000024553371c50_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v00000245533719d0_0;
    %store/vec4 v0000024553371c50_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002455336d350;
T_13 ;
    %wait E_00000245532fb770;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002455336c010_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v000002455336be30_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002455336a530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002455336bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002455336b070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002455336aad0_0, 0, 1;
    %load/vec4 v000002455336b4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002455336c010_0, 0, 32;
    %jmp T_13.11;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002455336a670_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002455336a710_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000002455336be30_0, 0, 33;
    %load/vec4 v000002455336be30_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002455336c010_0, 0, 32;
    %load/vec4 v000002455336be30_0;
    %parti/s 1, 32, 7;
    %store/vec4 v000002455336a530_0, 0, 1;
    %load/vec4 v000002455336a670_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002455336a710_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_13.12, 4;
    %load/vec4 v000002455336c010_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002455336a670_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.12;
    %store/vec4 v000002455336bc50_0, 0, 1;
    %jmp T_13.11;
T_13.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002455336a670_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002455336a710_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v000002455336be30_0, 0, 33;
    %load/vec4 v000002455336be30_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002455336c010_0, 0, 32;
    %load/vec4 v000002455336be30_0;
    %parti/s 1, 32, 7;
    %store/vec4 v000002455336a530_0, 0, 1;
    %load/vec4 v000002455336a670_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002455336a710_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_13.13, 4;
    %load/vec4 v000002455336c010_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002455336a670_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.13;
    %store/vec4 v000002455336bc50_0, 0, 1;
    %jmp T_13.11;
T_13.2 ;
    %load/vec4 v000002455336a670_0;
    %load/vec4 v000002455336a710_0;
    %and;
    %store/vec4 v000002455336c010_0, 0, 32;
    %jmp T_13.11;
T_13.3 ;
    %load/vec4 v000002455336a670_0;
    %load/vec4 v000002455336a710_0;
    %or;
    %store/vec4 v000002455336c010_0, 0, 32;
    %jmp T_13.11;
T_13.4 ;
    %load/vec4 v000002455336a670_0;
    %load/vec4 v000002455336a710_0;
    %xor;
    %store/vec4 v000002455336c010_0, 0, 32;
    %jmp T_13.11;
T_13.5 ;
    %load/vec4 v000002455336a670_0;
    %load/vec4 v000002455336a710_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_13.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.15, 8;
T_13.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.15, 8;
 ; End of false expr.
    %blend;
T_13.15;
    %store/vec4 v000002455336c010_0, 0, 32;
    %jmp T_13.11;
T_13.6 ;
    %load/vec4 v000002455336a670_0;
    %load/vec4 v000002455336a710_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.17, 8;
T_13.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.17, 8;
 ; End of false expr.
    %blend;
T_13.17;
    %store/vec4 v000002455336c010_0, 0, 32;
    %jmp T_13.11;
T_13.7 ;
    %load/vec4 v000002455336a670_0;
    %ix/getv 4, v000002455336b750_0;
    %shiftl 4;
    %store/vec4 v000002455336c010_0, 0, 32;
    %jmp T_13.11;
T_13.8 ;
    %load/vec4 v000002455336a670_0;
    %ix/getv 4, v000002455336b750_0;
    %shiftr 4;
    %store/vec4 v000002455336c010_0, 0, 32;
    %jmp T_13.11;
T_13.9 ;
    %load/vec4 v000002455336a670_0;
    %ix/getv 4, v000002455336b750_0;
    %shiftr/s 4;
    %store/vec4 v000002455336c010_0, 0, 32;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
    %load/vec4 v000002455336c010_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002455336b070_0, 0, 1;
    %load/vec4 v000002455336c010_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000002455336aad0_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002455336d1c0;
T_14 ;
    %wait E_00000245532fb7b0;
    %load/vec4 v000002455336b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002455336adf0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002455336bcf0_0;
    %assign/vec4 v000002455336adf0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002455336c3b0;
T_15 ;
Ewait_8 .event/or E_00000245532fbc70, E_0x0;
    %wait Ewait_8;
    %load/vec4 v000002455336e870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002455336f090_0, 0, 32;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v000002455336f950_0;
    %store/vec4 v000002455336f090_0, 0, 32;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v00000245533700d0_0;
    %store/vec4 v000002455336f090_0, 0, 32;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v000002455336eff0_0;
    %store/vec4 v000002455336f090_0, 0, 32;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v000002455336e370_0;
    %store/vec4 v000002455336f090_0, 0, 32;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002455336d800;
T_16 ;
    %wait E_00000245532fb7b0;
    %load/vec4 v000002455336e2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002455336e230_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002455336e4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000002455336fa90_0;
    %assign/vec4 v000002455336e230_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002455336d4e0;
T_17 ;
    %wait E_00000245532fb7b0;
    %load/vec4 v000002455336e9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002455336ff90_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002455336fd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000002455336fbd0_0;
    %assign/vec4 v000002455336ff90_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002455336d030;
T_18 ;
    %wait E_00000245532fb7b0;
    %load/vec4 v000002455336b9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002455336ab70_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000002455336b2f0_0;
    %assign/vec4 v000002455336ab70_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000024553363cc0;
T_19 ;
    %wait E_00000245532faeb0;
    %load/vec4 v0000024553372a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %load/vec4 v00000245533726f0_0;
    %store/vec4 v0000024553371b10_0, 0, 32;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v00000245533726f0_0;
    %store/vec4 v0000024553371b10_0, 0, 32;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v00000245533726f0_0;
    %parti/s 31, 1, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000024553371b10_0, 0, 32;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v00000245533726f0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000024553371b10_0, 0, 32;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000002455330e9b0;
T_20 ;
    %fork t_1, S_0000024553190c00;
    %jmp t_0;
    .scope S_0000024553190c00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024553308d90_0, 0, 32;
T_20.0 ;
    %load/vec4 v0000024553308d90_0;
    %cmpi/s 45, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000024553308d90_0;
    %store/vec4a v0000024553308cf0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024553308d90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000024553308d90_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .scope S_000002455330e9b0;
t_0 %join;
    %vpi_call/w 5 401 "$readmemh", P_00000245530a9830, v0000024553308cf0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_000002455330e9b0;
T_21 ;
    %wait E_00000245532fb6b0;
    %load/vec4 v0000024553308390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %ix/getv 4, v0000024553307d50_0;
    %load/vec4a v0000024553308cf0, 4;
    %assign/vec4 v0000024553307850_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002455330e9b0;
T_22 ;
    %wait E_00000245532fb6b0;
    %load/vec4 v0000024553307170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000024553307030_0;
    %ix/getv 3, v0000024553308e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024553308cf0, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000024553190d90;
T_23 ;
    %fork t_3, S_000002455313c7c0;
    %jmp t_2;
    .scope S_000002455313c7c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024553307670_0, 0, 32;
T_23.0 ;
    %load/vec4 v0000024553307670_0;
    %cmpi/s 45, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000024553307670_0;
    %store/vec4a v0000024553307990, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024553307670_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000024553307670_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .scope S_0000024553190d90;
t_2 %join;
    %vpi_call/w 5 401 "$readmemh", P_00000245530a8830, v0000024553307990 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0000024553190d90;
T_24 ;
    %wait E_00000245532fb6b0;
    %load/vec4 v0000024553308250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %ix/getv 4, v0000024553308610_0;
    %load/vec4a v0000024553307990, 4;
    %assign/vec4 v0000024553307fd0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000024553190d90;
T_25 ;
    %wait E_00000245532fb6b0;
    %load/vec4 v00000245533089d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000024553307e90_0;
    %ix/getv 3, v00000245533082f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024553307990, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000024553363e50;
T_26 ;
    %fork t_5, S_0000024553363fe0;
    %jmp t_4;
    .scope S_0000024553363fe0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024553308430_0, 0, 32;
T_26.0 ;
    %load/vec4 v0000024553308430_0;
    %cmpi/s 45, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000024553308430_0;
    %store/vec4a v0000024553308570, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024553308430_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000024553308430_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .scope S_0000024553363e50;
t_4 %join;
    %vpi_call/w 5 401 "$readmemh", P_00000245530a8fb0, v0000024553308570 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0000024553363e50;
T_27 ;
    %wait E_00000245532fb6b0;
    %load/vec4 v0000024553308a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %ix/getv 4, v0000024553307210_0;
    %load/vec4a v0000024553308570, 4;
    %assign/vec4 v0000024553308ed0_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000024553363e50;
T_28 ;
    %wait E_00000245532fb6b0;
    %load/vec4 v0000024553308b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v00000245533075d0_0;
    %ix/getv 3, v0000024553308c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024553308570, 0, 4;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000245533634f0;
T_29 ;
    %fork t_7, S_0000024553363680;
    %jmp t_6;
    .scope S_0000024553363680;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024553308bb0_0, 0, 32;
T_29.0 ;
    %load/vec4 v0000024553308bb0_0;
    %cmpi/s 45, 0, 32;
    %jmp/0xz T_29.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000024553308bb0_0;
    %store/vec4a v00000245533070d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024553308bb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000024553308bb0_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %end;
    .scope S_00000245533634f0;
t_6 %join;
    %vpi_call/w 5 401 "$readmemh", P_00000245530a8130, v00000245533070d0 {0 0 0};
    %end;
    .thread T_29;
    .scope S_00000245533634f0;
T_30 ;
    %wait E_00000245532fb6b0;
    %load/vec4 v0000024553307350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %ix/getv 4, v00000245533086b0_0;
    %load/vec4a v00000245533070d0, 4;
    %assign/vec4 v00000245533072b0_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000245533634f0;
T_31 ;
    %wait E_00000245532fb6b0;
    %load/vec4 v00000245533087f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000024553308750_0;
    %ix/getv 3, v00000245533078f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000245533070d0, 0, 4;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000002455330e820;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024553365f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000245532d4d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000245532ee120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000245532ef200_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532edf40_0, 0, 8;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000245532eeb20_0, 0, 14;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000245532ede00_0, 0, 4;
    %end;
    .thread T_32, $init;
    .scope S_000002455330e820;
T_33 ;
    %wait E_00000245532fb6b0;
    %load/vec4 v00000245532ee300_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000245532ee6c0_0, 0;
    %load/vec4 v00000245532ee300_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000245532ee580_0, 0;
    %load/vec4 v00000245532d3750_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000024553364b40_0, 0;
    %load/vec4 v00000245532d3750_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000245533659a0_0, 0;
    %load/vec4 v00000245532d3750_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v00000245533641e0_0, 0;
    %load/vec4 v00000245532ee300_0;
    %parti/s 19, 13, 5;
    %cmpi/e 524287, 0, 19;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v00000245532ee300_0;
    %parti/s 11, 2, 3;
    %dup/vec4;
    %pushi/vec4 2047, 0, 11;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 2046, 0, 11;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 2045, 0, 11;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024553365f40_0, 0;
    %jmp T_33.6;
T_33.2 ;
    %load/vec4 v00000245532d4d30_0;
    %assign/vec4 v0000024553365f40_0, 0;
    %jmp T_33.6;
T_33.3 ;
    %load/vec4 v00000245532ee120_0;
    %assign/vec4 v0000024553365f40_0, 0;
    %jmp T_33.6;
T_33.4 ;
    %load/vec4 v00000245532ef200_0;
    %assign/vec4 v0000024553365f40_0, 0;
    %jmp T_33.6;
T_33.6 ;
    %pop/vec4 1;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024553365f40_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000002455330e820;
T_34 ;
Ewait_9 .event/or E_00000245532fa1f0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0000024553364b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0000024553366080_0;
    %store/vec4 v0000024553365a40_0, 0, 32;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v00000245533659a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.4, 9;
    %load/vec4 v00000245533641e0_0;
    %nor/r;
    %and;
T_34.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v00000245532ee6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.5, 8;
    %load/vec4 v0000024553365540_0;
    %replicate 16;
    %load/vec4 v0000024553365ae0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_34.6, 8;
T_34.5 ; End of true expr.
    %load/vec4 v0000024553365360_0;
    %replicate 16;
    %load/vec4 v0000024553365400_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_34.6, 8;
 ; End of false expr.
    %blend;
T_34.6;
    %store/vec4 v0000024553365a40_0, 0, 32;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v00000245533659a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.9, 9;
    %load/vec4 v00000245533641e0_0;
    %and;
T_34.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.7, 8;
    %load/vec4 v00000245532ee6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.10, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000024553365ae0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_34.11, 8;
T_34.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000024553365400_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_34.11, 8;
 ; End of false expr.
    %blend;
T_34.11;
    %store/vec4 v0000024553365a40_0, 0, 32;
    %jmp T_34.8;
T_34.7 ;
    %load/vec4 v00000245533659a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.14, 9;
    %load/vec4 v00000245533641e0_0;
    %nor/r;
    %and;
T_34.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.12, 8;
    %load/vec4 v00000245532ee6c0_0;
    %load/vec4 v00000245532ee580_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.18, 6;
    %jmp T_34.19;
T_34.15 ;
    %load/vec4 v0000024553365220_0;
    %replicate 24;
    %load/vec4 v0000024553364460_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024553365a40_0, 0, 32;
    %jmp T_34.19;
T_34.16 ;
    %load/vec4 v0000024553365360_0;
    %replicate 24;
    %load/vec4 v0000024553365180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024553365a40_0, 0, 32;
    %jmp T_34.19;
T_34.17 ;
    %load/vec4 v0000024553365d60_0;
    %replicate 24;
    %load/vec4 v00000245533654a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024553365a40_0, 0, 32;
    %jmp T_34.19;
T_34.18 ;
    %load/vec4 v0000024553365540_0;
    %replicate 24;
    %load/vec4 v0000024553365040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024553365a40_0, 0, 32;
    %jmp T_34.19;
T_34.19 ;
    %pop/vec4 1;
    %jmp T_34.13;
T_34.12 ;
    %load/vec4 v00000245532ee6c0_0;
    %load/vec4 v00000245532ee580_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.23, 6;
    %jmp T_34.24;
T_34.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000024553364460_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024553365a40_0, 0, 32;
    %jmp T_34.24;
T_34.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000024553365180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024553365a40_0, 0, 32;
    %jmp T_34.24;
T_34.22 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000245533654a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024553365a40_0, 0, 32;
    %jmp T_34.24;
T_34.23 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000024553365040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024553365a40_0, 0, 32;
    %jmp T_34.24;
T_34.24 ;
    %pop/vec4 1;
T_34.13 ;
T_34.8 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000002455330e820;
T_35 ;
Ewait_10 .event/or E_00000245532fac30, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0000024553365720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v00000245532d3e30_0;
    %store/vec4 v00000245532d3ed0_0, 0, 1;
    %load/vec4 v00000245532d3e30_0;
    %store/vec4 v00000245532ef160_0, 0, 1;
    %load/vec4 v00000245532d3e30_0;
    %store/vec4 v00000245532ee080_0, 0, 1;
    %load/vec4 v00000245532d3e30_0;
    %store/vec4 v00000245532ee260_0, 0, 1;
    %load/vec4 v00000245533655e0_0;
    %store/vec4 v00000245532d37f0_0, 0, 8;
    %load/vec4 v0000024553365680_0;
    %store/vec4 v00000245532d34d0_0, 0, 8;
    %load/vec4 v0000024553365cc0_0;
    %store/vec4 v00000245532d3430_0, 0, 8;
    %load/vec4 v0000024553365e00_0;
    %store/vec4 v00000245532d3bb0_0, 0, 8;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000024553365b80_0;
    %load/vec4 v00000245533645a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v00000245532d3e30_0;
    %store/vec4 v00000245532d3ed0_0, 0, 1;
    %load/vec4 v00000245532d3e30_0;
    %store/vec4 v00000245532ef160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532ee080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532ee260_0, 0, 1;
    %load/vec4 v00000245533655e0_0;
    %store/vec4 v00000245532d37f0_0, 0, 8;
    %load/vec4 v0000024553365680_0;
    %store/vec4 v00000245532d34d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d3430_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d3bb0_0, 0, 8;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0000024553365b80_0;
    %load/vec4 v00000245533645a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532d3ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532ef160_0, 0, 1;
    %load/vec4 v00000245532d3e30_0;
    %store/vec4 v00000245532ee080_0, 0, 1;
    %load/vec4 v00000245532d3e30_0;
    %store/vec4 v00000245532ee260_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d37f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d34d0_0, 0, 8;
    %load/vec4 v00000245533655e0_0;
    %store/vec4 v00000245532d3430_0, 0, 8;
    %load/vec4 v0000024553365680_0;
    %store/vec4 v00000245532d3bb0_0, 0, 8;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v00000245533645a0_0;
    %load/vec4 v0000024553364280_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %jmp T_35.10;
T_35.6 ;
    %load/vec4 v00000245532d3e30_0;
    %store/vec4 v00000245532d3ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532ef160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532ee080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532ee260_0, 0, 1;
    %load/vec4 v00000245533655e0_0;
    %store/vec4 v00000245532d37f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d34d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d3430_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d3bb0_0, 0, 8;
    %jmp T_35.10;
T_35.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532d3ed0_0, 0, 1;
    %load/vec4 v00000245532d3e30_0;
    %store/vec4 v00000245532ef160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532ee080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532ee260_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d37f0_0, 0, 8;
    %load/vec4 v00000245533655e0_0;
    %store/vec4 v00000245532d34d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d3430_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d3bb0_0, 0, 8;
    %jmp T_35.10;
T_35.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532d3ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532ef160_0, 0, 1;
    %load/vec4 v00000245532d3e30_0;
    %store/vec4 v00000245532ee080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532ee260_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d37f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d34d0_0, 0, 8;
    %load/vec4 v00000245533655e0_0;
    %store/vec4 v00000245532d3430_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d3bb0_0, 0, 8;
    %jmp T_35.10;
T_35.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532d3ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532ef160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245532ee080_0, 0, 1;
    %load/vec4 v00000245532d3e30_0;
    %store/vec4 v00000245532ee260_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d37f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d34d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245532d3430_0, 0, 8;
    %load/vec4 v00000245533655e0_0;
    %store/vec4 v00000245532d3bb0_0, 0, 8;
    %jmp T_35.10;
T_35.10 ;
    %pop/vec4 1;
T_35.5 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000002455330e820;
T_36 ;
    %wait E_00000245532fb6b0;
    %load/vec4 v00000245533643c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0000024553364e60_0;
    %parti/s 30, 2, 3;
    %cmpi/e 1073741823, 0, 30;
    %jmp/0xz  T_36.2, 4;
    %load/vec4 v00000245532d3750_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v0000024553364320_0;
    %assign/vec4 v00000245532d4d30_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v00000245532d3750_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v0000024553364e60_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.8, 8;
    %load/vec4 v0000024553364320_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000245532d4d30_0, 4, 5;
    %jmp T_36.9;
T_36.8 ;
    %load/vec4 v0000024553364320_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000245532d4d30_0, 4, 5;
T_36.9 ;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0000024553364e60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.13, 6;
    %jmp T_36.14;
T_36.10 ;
    %load/vec4 v0000024553364320_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000245532d4d30_0, 4, 5;
    %jmp T_36.14;
T_36.11 ;
    %load/vec4 v0000024553364320_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000245532d4d30_0, 4, 5;
    %jmp T_36.14;
T_36.12 ;
    %load/vec4 v0000024553364320_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000245532d4d30_0, 4, 5;
    %jmp T_36.14;
T_36.13 ;
    %load/vec4 v0000024553364320_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000245532d4d30_0, 4, 5;
    %jmp T_36.14;
T_36.14 ;
    %pop/vec4 1;
T_36.7 ;
T_36.5 ;
T_36.2 ;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000002455330e820;
T_37 ;
    %wait E_00000245532fb6b0;
    %load/vec4 v00000245532edf40_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000245532edf40_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_000002455330e820;
T_38 ;
    %wait E_00000245532fb6b0;
    %load/vec4 v00000245532eeb20_0;
    %pad/u 32;
    %cmpi/e 11999, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000245532eeb20_0, 0;
    %load/vec4 v00000245532ee120_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000245532ee120_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v00000245532eeb20_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000245532eeb20_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000002455330e820;
T_39 ;
    %wait E_00000245532fb6b0;
    %load/vec4 v00000245532ede00_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000245532ede00_0, 0;
    %load/vec4 v00000245532ef200_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000245532ef200_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000245532ede00_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000245532ede00_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000002455330e080;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024553376f10_0, 0, 1;
    %end;
    .thread T_40, $init;
    .scope S_000002455330e080;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024553376e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245533761f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245533761f0_0, 0, 1;
    %vpi_call/w 3 27 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 3 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002455330e080 {0 0 0};
    %delay 2000000, 0;
    %load/vec4 v0000024553376f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %vpi_call/w 3 31 "$display", "Simulation succeeded: No errors detected" {0 0 0};
    %vpi_call/w 3 32 "$display", "Final LED state: %b", v0000024553377050_0 {0 0 0};
T_41.0 ;
    %vpi_call/w 3 34 "$finish" {0 0 0};
    %end;
    .thread T_41;
    .scope S_000002455330e080;
T_42 ;
    %delay 5, 0;
    %load/vec4 v0000024553376e70_0;
    %inv;
    %store/vec4 v0000024553376e70_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_000002455330e080;
T_43 ;
    %wait E_00000245532faaf0;
    %load/vec4 v0000024553376150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0000024553376fb0_0;
    %cmpi/e 252, 0, 32;
    %jmp/0xz  T_43.2, 6;
    %load/vec4 v00000245533765b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.4, 6;
    %vpi_call/w 3 43 "$display", "ERROR: Test failed at time %0t", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024553376f10_0, 0, 1;
    %jmp T_43.5;
T_43.4 ;
    %vpi_call/w 3 47 "$display", "Unexpected write to address 252: %h", v00000245533765b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024553376f10_0, 0, 1;
T_43.5 ;
    %vpi_call/w 3 50 "$finish" {0 0 0};
T_43.2 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "tb.sv";
    "./top.sv";
    "./mem.sv";
    "./riscV_MultiCycle.sv";
    "./controller.sv";
    "./aluDec.sv";
    "./branchDec.sv";
    "./fsm.sv";
    "./dataPath.sv";
    "./flopr.sv";
    "./mux2.sv";
    "./alu.sv";
    "./imm_gen.sv";
    "./flopenr.sv";
    "./mux4.sv";
    "./reg.sv";
    "./mux3.sv";
