INFO:sim:172 - Generating IP...
Resolving generics for 'sram0'...
Applying external generics to 'sram0'...
Delivering associated files for 'sram0'...
Delivering EJava files for 'sram0'...
Generating implementation netlist for 'sram0'...
INFO:sim - Pre-processing HDL files for 'sram0'...
Running synthesis for 'sram0'
Running ngcbuild...
Writing VHO instantiation template for 'sram0'...
Writing VHDL behavioral simulation model for 'sram0'...
WARNING:sim - Overwriting existing file
   D:/study/sogang/18y6s/adca/Project/PCFG_18/MemTransfer/ipcore_dir/tmp/_cg/sra
   m0/doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/study/sogang/18y6s/adca/Project/PCFG_18/MemTransfer/ipcore_dir/tmp/_cg/sram0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'sram0'...
Generating metadata file...
Generating ISE project file for 'sram0'...
Generating ISE project...
XCO file found: sram0.xco
XMDF file found: sram0_xmdf.tcl
Adding
D:/study/sogang/18y6s/adca/Project/PCFG_18/MemTransfer/ipcore_dir/tmp/_cg/sram0.
asy -view all -origin_type imported
Adding
D:/study/sogang/18y6s/adca/Project/PCFG_18/MemTransfer/ipcore_dir/tmp/_cg/sram0.
ngc -view all -origin_type created
Checking file
"D:/study/sogang/18y6s/adca/Project/PCFG_18/MemTransfer/ipcore_dir/tmp/_cg/sram0
.ngc" for project device match ...
File
"D:/study/sogang/18y6s/adca/Project/PCFG_18/MemTransfer/ipcore_dir/tmp/_cg/sram0
.ngc" device information matches project device.
Adding
D:/study/sogang/18y6s/adca/Project/PCFG_18/MemTransfer/ipcore_dir/tmp/_cg/sram0.
sym -view all -origin_type imported
Adding
D:/study/sogang/18y6s/adca/Project/PCFG_18/MemTransfer/ipcore_dir/tmp/_cg/sram0.
vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/study/sogang/18y6s/adca/Project/PCFG_18/MemTransfer/ipcore_dir/tmp/_cg/sr
   am0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/study/sogang/18y6s/adca/Project/PCFG_18/MemTransfer/ipcore_dir/tmp/_cg/sram0.
vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/sram0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'sram0'.
