{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670347226850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670347226853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 22:50:26 2022 " "Processing started: Tue Dec 06 22:50:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670347226853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347226853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OOO_SuperScaler -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off OOO_SuperScaler -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347226853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670347228133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670347228134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rob.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROB-beh " "Found design unit 1: ROB-beh" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347246829 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347246829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347246829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ROB " "Elaborating entity \"ROB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670347247085 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "which_load ROB.vhdl(62) " "Verilog HDL or VHDL warning at ROB.vhdl(62): object \"which_load\" assigned a value but never read" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670347247150 "|ROB"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rob_entry ROB.vhdl(78) " "VHDL Process Statement warning at ROB.vhdl(78): signal \"rob_entry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670347247154 "|ROB"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rob_full GND " "Pin \"rob_full\" is stuck at GND" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347377204 "|ROB|rob_full"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670347377204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23492 " "Implemented 23492 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "394 " "Implemented 394 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670347395762 ""} { "Info" "ICUT_CUT_TM_OPINS" "139 " "Implemented 139 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670347395762 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22959 " "Implemented 22959 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670347395762 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670347395762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670347397828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 22:53:17 2022 " "Processing ended: Tue Dec 06 22:53:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670347397828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:51 " "Elapsed time: 00:02:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670347397828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:01 " "Total CPU time (on all processors): 00:03:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670347397828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347397828 ""}
