

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Mon Aug  5 19:29:27 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       mp_1_fp2_ap_d2_r4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  309661|  309661|  309661|  309661|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop           |  309660|  309660|     11910|          -|          -|    26|    no    |
        | + Col_Loop          |   11908|   11908|       458|          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     456|     456|        76|          -|          -|     6|    no    |
        |   +++ W_Row_Loop    |      69|      69|        23|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |      21|      21|         7|          -|          -|     3|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    392|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        1|      -|      32|      3|    -|
|Multiplexer      |        -|      -|       -|    182|    -|
|Register         |        -|      -|     284|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      5|     737|   1539|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U1  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32neOg_U3  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U2  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_bias_U     |conv_1_conv_1_bias    |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_U  |conv_1_conv_1_weibkb  |        1|   0|   0|    0|    54|   32|     1|         1728|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        1|  32|   3|    0|    60|   64|     2|         1920|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln23_1_fu_628_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln23_2_fu_587_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln23_3_fu_618_p2     |     +    |      0|  0|  12|           7|           7|
    |add_ln23_4_fu_638_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_fu_531_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln30_1_fu_412_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln30_2_fu_471_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln30_3_fu_482_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln30_fu_377_p2       |     +    |      0|  0|  14|          10|          10|
    |c_fu_353_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_449_p2              |     +    |      0|  0|  12|           3|           1|
    |r_fu_293_p2              |     +    |      0|  0|  15|           5|           1|
    |wc_fu_577_p2             |     +    |      0|  0|  10|           2|           1|
    |wr_fu_503_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln23_1_fu_561_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln23_2_fu_612_p2     |     -    |      0|  0|  12|           7|           7|
    |sub_ln23_fu_521_p2       |     -    |      0|  0|  15|           5|           5|
    |sub_ln30_1_fu_337_p2     |     -    |      0|  0|  15|           9|           9|
    |sub_ln30_2_fu_406_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln30_3_fu_437_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln30_fu_315_p2       |     -    |      0|  0|  15|           9|           9|
    |and_ln29_fu_683_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_347_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_443_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln18_fu_497_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_571_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln29_185_fu_671_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_665_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_287_p2       |   icmp   |      0|  0|  11|           5|           4|
    |or_ln29_fu_677_p2        |    or    |      0|  0|   2|           1|           1|
    |w_sum_5_fu_689_p3        |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 392|         209|         198|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  89|         18|    1|         18|
    |c_0_reg_199      |   9|          2|    5|         10|
    |f_0_reg_211      |   9|          2|    3|          6|
    |grp_fu_268_p0    |  15|          3|   32|         96|
    |grp_fu_268_p1    |  15|          3|   32|         96|
    |r_0_reg_187      |   9|          2|    5|         10|
    |w_sum_0_reg_222  |   9|          2|   32|         64|
    |w_sum_1_reg_245  |   9|          2|   32|         64|
    |wc_0_reg_257     |   9|          2|    2|          4|
    |wr_0_reg_234     |   9|          2|    2|          4|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 182|         38|  146|        372|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  17|   0|   17|          0|
    |c_0_reg_199              |   5|   0|    5|          0|
    |c_reg_721                |   5|   0|    5|          0|
    |conv_out_0_addr_reg_758  |  11|   0|   11|          0|
    |conv_out_1_addr_reg_763  |  11|   0|   11|          0|
    |conv_out_2_addr_reg_768  |  10|   0|   10|          0|
    |conv_out_3_addr_reg_773  |  10|   0|   10|          0|
    |f_0_reg_211              |   3|   0|    3|          0|
    |f_reg_743                |   3|   0|    3|          0|
    |r_0_reg_187              |   5|   0|    5|          0|
    |r_reg_703                |   5|   0|    5|          0|
    |sext_ln23_reg_786        |   6|   0|    6|          0|
    |sext_ln30_1_reg_713      |   9|   0|   10|          1|
    |sext_ln30_reg_708        |  10|   0|   10|          0|
    |sub_ln23_1_reg_791       |   9|   0|   11|          2|
    |sub_ln30_2_reg_730       |  11|   0|   12|          1|
    |sub_ln30_3_reg_735       |  10|   0|   11|          1|
    |tmp_s_reg_829            |  32|   0|   32|          0|
    |trunc_ln30_reg_726       |   2|   0|    2|          0|
    |w_sum_0_reg_222          |  32|   0|   32|          0|
    |w_sum_1_reg_245          |  32|   0|   32|          0|
    |w_sum_reg_844            |  32|   0|   32|          0|
    |wc_0_reg_257             |   2|   0|    2|          0|
    |wc_reg_804               |   2|   0|    2|          0|
    |wr_0_reg_234             |   2|   0|    2|          0|
    |wr_reg_781               |   2|   0|    2|          0|
    |zext_ln23_reg_748        |   3|   0|   64|         61|
    |zext_ln30_4_reg_753      |   3|   0|    7|          4|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 284|   0|  354|         70|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0     | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0          | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0           |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_0_address0  | out |   11|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d0        | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_1_address0  | out |   11|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d0        | out |   32|  ap_memory |  conv_out_1  |     array    |
|conv_out_2_address0  | out |   10|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_ce0       | out |    1|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_we0       | out |    1|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_d0        | out |   32|  ap_memory |  conv_out_2  |     array    |
|conv_out_3_address0  | out |   10|  ap_memory |  conv_out_3  |     array    |
|conv_out_3_ce0       | out |    1|  ap_memory |  conv_out_3  |     array    |
|conv_out_3_we0       | out |    1|  ap_memory |  conv_out_3  |     array    |
|conv_out_3_d0        | out |   32|  ap_memory |  conv_out_3  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

