0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/ASUS/Documents/FPGA_verilog/FSM_traffic_light_controller/FSM_traffic_light_controller.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/ASUS/Documents/FPGA_verilog/FSM_traffic_light_controller/FSM_traffic_light_controller.srcs/sim_1/new/tb.v,1743852521,verilog,,,,tb,,,,,,,,
C:/Users/ASUS/Documents/FPGA_verilog/FSM_traffic_light_controller/FSM_traffic_light_controller.srcs/sources_1/new/main.v,1743854575,verilog,,C:/Users/ASUS/Documents/FPGA_verilog/FSM_traffic_light_controller/FSM_traffic_light_controller.srcs/sim_1/new/tb.v,,main,,,,,,,,
