Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jan  7 22:16:42 2023
| Host         : LAPTOP-9152C9NR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/Max/Desktop/RISC_V_PIPE/timing_report_50.txt
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[0]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[13]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[1]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[25]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[26]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[27]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[28]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[29]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[2]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[30]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[31]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[3]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[4]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[5]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[6]/Q (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/G
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[12]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[14]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[16]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[18]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[1]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[20]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[21]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[22]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[23]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[24]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[25]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[26]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[27]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[28]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[29]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[30]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[4]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[5]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[6]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[7]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[8]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[9]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[10]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[11]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[12]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[13]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[14]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[15]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[16]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[17]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[18]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[19]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[20]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[21]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[22]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[23]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[24]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[25]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[26]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[27]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[28]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[29]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[30]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[5]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[6]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[7]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[8]/D
u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

arst_n
hold

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

h_sync
rgb_b[0]
rgb_b[1]
rgb_b[2]
rgb_b[3]
rgb_g[0]
rgb_g[1]
rgb_g[2]
rgb_g[3]
rgb_r[0]
rgb_r[1]
rgb_r[2]
rgb_r[3]
v_sync

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.092       -0.092                      1                 7482        0.139        0.000                      0                 7482        3.000        0.000                       0                  3893  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
clk_100MHz                        {0.000 10.000}     20.000          50.000          
u_vga_top/u_vga_clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_vga_clk                {0.000 20.000}     40.000          25.000          
  clkfbout_vga_clk                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                             -0.092       -0.092                      1                 7342        0.139        0.000                      0                 7342        8.750        0.000                       0                  3799  
u_vga_top/u_vga_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_vga_clk                     32.617        0.000                      0                  140        0.154        0.000                      0                  140       19.500        0.000                       0                    90  
  clkfbout_vga_clk                                                                                                                                                                  7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100MHz        clk_out1_vga_clk       10.182        0.000                      0                   12        2.557        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clk_100MHz                          
(none)            clk_out1_vga_clk                    
(none)            clkfbout_vga_clk                    
(none)                              clk_100MHz        
(none)                              clk_out1_vga_clk  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :            1  Failing Endpoint ,  Worst Slack       -0.092ns,  Total Violation       -0.092ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        19.940ns  (logic 10.944ns (54.884%)  route 8.996ns (45.116%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 21.827 - 20.000 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/O
                         net (fo=35, unplaced)        0.522     4.976    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.100 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/O
                         net (fo=35, unplaced)        0.522     5.622    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg1_r_data[0]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.746 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/O
                         net (fo=1, unplaced)         0.333     6.079    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.659 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     6.668    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     6.782    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     6.896    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.225 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/O[3]
                         net (fo=2, unplaced)         0.629     7.854    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg1_r_data_com[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     8.161 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/O
                         net (fo=3, unplaced)         0.800     8.961    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_0[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841    12.802 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[47]
                         net (fo=36, unplaced)        0.800    13.602    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_59
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[0])
                                                      1.820    15.422 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, unplaced)         0.800    16.222    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.346 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, unplaced)         0.000    16.346    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/CO[3]
                         net (fo=1, unplaced)         0.009    16.905    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    17.234 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/O[3]
                         net (fo=1, unplaced)         0.618    17.852    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51_n_5
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_38/I0
                         LUT1 (Prop_lut1_I0_O)        0.307    18.159 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_38/O
                         net (fo=1, unplaced)         0.000    18.159    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_38_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.557 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000    18.557    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    18.886 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/O[3]
                         net (fo=1, unplaced)         0.618    19.504    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[28]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[28]_i_14/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    19.811 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[28]_i_14/O
                         net (fo=1, unplaced)         0.449    20.260    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_2_2
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    20.384 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_5/O
                         net (fo=1, unplaced)         0.902    21.286    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_5_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    21.410 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_2/O
                         net (fo=1, unplaced)         0.449    21.859    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_2_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    21.983 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_1/O
                         net (fo=1, unplaced)         0.000    21.983    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[28]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    21.827    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[28]/C
                         clock pessimism              0.070    21.897    
                         clock uncertainty           -0.035    21.862    
                         FDCE (Setup_fdce_C_D)        0.029    21.891    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[28]
  -------------------------------------------------------------------
                         required time                         21.891    
                         arrival time                         -21.983    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        19.766ns  (logic 11.076ns (56.035%)  route 8.690ns (43.965%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 21.827 - 20.000 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/O
                         net (fo=35, unplaced)        0.522     4.976    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.100 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/O
                         net (fo=35, unplaced)        0.522     5.622    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg1_r_data[0]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.746 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/O
                         net (fo=1, unplaced)         0.333     6.079    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.659 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     6.668    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     6.782    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     6.896    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.225 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/O[3]
                         net (fo=2, unplaced)         0.629     7.854    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg1_r_data_com[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     8.161 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/O
                         net (fo=3, unplaced)         0.800     8.961    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_0[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841    12.802 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[47]
                         net (fo=36, unplaced)        0.800    13.602    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_59
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[0])
                                                      1.820    15.422 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, unplaced)         0.800    16.222    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.346 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, unplaced)         0.000    16.346    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/CO[3]
                         net (fo=1, unplaced)         0.009    16.905    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/CO[3]
                         net (fo=1, unplaced)         0.000    17.019    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    17.348 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_50/O[3]
                         net (fo=1, unplaced)         0.618    17.966    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_50_n_5
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[28]_i_24/I0
                         LUT1 (Prop_lut1_I0_O)        0.307    18.273 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[28]_i_24/O
                         net (fo=1, unplaced)         0.000    18.273    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[28]_i_24_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.671 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000    18.671    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[30]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.019 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[30]_i_20/O[1]
                         net (fo=1, unplaced)         0.312    19.331    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[30]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[30]_i_12/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    19.637 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[30]_i_12/O
                         net (fo=1, unplaced)         0.449    20.086    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_2_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_6/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    20.210 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_6/O
                         net (fo=1, unplaced)         0.902    21.112    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_6_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    21.236 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_2/O
                         net (fo=1, unplaced)         0.449    21.685    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_2_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    21.809 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_1/O
                         net (fo=1, unplaced)         0.000    21.809    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[30]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    21.827    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[30]/C
                         clock pessimism              0.070    21.897    
                         clock uncertainty           -0.035    21.862    
                         FDCE (Setup_fdce_C_D)        0.029    21.891    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[30]
  -------------------------------------------------------------------
                         required time                         21.891    
                         arrival time                         -21.809    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        19.695ns  (logic 10.865ns (55.166%)  route 8.830ns (44.834%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 21.827 - 20.000 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/O
                         net (fo=35, unplaced)        0.522     4.976    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.100 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/O
                         net (fo=35, unplaced)        0.522     5.622    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg1_r_data[0]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.746 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/O
                         net (fo=1, unplaced)         0.333     6.079    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.659 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     6.668    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     6.782    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     6.896    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.225 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/O[3]
                         net (fo=2, unplaced)         0.629     7.854    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg1_r_data_com[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     8.161 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/O
                         net (fo=3, unplaced)         0.800     8.961    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_0[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841    12.802 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[47]
                         net (fo=36, unplaced)        0.800    13.602    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_59
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[0])
                                                      1.820    15.422 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, unplaced)         0.800    16.222    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.346 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, unplaced)         0.000    16.346    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/CO[3]
                         net (fo=1, unplaced)         0.009    16.905    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    17.234 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/O[3]
                         net (fo=1, unplaced)         0.618    17.852    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51_n_5
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_38/I0
                         LUT1 (Prop_lut1_I0_O)        0.307    18.159 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_38/O
                         net (fo=1, unplaced)         0.000    18.159    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_38_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.557 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000    18.557    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.813 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/O[2]
                         net (fo=1, unplaced)         0.452    19.265    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[27]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[27]_i_14/I2
                         LUT5 (Prop_lut5_I2_O)        0.301    19.566 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[27]_i_14/O
                         net (fo=1, unplaced)         0.449    20.015    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_4_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_9/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    20.139 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_9/O
                         net (fo=1, unplaced)         0.902    21.041    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_9_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    21.165 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_4/O
                         net (fo=1, unplaced)         0.449    21.614    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_4_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    21.738 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_1/O
                         net (fo=1, unplaced)         0.000    21.738    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[27]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    21.827    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[27]/C
                         clock pessimism              0.070    21.897    
                         clock uncertainty           -0.035    21.862    
                         FDCE (Setup_fdce_C_D)        0.029    21.891    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[27]
  -------------------------------------------------------------------
                         required time                         21.891    
                         arrival time                         -21.738    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        19.641ns  (logic 10.952ns (55.761%)  route 8.689ns (44.239%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 21.827 - 20.000 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/O
                         net (fo=35, unplaced)        0.522     4.976    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.100 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/O
                         net (fo=35, unplaced)        0.522     5.622    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg1_r_data[0]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.746 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/O
                         net (fo=1, unplaced)         0.333     6.079    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.659 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     6.668    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     6.782    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     6.896    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.225 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/O[3]
                         net (fo=2, unplaced)         0.629     7.854    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg1_r_data_com[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     8.161 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/O
                         net (fo=3, unplaced)         0.800     8.961    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_0[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841    12.802 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[47]
                         net (fo=36, unplaced)        0.800    13.602    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_59
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[0])
                                                      1.820    15.422 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, unplaced)         0.800    16.222    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.346 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, unplaced)         0.000    16.346    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/CO[3]
                         net (fo=1, unplaced)         0.009    16.905    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/CO[3]
                         net (fo=1, unplaced)         0.000    17.019    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    17.348 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_50/O[3]
                         net (fo=1, unplaced)         0.618    17.966    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_50_n_5
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[28]_i_24/I0
                         LUT1 (Prop_lut1_I0_O)        0.307    18.273 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[28]_i_24/O
                         net (fo=1, unplaced)         0.000    18.273    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[28]_i_24_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.671 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000    18.671    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[30]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.906 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[30]_i_20/O[0]
                         net (fo=1, unplaced)         0.311    19.217    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[29]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[29]_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    19.512 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[29]_i_10/O
                         net (fo=1, unplaced)         0.449    19.961    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_2_0
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    20.085 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_5/O
                         net (fo=1, unplaced)         0.902    20.987    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_5_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    21.111 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_2/O
                         net (fo=1, unplaced)         0.449    21.560    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_2_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    21.684 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_1/O
                         net (fo=1, unplaced)         0.000    21.684    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[29]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    21.827    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[29]/C
                         clock pessimism              0.070    21.897    
                         clock uncertainty           -0.035    21.862    
                         FDCE (Setup_fdce_C_D)        0.029    21.891    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[29]
  -------------------------------------------------------------------
                         required time                         21.891    
                         arrival time                         -21.684    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        19.373ns  (logic 10.552ns (54.467%)  route 8.821ns (45.533%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 21.827 - 20.000 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/O
                         net (fo=35, unplaced)        0.522     4.976    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.100 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/O
                         net (fo=35, unplaced)        0.522     5.622    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg1_r_data[0]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.746 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/O
                         net (fo=1, unplaced)         0.333     6.079    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.659 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     6.668    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     6.782    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     6.896    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.225 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/O[3]
                         net (fo=2, unplaced)         0.629     7.854    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg1_r_data_com[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     8.161 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/O
                         net (fo=3, unplaced)         0.800     8.961    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_0[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841    12.802 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[47]
                         net (fo=36, unplaced)        0.800    13.602    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_59
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[0])
                                                      1.820    15.422 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, unplaced)         0.800    16.222    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.346 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, unplaced)         0.000    16.346    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.926 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/O[2]
                         net (fo=1, unplaced)         0.452    17.378    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_6
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_46/I0
                         LUT1 (Prop_lut1_I0_O)        0.301    17.679 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_46/O
                         net (fo=1, unplaced)         0.000    17.679    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_46_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.319 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30/O[3]
                         net (fo=1, unplaced)         0.618    18.937    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[20]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[20]_i_23/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    19.244 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[20]_i_23/O
                         net (fo=1, unplaced)         0.449    19.693    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_4_0
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_11/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    19.817 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_11/O
                         net (fo=1, unplaced)         0.902    20.719    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_11_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    20.843 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_4/O
                         net (fo=1, unplaced)         0.449    21.292    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_4_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    21.416 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_1/O
                         net (fo=1, unplaced)         0.000    21.416    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[20]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    21.827    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[20]/C
                         clock pessimism              0.070    21.897    
                         clock uncertainty           -0.035    21.862    
                         FDCE (Setup_fdce_C_D)        0.029    21.891    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[20]
  -------------------------------------------------------------------
                         required time                         21.891    
                         arrival time                         -21.416    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        19.169ns  (logic 10.962ns (57.186%)  route 8.207ns (42.814%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 21.827 - 20.000 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/O
                         net (fo=35, unplaced)        0.522     4.976    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.100 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/O
                         net (fo=35, unplaced)        0.522     5.622    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg1_r_data[0]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.746 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/O
                         net (fo=1, unplaced)         0.333     6.079    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.659 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     6.668    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     6.782    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     6.896    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.225 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/O[3]
                         net (fo=2, unplaced)         0.629     7.854    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg1_r_data_com[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     8.161 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/O
                         net (fo=3, unplaced)         0.800     8.961    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_0[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841    12.802 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[47]
                         net (fo=36, unplaced)        0.800    13.602    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_59
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[0])
                                                      1.820    15.422 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, unplaced)         0.800    16.222    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.346 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, unplaced)         0.000    16.346    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/CO[3]
                         net (fo=1, unplaced)         0.009    16.905    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    17.234 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/O[3]
                         net (fo=1, unplaced)         0.618    17.852    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51_n_5
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_38/I0
                         LUT1 (Prop_lut1_I0_O)        0.307    18.159 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_38/O
                         net (fo=1, unplaced)         0.000    18.159    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_38_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.557 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000    18.557    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.905 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/O[1]
                         net (fo=1, unplaced)         0.312    19.217    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[26]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[26]_i_15/I2
                         LUT5 (Prop_lut5_I2_O)        0.306    19.523 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[26]_i_15/O
                         net (fo=1, unplaced)         0.449    19.972    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_4_2
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_10/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    20.096 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_10/O
                         net (fo=1, unplaced)         0.419    20.515    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_10_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    20.639 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_4/O
                         net (fo=1, unplaced)         0.449    21.088    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_4_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    21.212 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_1/O
                         net (fo=1, unplaced)         0.000    21.212    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[26]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    21.827    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[26]/C
                         clock pessimism              0.070    21.897    
                         clock uncertainty           -0.035    21.862    
                         FDCE (Setup_fdce_C_D)        0.029    21.891    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[26]
  -------------------------------------------------------------------
                         required time                         21.891    
                         arrival time                         -21.212    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        19.044ns  (logic 10.838ns (56.910%)  route 8.206ns (43.090%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 21.827 - 20.000 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/O
                         net (fo=35, unplaced)        0.522     4.976    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.100 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/O
                         net (fo=35, unplaced)        0.522     5.622    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg1_r_data[0]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.746 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/O
                         net (fo=1, unplaced)         0.333     6.079    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.659 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     6.668    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     6.782    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     6.896    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.225 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/O[3]
                         net (fo=2, unplaced)         0.629     7.854    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg1_r_data_com[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     8.161 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/O
                         net (fo=3, unplaced)         0.800     8.961    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_0[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841    12.802 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[47]
                         net (fo=36, unplaced)        0.800    13.602    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_59
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[0])
                                                      1.820    15.422 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, unplaced)         0.800    16.222    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.346 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, unplaced)         0.000    16.346    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/CO[3]
                         net (fo=1, unplaced)         0.009    16.905    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    17.234 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/O[3]
                         net (fo=1, unplaced)         0.618    17.852    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51_n_5
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_38/I0
                         LUT1 (Prop_lut1_I0_O)        0.307    18.159 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_38/O
                         net (fo=1, unplaced)         0.000    18.159    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_38_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.557 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000    18.557    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.792 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/O[0]
                         net (fo=1, unplaced)         0.311    19.103    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[25]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[25]_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    19.398 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[25]_i_10/O
                         net (fo=1, unplaced)         0.449    19.847    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_2_0
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    19.971 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_4/O
                         net (fo=1, unplaced)         0.419    20.390    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_4_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    20.514 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_2/O
                         net (fo=1, unplaced)         0.449    20.963    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_2_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    21.087 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_1/O
                         net (fo=1, unplaced)         0.000    21.087    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[25]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    21.827    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[25]/C
                         clock pessimism              0.070    21.897    
                         clock uncertainty           -0.035    21.862    
                         FDCE (Setup_fdce_C_D)        0.029    21.891    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[25]
  -------------------------------------------------------------------
                         required time                         21.891    
                         arrival time                         -21.087    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        18.964ns  (logic 10.626ns (56.032%)  route 8.338ns (43.968%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 21.827 - 20.000 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/O
                         net (fo=35, unplaced)        0.522     4.976    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.100 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/O
                         net (fo=35, unplaced)        0.522     5.622    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg1_r_data[0]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.746 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/O
                         net (fo=1, unplaced)         0.333     6.079    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.659 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     6.668    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     6.782    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     6.896    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.225 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/O[3]
                         net (fo=2, unplaced)         0.629     7.854    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg1_r_data_com[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     8.161 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/O
                         net (fo=3, unplaced)         0.800     8.961    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_0[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841    12.802 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[47]
                         net (fo=36, unplaced)        0.800    13.602    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_59
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[0])
                                                      1.820    15.422 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, unplaced)         0.800    16.222    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.346 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, unplaced)         0.000    16.346    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.986 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/O[3]
                         net (fo=1, unplaced)         0.618    17.604    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_5
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_45/I0
                         LUT1 (Prop_lut1_I0_O)        0.307    17.911 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_45/O
                         net (fo=1, unplaced)         0.000    17.911    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_45_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.309 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000    18.309    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.565 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/O[2]
                         net (fo=1, unplaced)         0.452    19.017    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[23]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[23]_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    19.318 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[23]_i_11/O
                         net (fo=1, unplaced)         0.449    19.767    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_2_0
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    19.891 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_4/O
                         net (fo=1, unplaced)         0.419    20.310    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_4_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    20.434 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_2/O
                         net (fo=1, unplaced)         0.449    20.883    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_2_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    21.007 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_1/O
                         net (fo=1, unplaced)         0.000    21.007    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[23]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    21.827    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[23]/C
                         clock pessimism              0.070    21.897    
                         clock uncertainty           -0.035    21.862    
                         FDCE (Setup_fdce_C_D)        0.029    21.891    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[23]
  -------------------------------------------------------------------
                         required time                         21.891    
                         arrival time                         -21.007    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        18.921ns  (logic 10.723ns (56.672%)  route 8.198ns (43.328%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 21.827 - 20.000 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/O
                         net (fo=35, unplaced)        0.522     4.976    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.100 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/O
                         net (fo=35, unplaced)        0.522     5.622    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg1_r_data[0]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.746 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/O
                         net (fo=1, unplaced)         0.333     6.079    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.659 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     6.668    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     6.782    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     6.896    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.225 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/O[3]
                         net (fo=2, unplaced)         0.629     7.854    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg1_r_data_com[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     8.161 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/O
                         net (fo=3, unplaced)         0.800     8.961    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_0[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841    12.802 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[47]
                         net (fo=36, unplaced)        0.800    13.602    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_59
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[0])
                                                      1.820    15.422 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, unplaced)         0.800    16.222    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.346 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, unplaced)         0.000    16.346    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.986 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/O[3]
                         net (fo=1, unplaced)         0.618    17.604    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_5
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_45/I0
                         LUT1 (Prop_lut1_I0_O)        0.307    17.911 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_45/O
                         net (fo=1, unplaced)         0.000    17.911    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_45_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.309 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000    18.309    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.657 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/O[1]
                         net (fo=1, unplaced)         0.312    18.969    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[22]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[22]_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    19.275 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[22]_i_10/O
                         net (fo=1, unplaced)         0.449    19.724    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_2_2
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    19.848 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_4/O
                         net (fo=1, unplaced)         0.419    20.267    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_4_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    20.391 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_2/O
                         net (fo=1, unplaced)         0.449    20.840    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_2_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    20.964 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_1/O
                         net (fo=1, unplaced)         0.000    20.964    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[22]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    21.827    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[22]/C
                         clock pessimism              0.070    21.897    
                         clock uncertainty           -0.035    21.862    
                         FDCE (Setup_fdce_C_D)        0.029    21.891    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[22]
  -------------------------------------------------------------------
                         required time                         21.891    
                         arrival time                         -20.964    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        18.882ns  (logic 10.581ns (56.037%)  route 8.301ns (43.963%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 21.827 - 20.000 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/O
                         net (fo=35, unplaced)        0.522     4.976    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.100 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/O
                         net (fo=35, unplaced)        0.522     5.622    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg1_r_data[0]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.746 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36/O
                         net (fo=1, unplaced)         0.333     6.079    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_36_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.659 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     6.668    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_21_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     6.782    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     6.896    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_19_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.225 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_18/O[3]
                         net (fo=2, unplaced)         0.629     7.854    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg1_r_data_com[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     8.161 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_1/O
                         net (fo=3, unplaced)         0.800     8.961    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_0[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[47])
                                                      3.841    12.802 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[47]
                         net (fo=36, unplaced)        0.800    13.602    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_59
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[0])
                                                      1.820    15.422 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, unplaced)         0.800    16.222    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.346 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, unplaced)         0.000    16.346    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.986 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/O[3]
                         net (fo=1, unplaced)         0.618    17.604    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_5
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_45/I0
                         LUT1 (Prop_lut1_I0_O)        0.307    17.911 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_45/O
                         net (fo=1, unplaced)         0.000    17.911    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_45_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.309 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000    18.309    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    18.638 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/O[3]
                         net (fo=1, unplaced)         0.618    19.256    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[24]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_9/I2
                         LUT6 (Prop_lut6_I2_O)        0.307    19.563 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_9/O
                         net (fo=1, unplaced)         0.449    20.012    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o_reg[24]_2
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[24]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    20.136 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[24]_i_4/O
                         net (fo=1, unplaced)         0.665    20.801    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[24]_i_4_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[24]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    20.925 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[24]_i_1/O
                         net (fo=1, unplaced)         0.000    20.925    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[24]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    21.827    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[24]/C
                         clock pessimism              0.070    21.897    
                         clock uncertainty           -0.035    21.862    
                         FDCE (Setup_fdce_C_D)        0.029    21.891    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[24]
  -------------------------------------------------------------------
                         required time                         21.891    
                         arrival time                         -20.925    
  -------------------------------------------------------------------
                         slack                                  0.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_div/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDRE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.481 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/cnt_reg[5]/Q
                         net (fo=2, unplaced)         0.136     0.617    u_risc_v_soc/u_risc_v_pipe_top/u_div/cnt_reg_n_1_[5]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/cnt[5]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.715 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/cnt[5]_i_3/O
                         net (fo=1, unplaced)         0.000     0.715    u_risc_v_soc/u_risc_v_pipe_top/u_div/cnt[5]_i_3_n_1
                         FDRE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDRE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/cnt_reg[5]/C
                         clock pessimism             -0.188     0.485    
                         FDRE (Hold_fdre_C_D)         0.091     0.576    u_risc_v_soc/u_risc_v_pipe_top/u_div/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[10]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDRE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[10]_P/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.481 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[10]_P/Q
                         net (fo=3, unplaced)         0.139     0.620    u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[10]_P_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[10]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.718 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.718    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[10]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[10]/C
                         clock pessimism             -0.188     0.485    
                         FDCE (Hold_fdce_C_D)         0.091     0.576    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[12]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDRE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[12]_P/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.481 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[12]_P/Q
                         net (fo=3, unplaced)         0.139     0.620    u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[12]_P_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[12]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.718 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.718    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[12]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[12]/C
                         clock pessimism             -0.188     0.485    
                         FDCE (Hold_fdce_C_D)         0.091     0.576    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[14]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDRE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[14]_P/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.481 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[14]_P/Q
                         net (fo=3, unplaced)         0.139     0.620    u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[14]_P_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[14]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.718 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.718    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[14]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[14]/C
                         clock pessimism             -0.188     0.485    
                         FDCE (Hold_fdce_C_D)         0.091     0.576    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[16]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDRE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[16]_P/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.481 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[16]_P/Q
                         net (fo=3, unplaced)         0.139     0.620    u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[16]_P_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[16]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.718 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.718    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[16]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[16]/C
                         clock pessimism             -0.188     0.485    
                         FDCE (Hold_fdce_C_D)         0.091     0.576    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[18]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDRE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[18]_P/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.481 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[18]_P/Q
                         net (fo=3, unplaced)         0.139     0.620    u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[18]_P_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[18]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.718 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.718    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[18]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[18]/C
                         clock pessimism             -0.188     0.485    
                         FDCE (Hold_fdce_C_D)         0.091     0.576    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[1]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDRE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.481 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[1]_P/Q
                         net (fo=3, unplaced)         0.139     0.620    u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[1]_P_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.718 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.718    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[1]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[1]/C
                         clock pessimism             -0.188     0.485    
                         FDCE (Hold_fdce_C_D)         0.091     0.576    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[20]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDRE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[20]_P/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.481 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[20]_P/Q
                         net (fo=3, unplaced)         0.139     0.620    u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[20]_P_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[20]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.718 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[20]_i_1/O
                         net (fo=1, unplaced)         0.000     0.718    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[20]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[20]/C
                         clock pessimism             -0.188     0.485    
                         FDCE (Hold_fdce_C_D)         0.091     0.576    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[22]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDRE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[22]_P/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.481 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[22]_P/Q
                         net (fo=3, unplaced)         0.139     0.620    u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[22]_P_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[22]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.718 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[22]_i_1/O
                         net (fo=1, unplaced)         0.000     0.718    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[22]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[22]/C
                         clock pessimism             -0.188     0.485    
                         FDCE (Hold_fdce_C_D)         0.091     0.576    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[24]_P/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDRE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[24]_P/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.481 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[24]_P/Q
                         net (fo=3, unplaced)         0.139     0.620    u_risc_v_soc/u_risc_v_pipe_top/u_div/dividend_reg[24]_P_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[24]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.718 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[24]_i_1/O
                         net (fo=1, unplaced)         0.000     0.718    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[24]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[24]/C
                         clock pessimism             -0.188     0.485    
                         FDCE (Hold_fdce_C_D)         0.091     0.576    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424               u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424               u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000               u_risc_v_soc/u_ram/_ram_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000               u_risc_v_soc/u_ram/_ram_reg[0][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000               u_risc_v_soc/u_ram/_ram_reg[0][11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000               u_risc_v_soc/u_ram/_ram_reg[0][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000               u_risc_v_soc/u_ram/_ram_reg[0][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000               u_risc_v_soc/u_ram/_ram_reg[0][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000               u_risc_v_soc/u_ram/_ram_reg[0][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000               u_risc_v_soc/u_ram/_ram_reg[0][16]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750                u_risc_v_soc/u_rom/_rom_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_vga_top/u_vga_clk/inst/clk_in1
  To Clock:  u_vga_top/u_vga_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_vga_top/u_vga_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_vga_top/u_vga_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vga_clk
  To Clock:  clk_out1_vga_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.617ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.595ns (23.781%)  route 5.112ns (76.219%))
  Logic Levels:           8  (LUT2=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.044ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 f  u_vga_top/u_vga_control/addr_v_reg[10]/Q
                         net (fo=2, unplaced)         0.976    -1.612    u_vga_top/u_vga_control/addr_v_reg_n_1_[10]
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_40/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.317 f  u_vga_top/u_vga_control/rgb_data[15]_i_40/O
                         net (fo=1, unplaced)         0.449    -0.868    u_vga_top/u_vga_control/rgb_data[15]_i_40_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    -0.744 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, unplaced)         0.460    -0.284    u_vga_top/u_vga_control/u_vga_drive/p_15_in
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_32/I0
                         LUT5 (Prop_lut5_I0_O)        0.118    -0.166 f  u_vga_top/u_vga_control/rgb_data[15]_i_32/O
                         net (fo=3, unplaced)         0.467     0.301    u_vga_top/u_vga_control/rgb_data[15]_i_32_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     0.425 f  u_vga_top/u_vga_control/rgb_data[15]_i_22/O
                         net (fo=5, unplaced)         0.477     0.902    u_vga_top/u_vga_control/addr_h_reg[7]_3
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_14/I1
                         LUT2 (Prop_lut2_I1_O)        0.118     1.020 f  u_vga_top/u_vga_control/rgb_data[15]_i_14/O
                         net (fo=14, unplaced)        0.500     1.520    u_vga_top/u_vga_control/rgb_data[15]_i_14_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     1.638 r  u_vga_top/u_vga_control/rgb_data[15]_i_4/O
                         net (fo=13, unplaced)        0.499     2.137    u_vga_top/u_vga_control/addr_h_reg[6]_2
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.261 r  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=2, unplaced)         0.460     2.721    u_vga_top/u_vga_control/u_vga_drive/blank_area__9
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     2.839 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.824     3.663    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[10]/C
                         clock pessimism              0.460    36.811    
                         clock uncertainty           -0.098    36.713    
                         FDRE (Setup_fdre_C_R)       -0.433    36.280    u_vga_top/u_vga_drive/rgb_data_reg[10]
  -------------------------------------------------------------------
                         required time                         36.280    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 32.617    

Slack (MET) :             32.617ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.595ns (23.781%)  route 5.112ns (76.219%))
  Logic Levels:           8  (LUT2=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.044ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 f  u_vga_top/u_vga_control/addr_v_reg[10]/Q
                         net (fo=2, unplaced)         0.976    -1.612    u_vga_top/u_vga_control/addr_v_reg_n_1_[10]
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_40/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.317 f  u_vga_top/u_vga_control/rgb_data[15]_i_40/O
                         net (fo=1, unplaced)         0.449    -0.868    u_vga_top/u_vga_control/rgb_data[15]_i_40_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    -0.744 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, unplaced)         0.460    -0.284    u_vga_top/u_vga_control/u_vga_drive/p_15_in
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_32/I0
                         LUT5 (Prop_lut5_I0_O)        0.118    -0.166 f  u_vga_top/u_vga_control/rgb_data[15]_i_32/O
                         net (fo=3, unplaced)         0.467     0.301    u_vga_top/u_vga_control/rgb_data[15]_i_32_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     0.425 f  u_vga_top/u_vga_control/rgb_data[15]_i_22/O
                         net (fo=5, unplaced)         0.477     0.902    u_vga_top/u_vga_control/addr_h_reg[7]_3
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_14/I1
                         LUT2 (Prop_lut2_I1_O)        0.118     1.020 f  u_vga_top/u_vga_control/rgb_data[15]_i_14/O
                         net (fo=14, unplaced)        0.500     1.520    u_vga_top/u_vga_control/rgb_data[15]_i_14_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     1.638 r  u_vga_top/u_vga_control/rgb_data[15]_i_4/O
                         net (fo=13, unplaced)        0.499     2.137    u_vga_top/u_vga_control/addr_h_reg[6]_2
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.261 r  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=2, unplaced)         0.460     2.721    u_vga_top/u_vga_control/u_vga_drive/blank_area__9
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     2.839 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.824     3.663    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[12]/C
                         clock pessimism              0.460    36.811    
                         clock uncertainty           -0.098    36.713    
                         FDRE (Setup_fdre_C_R)       -0.433    36.280    u_vga_top/u_vga_drive/rgb_data_reg[12]
  -------------------------------------------------------------------
                         required time                         36.280    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 32.617    

Slack (MET) :             32.617ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.595ns (23.781%)  route 5.112ns (76.219%))
  Logic Levels:           8  (LUT2=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.044ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 f  u_vga_top/u_vga_control/addr_v_reg[10]/Q
                         net (fo=2, unplaced)         0.976    -1.612    u_vga_top/u_vga_control/addr_v_reg_n_1_[10]
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_40/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.317 f  u_vga_top/u_vga_control/rgb_data[15]_i_40/O
                         net (fo=1, unplaced)         0.449    -0.868    u_vga_top/u_vga_control/rgb_data[15]_i_40_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    -0.744 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, unplaced)         0.460    -0.284    u_vga_top/u_vga_control/u_vga_drive/p_15_in
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_32/I0
                         LUT5 (Prop_lut5_I0_O)        0.118    -0.166 f  u_vga_top/u_vga_control/rgb_data[15]_i_32/O
                         net (fo=3, unplaced)         0.467     0.301    u_vga_top/u_vga_control/rgb_data[15]_i_32_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     0.425 f  u_vga_top/u_vga_control/rgb_data[15]_i_22/O
                         net (fo=5, unplaced)         0.477     0.902    u_vga_top/u_vga_control/addr_h_reg[7]_3
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_14/I1
                         LUT2 (Prop_lut2_I1_O)        0.118     1.020 f  u_vga_top/u_vga_control/rgb_data[15]_i_14/O
                         net (fo=14, unplaced)        0.500     1.520    u_vga_top/u_vga_control/rgb_data[15]_i_14_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     1.638 r  u_vga_top/u_vga_control/rgb_data[15]_i_4/O
                         net (fo=13, unplaced)        0.499     2.137    u_vga_top/u_vga_control/addr_h_reg[6]_2
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.261 r  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=2, unplaced)         0.460     2.721    u_vga_top/u_vga_control/u_vga_drive/blank_area__9
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     2.839 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.824     3.663    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/C
                         clock pessimism              0.460    36.811    
                         clock uncertainty           -0.098    36.713    
                         FDRE (Setup_fdre_C_R)       -0.433    36.280    u_vga_top/u_vga_drive/rgb_data_reg[13]
  -------------------------------------------------------------------
                         required time                         36.280    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 32.617    

Slack (MET) :             32.617ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.595ns (23.781%)  route 5.112ns (76.219%))
  Logic Levels:           8  (LUT2=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.044ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 f  u_vga_top/u_vga_control/addr_v_reg[10]/Q
                         net (fo=2, unplaced)         0.976    -1.612    u_vga_top/u_vga_control/addr_v_reg_n_1_[10]
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_40/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.317 f  u_vga_top/u_vga_control/rgb_data[15]_i_40/O
                         net (fo=1, unplaced)         0.449    -0.868    u_vga_top/u_vga_control/rgb_data[15]_i_40_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    -0.744 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, unplaced)         0.460    -0.284    u_vga_top/u_vga_control/u_vga_drive/p_15_in
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_32/I0
                         LUT5 (Prop_lut5_I0_O)        0.118    -0.166 f  u_vga_top/u_vga_control/rgb_data[15]_i_32/O
                         net (fo=3, unplaced)         0.467     0.301    u_vga_top/u_vga_control/rgb_data[15]_i_32_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     0.425 f  u_vga_top/u_vga_control/rgb_data[15]_i_22/O
                         net (fo=5, unplaced)         0.477     0.902    u_vga_top/u_vga_control/addr_h_reg[7]_3
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_14/I1
                         LUT2 (Prop_lut2_I1_O)        0.118     1.020 f  u_vga_top/u_vga_control/rgb_data[15]_i_14/O
                         net (fo=14, unplaced)        0.500     1.520    u_vga_top/u_vga_control/rgb_data[15]_i_14_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     1.638 r  u_vga_top/u_vga_control/rgb_data[15]_i_4/O
                         net (fo=13, unplaced)        0.499     2.137    u_vga_top/u_vga_control/addr_h_reg[6]_2
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.261 r  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=2, unplaced)         0.460     2.721    u_vga_top/u_vga_control/u_vga_drive/blank_area__9
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     2.839 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.824     3.663    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[14]/C
                         clock pessimism              0.460    36.811    
                         clock uncertainty           -0.098    36.713    
                         FDRE (Setup_fdre_C_R)       -0.433    36.280    u_vga_top/u_vga_drive/rgb_data_reg[14]
  -------------------------------------------------------------------
                         required time                         36.280    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 32.617    

Slack (MET) :             32.617ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.595ns (23.781%)  route 5.112ns (76.219%))
  Logic Levels:           8  (LUT2=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.044ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 f  u_vga_top/u_vga_control/addr_v_reg[10]/Q
                         net (fo=2, unplaced)         0.976    -1.612    u_vga_top/u_vga_control/addr_v_reg_n_1_[10]
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_40/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.317 f  u_vga_top/u_vga_control/rgb_data[15]_i_40/O
                         net (fo=1, unplaced)         0.449    -0.868    u_vga_top/u_vga_control/rgb_data[15]_i_40_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    -0.744 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, unplaced)         0.460    -0.284    u_vga_top/u_vga_control/u_vga_drive/p_15_in
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_32/I0
                         LUT5 (Prop_lut5_I0_O)        0.118    -0.166 f  u_vga_top/u_vga_control/rgb_data[15]_i_32/O
                         net (fo=3, unplaced)         0.467     0.301    u_vga_top/u_vga_control/rgb_data[15]_i_32_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     0.425 f  u_vga_top/u_vga_control/rgb_data[15]_i_22/O
                         net (fo=5, unplaced)         0.477     0.902    u_vga_top/u_vga_control/addr_h_reg[7]_3
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_14/I1
                         LUT2 (Prop_lut2_I1_O)        0.118     1.020 f  u_vga_top/u_vga_control/rgb_data[15]_i_14/O
                         net (fo=14, unplaced)        0.500     1.520    u_vga_top/u_vga_control/rgb_data[15]_i_14_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     1.638 r  u_vga_top/u_vga_control/rgb_data[15]_i_4/O
                         net (fo=13, unplaced)        0.499     2.137    u_vga_top/u_vga_control/addr_h_reg[6]_2
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.261 r  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=2, unplaced)         0.460     2.721    u_vga_top/u_vga_control/u_vga_drive/blank_area__9
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     2.839 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.824     3.663    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[15]/C
                         clock pessimism              0.460    36.811    
                         clock uncertainty           -0.098    36.713    
                         FDRE (Setup_fdre_C_R)       -0.433    36.280    u_vga_top/u_vga_drive/rgb_data_reg[15]
  -------------------------------------------------------------------
                         required time                         36.280    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 32.617    

Slack (MET) :             32.617ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.595ns (23.781%)  route 5.112ns (76.219%))
  Logic Levels:           8  (LUT2=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.044ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 f  u_vga_top/u_vga_control/addr_v_reg[10]/Q
                         net (fo=2, unplaced)         0.976    -1.612    u_vga_top/u_vga_control/addr_v_reg_n_1_[10]
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_40/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.317 f  u_vga_top/u_vga_control/rgb_data[15]_i_40/O
                         net (fo=1, unplaced)         0.449    -0.868    u_vga_top/u_vga_control/rgb_data[15]_i_40_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    -0.744 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, unplaced)         0.460    -0.284    u_vga_top/u_vga_control/u_vga_drive/p_15_in
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_32/I0
                         LUT5 (Prop_lut5_I0_O)        0.118    -0.166 f  u_vga_top/u_vga_control/rgb_data[15]_i_32/O
                         net (fo=3, unplaced)         0.467     0.301    u_vga_top/u_vga_control/rgb_data[15]_i_32_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     0.425 f  u_vga_top/u_vga_control/rgb_data[15]_i_22/O
                         net (fo=5, unplaced)         0.477     0.902    u_vga_top/u_vga_control/addr_h_reg[7]_3
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_14/I1
                         LUT2 (Prop_lut2_I1_O)        0.118     1.020 f  u_vga_top/u_vga_control/rgb_data[15]_i_14/O
                         net (fo=14, unplaced)        0.500     1.520    u_vga_top/u_vga_control/rgb_data[15]_i_14_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     1.638 r  u_vga_top/u_vga_control/rgb_data[15]_i_4/O
                         net (fo=13, unplaced)        0.499     2.137    u_vga_top/u_vga_control/addr_h_reg[6]_2
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.261 r  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=2, unplaced)         0.460     2.721    u_vga_top/u_vga_control/u_vga_drive/blank_area__9
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     2.839 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.824     3.663    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/C
                         clock pessimism              0.460    36.811    
                         clock uncertainty           -0.098    36.713    
                         FDRE (Setup_fdre_C_R)       -0.433    36.280    u_vga_top/u_vga_drive/rgb_data_reg[1]
  -------------------------------------------------------------------
                         required time                         36.280    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 32.617    

Slack (MET) :             32.617ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.595ns (23.781%)  route 5.112ns (76.219%))
  Logic Levels:           8  (LUT2=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.044ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 f  u_vga_top/u_vga_control/addr_v_reg[10]/Q
                         net (fo=2, unplaced)         0.976    -1.612    u_vga_top/u_vga_control/addr_v_reg_n_1_[10]
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_40/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.317 f  u_vga_top/u_vga_control/rgb_data[15]_i_40/O
                         net (fo=1, unplaced)         0.449    -0.868    u_vga_top/u_vga_control/rgb_data[15]_i_40_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    -0.744 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, unplaced)         0.460    -0.284    u_vga_top/u_vga_control/u_vga_drive/p_15_in
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_32/I0
                         LUT5 (Prop_lut5_I0_O)        0.118    -0.166 f  u_vga_top/u_vga_control/rgb_data[15]_i_32/O
                         net (fo=3, unplaced)         0.467     0.301    u_vga_top/u_vga_control/rgb_data[15]_i_32_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     0.425 f  u_vga_top/u_vga_control/rgb_data[15]_i_22/O
                         net (fo=5, unplaced)         0.477     0.902    u_vga_top/u_vga_control/addr_h_reg[7]_3
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_14/I1
                         LUT2 (Prop_lut2_I1_O)        0.118     1.020 f  u_vga_top/u_vga_control/rgb_data[15]_i_14/O
                         net (fo=14, unplaced)        0.500     1.520    u_vga_top/u_vga_control/rgb_data[15]_i_14_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     1.638 r  u_vga_top/u_vga_control/rgb_data[15]_i_4/O
                         net (fo=13, unplaced)        0.499     2.137    u_vga_top/u_vga_control/addr_h_reg[6]_2
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.261 r  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=2, unplaced)         0.460     2.721    u_vga_top/u_vga_control/u_vga_drive/blank_area__9
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     2.839 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.824     3.663    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/C
                         clock pessimism              0.460    36.811    
                         clock uncertainty           -0.098    36.713    
                         FDRE (Setup_fdre_C_R)       -0.433    36.280    u_vga_top/u_vga_drive/rgb_data_reg[2]
  -------------------------------------------------------------------
                         required time                         36.280    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 32.617    

Slack (MET) :             32.617ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.595ns (23.781%)  route 5.112ns (76.219%))
  Logic Levels:           8  (LUT2=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.044ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 f  u_vga_top/u_vga_control/addr_v_reg[10]/Q
                         net (fo=2, unplaced)         0.976    -1.612    u_vga_top/u_vga_control/addr_v_reg_n_1_[10]
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_40/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.317 f  u_vga_top/u_vga_control/rgb_data[15]_i_40/O
                         net (fo=1, unplaced)         0.449    -0.868    u_vga_top/u_vga_control/rgb_data[15]_i_40_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    -0.744 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, unplaced)         0.460    -0.284    u_vga_top/u_vga_control/u_vga_drive/p_15_in
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_32/I0
                         LUT5 (Prop_lut5_I0_O)        0.118    -0.166 f  u_vga_top/u_vga_control/rgb_data[15]_i_32/O
                         net (fo=3, unplaced)         0.467     0.301    u_vga_top/u_vga_control/rgb_data[15]_i_32_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     0.425 f  u_vga_top/u_vga_control/rgb_data[15]_i_22/O
                         net (fo=5, unplaced)         0.477     0.902    u_vga_top/u_vga_control/addr_h_reg[7]_3
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_14/I1
                         LUT2 (Prop_lut2_I1_O)        0.118     1.020 f  u_vga_top/u_vga_control/rgb_data[15]_i_14/O
                         net (fo=14, unplaced)        0.500     1.520    u_vga_top/u_vga_control/rgb_data[15]_i_14_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     1.638 r  u_vga_top/u_vga_control/rgb_data[15]_i_4/O
                         net (fo=13, unplaced)        0.499     2.137    u_vga_top/u_vga_control/addr_h_reg[6]_2
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.261 r  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=2, unplaced)         0.460     2.721    u_vga_top/u_vga_control/u_vga_drive/blank_area__9
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     2.839 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.824     3.663    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[3]/C
                         clock pessimism              0.460    36.811    
                         clock uncertainty           -0.098    36.713    
                         FDRE (Setup_fdre_C_R)       -0.433    36.280    u_vga_top/u_vga_drive/rgb_data_reg[3]
  -------------------------------------------------------------------
                         required time                         36.280    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 32.617    

Slack (MET) :             32.617ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.595ns (23.781%)  route 5.112ns (76.219%))
  Logic Levels:           8  (LUT2=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.044ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 f  u_vga_top/u_vga_control/addr_v_reg[10]/Q
                         net (fo=2, unplaced)         0.976    -1.612    u_vga_top/u_vga_control/addr_v_reg_n_1_[10]
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_40/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.317 f  u_vga_top/u_vga_control/rgb_data[15]_i_40/O
                         net (fo=1, unplaced)         0.449    -0.868    u_vga_top/u_vga_control/rgb_data[15]_i_40_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    -0.744 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, unplaced)         0.460    -0.284    u_vga_top/u_vga_control/u_vga_drive/p_15_in
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_32/I0
                         LUT5 (Prop_lut5_I0_O)        0.118    -0.166 f  u_vga_top/u_vga_control/rgb_data[15]_i_32/O
                         net (fo=3, unplaced)         0.467     0.301    u_vga_top/u_vga_control/rgb_data[15]_i_32_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     0.425 f  u_vga_top/u_vga_control/rgb_data[15]_i_22/O
                         net (fo=5, unplaced)         0.477     0.902    u_vga_top/u_vga_control/addr_h_reg[7]_3
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_14/I1
                         LUT2 (Prop_lut2_I1_O)        0.118     1.020 f  u_vga_top/u_vga_control/rgb_data[15]_i_14/O
                         net (fo=14, unplaced)        0.500     1.520    u_vga_top/u_vga_control/rgb_data[15]_i_14_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     1.638 r  u_vga_top/u_vga_control/rgb_data[15]_i_4/O
                         net (fo=13, unplaced)        0.499     2.137    u_vga_top/u_vga_control/addr_h_reg[6]_2
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.261 r  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=2, unplaced)         0.460     2.721    u_vga_top/u_vga_control/u_vga_drive/blank_area__9
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     2.839 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.824     3.663    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[4]/C
                         clock pessimism              0.460    36.811    
                         clock uncertainty           -0.098    36.713    
                         FDRE (Setup_fdre_C_R)       -0.433    36.280    u_vga_top/u_vga_drive/rgb_data_reg[4]
  -------------------------------------------------------------------
                         required time                         36.280    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 32.617    

Slack (MET) :             32.617ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.595ns (23.781%)  route 5.112ns (76.219%))
  Logic Levels:           8  (LUT2=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.044ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 f  u_vga_top/u_vga_control/addr_v_reg[10]/Q
                         net (fo=2, unplaced)         0.976    -1.612    u_vga_top/u_vga_control/addr_v_reg_n_1_[10]
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_40/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.317 f  u_vga_top/u_vga_control/rgb_data[15]_i_40/O
                         net (fo=1, unplaced)         0.449    -0.868    u_vga_top/u_vga_control/rgb_data[15]_i_40_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    -0.744 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, unplaced)         0.460    -0.284    u_vga_top/u_vga_control/u_vga_drive/p_15_in
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_32/I0
                         LUT5 (Prop_lut5_I0_O)        0.118    -0.166 f  u_vga_top/u_vga_control/rgb_data[15]_i_32/O
                         net (fo=3, unplaced)         0.467     0.301    u_vga_top/u_vga_control/rgb_data[15]_i_32_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     0.425 f  u_vga_top/u_vga_control/rgb_data[15]_i_22/O
                         net (fo=5, unplaced)         0.477     0.902    u_vga_top/u_vga_control/addr_h_reg[7]_3
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_14/I1
                         LUT2 (Prop_lut2_I1_O)        0.118     1.020 f  u_vga_top/u_vga_control/rgb_data[15]_i_14/O
                         net (fo=14, unplaced)        0.500     1.520    u_vga_top/u_vga_control/rgb_data[15]_i_14_n_1
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     1.638 r  u_vga_top/u_vga_control/rgb_data[15]_i_4/O
                         net (fo=13, unplaced)        0.499     2.137    u_vga_top/u_vga_control/addr_h_reg[6]_2
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.261 r  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=2, unplaced)         0.460     2.721    u_vga_top/u_vga_control/u_vga_drive/blank_area__9
                                                                      r  u_vga_top/u_vga_control/rgb_data[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     2.839 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.824     3.663    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[7]/C
                         clock pessimism              0.460    36.811    
                         clock uncertainty           -0.098    36.713    
                         FDRE (Setup_fdre_C_R)       -0.433    36.280    u_vga_top/u_vga_drive/rgb_data_reg[7]
  -------------------------------------------------------------------
                         required time                         36.280    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 32.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_control/addr_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/cell_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    -1.185ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_control/addr_h_reg[0]/Q
                         net (fo=1, unplaced)         0.141    -0.903    u_vga_top/u_vga_drive/addr_h[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/cell_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/cell_addr_reg[0]/C
                         clock pessimism              0.468    -1.040    
                         FDRE (Hold_fdre_C_D)        -0.017    -1.057    u_vga_top/u_vga_drive/cell_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          1.057    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_control/addr_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/cell_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    -1.185ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_control/addr_h_reg[1]/Q
                         net (fo=1, unplaced)         0.141    -0.903    u_vga_top/u_vga_drive/addr_h[1]
                         FDRE                                         r  u_vga_top/u_vga_drive/cell_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/cell_addr_reg[1]/C
                         clock pessimism              0.468    -1.040    
                         FDRE (Hold_fdre_C_D)        -0.017    -1.057    u_vga_top/u_vga_drive/cell_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          1.057    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_control/addr_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/cell_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    -1.185ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_control/addr_h_reg[2]/Q
                         net (fo=1, unplaced)         0.141    -0.903    u_vga_top/u_vga_drive/addr_h[2]
                         FDRE                                         r  u_vga_top/u_vga_drive/cell_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/cell_addr_reg[2]/C
                         clock pessimism              0.468    -1.040    
                         FDRE (Hold_fdre_C_D)        -0.017    -1.057    u_vga_top/u_vga_drive/cell_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          1.057    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_drive/rgb_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_control/rgb_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    -1.185ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_drive/rgb_data_reg[10]/Q
                         net (fo=1, unplaced)         0.198    -0.846    u_vga_top/u_vga_control/Q[7]
                                                                      r  u_vga_top/u_vga_control/rgb[10]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.748 r  u_vga_top/u_vga_control/rgb[10]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.748    u_vga_top/u_vga_control/rgb[10]_i_1_n_1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[10]/C
                         clock pessimism              0.468    -1.040    
                         FDCE (Hold_fdce_C_D)         0.091    -0.949    u_vga_top/u_vga_control/rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.949    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_drive/rgb_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_control/rgb_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    -1.185ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_drive/rgb_data_reg[13]/Q
                         net (fo=1, unplaced)         0.198    -0.846    u_vga_top/u_vga_control/Q[9]
                                                                      r  u_vga_top/u_vga_control/rgb[13]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.748 r  u_vga_top/u_vga_control/rgb[13]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.748    u_vga_top/u_vga_control/rgb[13]_i_1_n_1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[13]/C
                         clock pessimism              0.468    -1.040    
                         FDCE (Hold_fdce_C_D)         0.091    -0.949    u_vga_top/u_vga_control/rgb_reg[13]
  -------------------------------------------------------------------
                         required time                          0.949    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_drive/rgb_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_control/rgb_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    -1.185ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_drive/rgb_data_reg[2]/Q
                         net (fo=1, unplaced)         0.198    -0.846    u_vga_top/u_vga_control/Q[1]
                                                                      r  u_vga_top/u_vga_control/rgb[2]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.748 r  u_vga_top/u_vga_control/rgb[2]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.748    u_vga_top/u_vga_control/rgb[2]_i_1_n_1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[2]/C
                         clock pessimism              0.468    -1.040    
                         FDCE (Hold_fdce_C_D)         0.091    -0.949    u_vga_top/u_vga_control/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.949    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_drive/rgb_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_control/rgb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    -1.185ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_drive/rgb_data_reg[4]/Q
                         net (fo=1, unplaced)         0.198    -0.846    u_vga_top/u_vga_control/Q[3]
                                                                      r  u_vga_top/u_vga_control/rgb[4]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.748 r  u_vga_top/u_vga_control/rgb[4]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.748    u_vga_top/u_vga_control/rgb[4]_i_1_n_1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[4]/C
                         clock pessimism              0.468    -1.040    
                         FDCE (Hold_fdce_C_D)         0.091    -0.949    u_vga_top/u_vga_control/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.949    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_drive/rgb_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_control/rgb_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.239ns (54.677%)  route 0.198ns (45.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    -1.185ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_drive/rgb_data_reg[8]/Q
                         net (fo=1, unplaced)         0.198    -0.846    u_vga_top/u_vga_control/Q[5]
                                                                      r  u_vga_top/u_vga_control/rgb[8]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.748 r  u_vga_top/u_vga_control/rgb[8]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.748    u_vga_top/u_vga_control/rgb[8]_i_1_n_1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[8]/C
                         clock pessimism              0.468    -1.040    
                         FDCE (Hold_fdce_C_D)         0.091    -0.949    u_vga_top/u_vga_control/rgb_reg[8]
  -------------------------------------------------------------------
                         required time                          0.949    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_drive/rgb_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_control/rgb_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.240ns (54.780%)  route 0.198ns (45.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    -1.185ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_drive/rgb_data_reg[12]/Q
                         net (fo=1, unplaced)         0.198    -0.846    u_vga_top/u_vga_control/Q[8]
                                                                      r  u_vga_top/u_vga_control/rgb[12]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.099    -0.747 r  u_vga_top/u_vga_control/rgb[12]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.747    u_vga_top/u_vga_control/rgb[12]_i_1_n_1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[12]/C
                         clock pessimism              0.468    -1.040    
                         FDCE (Hold_fdce_C_D)         0.091    -0.949    u_vga_top/u_vga_control/rgb_reg[12]
  -------------------------------------------------------------------
                         required time                          0.949    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_drive/rgb_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_control/rgb_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.240ns (54.780%)  route 0.198ns (45.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    -1.185ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_drive/rgb_data_reg[14]/Q
                         net (fo=1, unplaced)         0.198    -0.846    u_vga_top/u_vga_control/Q[10]
                                                                      r  u_vga_top/u_vga_control/rgb[14]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.099    -0.747 r  u_vga_top/u_vga_control/rgb[14]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.747    u_vga_top/u_vga_control/rgb[14]_i_1_n_1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[14]/C
                         clock pessimism              0.468    -1.040    
                         FDCE (Hold_fdce_C_D)         0.091    -0.949    u_vga_top/u_vga_control/rgb_reg[14]
  -------------------------------------------------------------------
                         required time                          0.949    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_vga_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424               u_vga_top/u_vga_drive/u_pic_drive/u_one_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424               u_vga_top/u_vga_drive/u_pic_drive/u_one_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424               u_vga_top/u_vga_drive/u_pic_drive/u_zero_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424               u_vga_top/u_vga_drive/u_pic_drive/u_zero_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845               u_vga_top/u_vga_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751               u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000               u_vga_top/u_vga_control/addr_h_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000               u_vga_top/u_vga_control/addr_h_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000               u_vga_top/u_vga_control/addr_h_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000               u_vga_top/u_vga_control/addr_h_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360              u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500               u_vga_top/u_vga_control/addr_h_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clk
  To Clock:  clkfbout_vga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845                u_vga_top/u_vga_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751                u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000               u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360              u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_out1_vga_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.182ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        3.954ns  (logic 1.123ns (28.402%)  route 2.831ns (71.598%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.042 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584    22.042    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    22.498 r  u_risc_v_soc/u_ram/_ram_reg[59][2]/Q
                         net (fo=3, unplaced)         0.983    23.481    u_risc_v_soc/u_ram/ram_data_1[2]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    23.776 r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/O
                         net (fo=1, unplaced)         0.449    24.225    u_risc_v_soc/u_ram/rgb_data[15]_i_36_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    24.349 r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/O
                         net (fo=12, unplaced)        0.950    25.299    u_risc_v_soc/u_ram/rgb_data[15]_i_19_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[10]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.423 r  u_risc_v_soc/u_ram/rgb_data[10]_i_2/O
                         net (fo=1, unplaced)         0.449    25.872    u_risc_v_soc/u_ram/rgb_data[10]_i_2_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[10]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.996 r  u_risc_v_soc/u_ram/rgb_data[10]_i_1/O
                         net (fo=1, unplaced)         0.000    25.996    u_vga_top/u_vga_drive/D[7]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[10]/C
                         clock pessimism              0.000    36.351    
                         clock uncertainty           -0.202    36.149    
                         FDRE (Setup_fdre_C_D)        0.029    36.178    u_vga_top/u_vga_drive/rgb_data_reg[10]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 10.182    

Slack (MET) :             10.182ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        3.954ns  (logic 1.123ns (28.402%)  route 2.831ns (71.598%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.042 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584    22.042    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    22.498 r  u_risc_v_soc/u_ram/_ram_reg[59][2]/Q
                         net (fo=3, unplaced)         0.983    23.481    u_risc_v_soc/u_ram/ram_data_1[2]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    23.776 r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/O
                         net (fo=1, unplaced)         0.449    24.225    u_risc_v_soc/u_ram/rgb_data[15]_i_36_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    24.349 r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/O
                         net (fo=12, unplaced)        0.950    25.299    u_risc_v_soc/u_ram/rgb_data[15]_i_19_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[12]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.423 r  u_risc_v_soc/u_ram/rgb_data[12]_i_2/O
                         net (fo=1, unplaced)         0.449    25.872    u_risc_v_soc/u_ram/rgb_data[12]_i_2_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[12]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.996 r  u_risc_v_soc/u_ram/rgb_data[12]_i_1/O
                         net (fo=1, unplaced)         0.000    25.996    u_vga_top/u_vga_drive/D[8]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[12]/C
                         clock pessimism              0.000    36.351    
                         clock uncertainty           -0.202    36.149    
                         FDRE (Setup_fdre_C_D)        0.029    36.178    u_vga_top/u_vga_drive/rgb_data_reg[12]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 10.182    

Slack (MET) :             10.182ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        3.954ns  (logic 1.123ns (28.402%)  route 2.831ns (71.598%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.042 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584    22.042    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    22.498 r  u_risc_v_soc/u_ram/_ram_reg[59][2]/Q
                         net (fo=3, unplaced)         0.983    23.481    u_risc_v_soc/u_ram/ram_data_1[2]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    23.776 r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/O
                         net (fo=1, unplaced)         0.449    24.225    u_risc_v_soc/u_ram/rgb_data[15]_i_36_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    24.349 r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/O
                         net (fo=12, unplaced)        0.950    25.299    u_risc_v_soc/u_ram/rgb_data[15]_i_19_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[13]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.423 r  u_risc_v_soc/u_ram/rgb_data[13]_i_2/O
                         net (fo=1, unplaced)         0.449    25.872    u_risc_v_soc/u_ram/rgb_data[13]_i_2_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[13]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.996 r  u_risc_v_soc/u_ram/rgb_data[13]_i_1/O
                         net (fo=1, unplaced)         0.000    25.996    u_vga_top/u_vga_drive/D[9]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/C
                         clock pessimism              0.000    36.351    
                         clock uncertainty           -0.202    36.149    
                         FDRE (Setup_fdre_C_D)        0.029    36.178    u_vga_top/u_vga_drive/rgb_data_reg[13]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 10.182    

Slack (MET) :             10.182ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        3.954ns  (logic 1.123ns (28.402%)  route 2.831ns (71.598%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.042 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584    22.042    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    22.498 r  u_risc_v_soc/u_ram/_ram_reg[59][2]/Q
                         net (fo=3, unplaced)         0.983    23.481    u_risc_v_soc/u_ram/ram_data_1[2]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    23.776 r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/O
                         net (fo=1, unplaced)         0.449    24.225    u_risc_v_soc/u_ram/rgb_data[15]_i_36_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    24.349 r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/O
                         net (fo=12, unplaced)        0.950    25.299    u_risc_v_soc/u_ram/rgb_data[15]_i_19_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[14]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.423 r  u_risc_v_soc/u_ram/rgb_data[14]_i_2/O
                         net (fo=1, unplaced)         0.449    25.872    u_risc_v_soc/u_ram/rgb_data[14]_i_2_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[14]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.996 r  u_risc_v_soc/u_ram/rgb_data[14]_i_1/O
                         net (fo=1, unplaced)         0.000    25.996    u_vga_top/u_vga_drive/D[10]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[14]/C
                         clock pessimism              0.000    36.351    
                         clock uncertainty           -0.202    36.149    
                         FDRE (Setup_fdre_C_D)        0.029    36.178    u_vga_top/u_vga_drive/rgb_data_reg[14]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 10.182    

Slack (MET) :             10.182ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        3.954ns  (logic 1.123ns (28.402%)  route 2.831ns (71.598%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.042 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584    22.042    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    22.498 r  u_risc_v_soc/u_ram/_ram_reg[59][2]/Q
                         net (fo=3, unplaced)         0.983    23.481    u_risc_v_soc/u_ram/ram_data_1[2]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    23.776 r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/O
                         net (fo=1, unplaced)         0.449    24.225    u_risc_v_soc/u_ram/rgb_data[15]_i_36_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    24.349 r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/O
                         net (fo=12, unplaced)        0.950    25.299    u_risc_v_soc/u_ram/rgb_data[15]_i_19_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_6/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.423 r  u_risc_v_soc/u_ram/rgb_data[15]_i_6/O
                         net (fo=1, unplaced)         0.449    25.872    u_risc_v_soc/u_ram/rgb_data[15]_i_6_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.996 r  u_risc_v_soc/u_ram/rgb_data[15]_i_2/O
                         net (fo=1, unplaced)         0.000    25.996    u_vga_top/u_vga_drive/D[11]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[15]/C
                         clock pessimism              0.000    36.351    
                         clock uncertainty           -0.202    36.149    
                         FDRE (Setup_fdre_C_D)        0.029    36.178    u_vga_top/u_vga_drive/rgb_data_reg[15]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 10.182    

Slack (MET) :             10.182ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        3.954ns  (logic 1.123ns (28.402%)  route 2.831ns (71.598%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.042 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584    22.042    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    22.498 r  u_risc_v_soc/u_ram/_ram_reg[59][2]/Q
                         net (fo=3, unplaced)         0.983    23.481    u_risc_v_soc/u_ram/ram_data_1[2]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    23.776 r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/O
                         net (fo=1, unplaced)         0.449    24.225    u_risc_v_soc/u_ram/rgb_data[15]_i_36_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    24.349 r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/O
                         net (fo=12, unplaced)        0.950    25.299    u_risc_v_soc/u_ram/rgb_data[15]_i_19_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[1]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.423 r  u_risc_v_soc/u_ram/rgb_data[1]_i_2/O
                         net (fo=1, unplaced)         0.449    25.872    u_risc_v_soc/u_ram/rgb_data[1]_i_2_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[1]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.996 r  u_risc_v_soc/u_ram/rgb_data[1]_i_1/O
                         net (fo=1, unplaced)         0.000    25.996    u_vga_top/u_vga_drive/D[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/C
                         clock pessimism              0.000    36.351    
                         clock uncertainty           -0.202    36.149    
                         FDRE (Setup_fdre_C_D)        0.029    36.178    u_vga_top/u_vga_drive/rgb_data_reg[1]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 10.182    

Slack (MET) :             10.182ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        3.954ns  (logic 1.123ns (28.402%)  route 2.831ns (71.598%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.042 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584    22.042    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    22.498 r  u_risc_v_soc/u_ram/_ram_reg[59][2]/Q
                         net (fo=3, unplaced)         0.983    23.481    u_risc_v_soc/u_ram/ram_data_1[2]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    23.776 r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/O
                         net (fo=1, unplaced)         0.449    24.225    u_risc_v_soc/u_ram/rgb_data[15]_i_36_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    24.349 r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/O
                         net (fo=12, unplaced)        0.950    25.299    u_risc_v_soc/u_ram/rgb_data[15]_i_19_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[2]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.423 r  u_risc_v_soc/u_ram/rgb_data[2]_i_2/O
                         net (fo=1, unplaced)         0.449    25.872    u_risc_v_soc/u_ram/rgb_data[2]_i_2_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[2]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.996 r  u_risc_v_soc/u_ram/rgb_data[2]_i_1/O
                         net (fo=1, unplaced)         0.000    25.996    u_vga_top/u_vga_drive/D[1]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/C
                         clock pessimism              0.000    36.351    
                         clock uncertainty           -0.202    36.149    
                         FDRE (Setup_fdre_C_D)        0.029    36.178    u_vga_top/u_vga_drive/rgb_data_reg[2]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 10.182    

Slack (MET) :             10.182ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        3.954ns  (logic 1.123ns (28.402%)  route 2.831ns (71.598%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.042 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584    22.042    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    22.498 r  u_risc_v_soc/u_ram/_ram_reg[59][2]/Q
                         net (fo=3, unplaced)         0.983    23.481    u_risc_v_soc/u_ram/ram_data_1[2]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    23.776 r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/O
                         net (fo=1, unplaced)         0.449    24.225    u_risc_v_soc/u_ram/rgb_data[15]_i_36_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    24.349 r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/O
                         net (fo=12, unplaced)        0.950    25.299    u_risc_v_soc/u_ram/rgb_data[15]_i_19_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[3]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.423 r  u_risc_v_soc/u_ram/rgb_data[3]_i_2/O
                         net (fo=1, unplaced)         0.449    25.872    u_risc_v_soc/u_ram/rgb_data[3]_i_2_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[3]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.996 r  u_risc_v_soc/u_ram/rgb_data[3]_i_1/O
                         net (fo=1, unplaced)         0.000    25.996    u_vga_top/u_vga_drive/D[2]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[3]/C
                         clock pessimism              0.000    36.351    
                         clock uncertainty           -0.202    36.149    
                         FDRE (Setup_fdre_C_D)        0.029    36.178    u_vga_top/u_vga_drive/rgb_data_reg[3]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 10.182    

Slack (MET) :             10.182ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        3.954ns  (logic 1.123ns (28.402%)  route 2.831ns (71.598%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.042 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584    22.042    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    22.498 r  u_risc_v_soc/u_ram/_ram_reg[59][2]/Q
                         net (fo=3, unplaced)         0.983    23.481    u_risc_v_soc/u_ram/ram_data_1[2]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    23.776 r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/O
                         net (fo=1, unplaced)         0.449    24.225    u_risc_v_soc/u_ram/rgb_data[15]_i_36_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    24.349 r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/O
                         net (fo=12, unplaced)        0.950    25.299    u_risc_v_soc/u_ram/rgb_data[15]_i_19_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[4]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.423 r  u_risc_v_soc/u_ram/rgb_data[4]_i_2/O
                         net (fo=1, unplaced)         0.449    25.872    u_risc_v_soc/u_ram/rgb_data[4]_i_2_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[4]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.996 r  u_risc_v_soc/u_ram/rgb_data[4]_i_1/O
                         net (fo=1, unplaced)         0.000    25.996    u_vga_top/u_vga_drive/D[3]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[4]/C
                         clock pessimism              0.000    36.351    
                         clock uncertainty           -0.202    36.149    
                         FDRE (Setup_fdre_C_D)        0.029    36.178    u_vga_top/u_vga_drive/rgb_data_reg[4]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 10.182    

Slack (MET) :             10.182ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        3.954ns  (logic 1.123ns (28.402%)  route 2.831ns (71.598%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns = ( 36.351 - 40.000 ) 
    Source Clock Delay      (SCD):    2.042ns = ( 22.042 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584    22.042    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    22.498 r  u_risc_v_soc/u_ram/_ram_reg[59][2]/Q
                         net (fo=3, unplaced)         0.983    23.481    u_risc_v_soc/u_ram/ram_data_1[2]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    23.776 r  u_risc_v_soc/u_ram/rgb_data[15]_i_36/O
                         net (fo=1, unplaced)         0.449    24.225    u_risc_v_soc/u_ram/rgb_data[15]_i_36_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    24.349 r  u_risc_v_soc/u_ram/rgb_data[15]_i_19/O
                         net (fo=12, unplaced)        0.950    25.299    u_risc_v_soc/u_ram/rgb_data[15]_i_19_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[7]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.423 r  u_risc_v_soc/u_ram/rgb_data[7]_i_2/O
                         net (fo=1, unplaced)         0.449    25.872    u_risc_v_soc/u_ram/rgb_data[7]_i_2_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[7]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    25.996 r  u_risc_v_soc/u_ram/rgb_data[7]_i_1/O
                         net (fo=1, unplaced)         0.000    25.996    u_vga_top/u_vga_drive/D[4]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439    40.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    35.061 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    35.821    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    35.912 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    36.351    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[7]/C
                         clock pessimism              0.000    36.351    
                         clock uncertainty           -0.202    36.149    
                         FDRE (Setup_fdre_C_D)        0.029    36.178    u_vga_top/u_vga_drive/rgb_data_reg[7]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                 10.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.281ns (28.061%)  route 0.720ns (71.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 r  u_risc_v_soc/u_ram/_ram_reg[59][7]/Q
                         net (fo=3, unplaced)         0.320     0.801    u_risc_v_soc/u_ram/ram_data_1[7]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     0.896 r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/O
                         net (fo=12, unplaced)        0.400     1.297    u_risc_v_soc/u_ram/rgb_data[15]_i_5_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[10]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.342 r  u_risc_v_soc/u_ram/rgb_data[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.342    u_vga_top/u_vga_drive/D[7]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[10]/C
                         clock pessimism              0.000    -1.508    
                         clock uncertainty            0.202    -1.306    
                         FDRE (Hold_fdre_C_D)         0.091    -1.215    u_vga_top/u_vga_drive/rgb_data_reg[10]
  -------------------------------------------------------------------
                         required time                          1.215    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.281ns (28.061%)  route 0.720ns (71.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 r  u_risc_v_soc/u_ram/_ram_reg[59][7]/Q
                         net (fo=3, unplaced)         0.320     0.801    u_risc_v_soc/u_ram/ram_data_1[7]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     0.896 r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/O
                         net (fo=12, unplaced)        0.400     1.297    u_risc_v_soc/u_ram/rgb_data[15]_i_5_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[12]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.342 r  u_risc_v_soc/u_ram/rgb_data[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.342    u_vga_top/u_vga_drive/D[8]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[12]/C
                         clock pessimism              0.000    -1.508    
                         clock uncertainty            0.202    -1.306    
                         FDRE (Hold_fdre_C_D)         0.091    -1.215    u_vga_top/u_vga_drive/rgb_data_reg[12]
  -------------------------------------------------------------------
                         required time                          1.215    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.281ns (28.061%)  route 0.720ns (71.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 r  u_risc_v_soc/u_ram/_ram_reg[59][7]/Q
                         net (fo=3, unplaced)         0.320     0.801    u_risc_v_soc/u_ram/ram_data_1[7]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     0.896 r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/O
                         net (fo=12, unplaced)        0.400     1.297    u_risc_v_soc/u_ram/rgb_data[15]_i_5_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[13]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.342 r  u_risc_v_soc/u_ram/rgb_data[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.342    u_vga_top/u_vga_drive/D[9]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/C
                         clock pessimism              0.000    -1.508    
                         clock uncertainty            0.202    -1.306    
                         FDRE (Hold_fdre_C_D)         0.091    -1.215    u_vga_top/u_vga_drive/rgb_data_reg[13]
  -------------------------------------------------------------------
                         required time                          1.215    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.281ns (28.061%)  route 0.720ns (71.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 r  u_risc_v_soc/u_ram/_ram_reg[59][7]/Q
                         net (fo=3, unplaced)         0.320     0.801    u_risc_v_soc/u_ram/ram_data_1[7]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     0.896 r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/O
                         net (fo=12, unplaced)        0.400     1.297    u_risc_v_soc/u_ram/rgb_data[15]_i_5_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[14]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.342 r  u_risc_v_soc/u_ram/rgb_data[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.342    u_vga_top/u_vga_drive/D[10]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[14]/C
                         clock pessimism              0.000    -1.508    
                         clock uncertainty            0.202    -1.306    
                         FDRE (Hold_fdre_C_D)         0.091    -1.215    u_vga_top/u_vga_drive/rgb_data_reg[14]
  -------------------------------------------------------------------
                         required time                          1.215    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.281ns (28.061%)  route 0.720ns (71.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 r  u_risc_v_soc/u_ram/_ram_reg[59][7]/Q
                         net (fo=3, unplaced)         0.320     0.801    u_risc_v_soc/u_ram/ram_data_1[7]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     0.896 r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/O
                         net (fo=12, unplaced)        0.400     1.297    u_risc_v_soc/u_ram/rgb_data[15]_i_5_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.342 r  u_risc_v_soc/u_ram/rgb_data[15]_i_2/O
                         net (fo=1, unplaced)         0.000     1.342    u_vga_top/u_vga_drive/D[11]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[15]/C
                         clock pessimism              0.000    -1.508    
                         clock uncertainty            0.202    -1.306    
                         FDRE (Hold_fdre_C_D)         0.091    -1.215    u_vga_top/u_vga_drive/rgb_data_reg[15]
  -------------------------------------------------------------------
                         required time                          1.215    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.281ns (28.061%)  route 0.720ns (71.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 r  u_risc_v_soc/u_ram/_ram_reg[59][7]/Q
                         net (fo=3, unplaced)         0.320     0.801    u_risc_v_soc/u_ram/ram_data_1[7]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     0.896 r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/O
                         net (fo=12, unplaced)        0.400     1.297    u_risc_v_soc/u_ram/rgb_data[15]_i_5_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[1]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.342 r  u_risc_v_soc/u_ram/rgb_data[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.342    u_vga_top/u_vga_drive/D[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/C
                         clock pessimism              0.000    -1.508    
                         clock uncertainty            0.202    -1.306    
                         FDRE (Hold_fdre_C_D)         0.091    -1.215    u_vga_top/u_vga_drive/rgb_data_reg[1]
  -------------------------------------------------------------------
                         required time                          1.215    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.281ns (28.061%)  route 0.720ns (71.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 r  u_risc_v_soc/u_ram/_ram_reg[59][7]/Q
                         net (fo=3, unplaced)         0.320     0.801    u_risc_v_soc/u_ram/ram_data_1[7]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     0.896 r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/O
                         net (fo=12, unplaced)        0.400     1.297    u_risc_v_soc/u_ram/rgb_data[15]_i_5_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[2]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.342 r  u_risc_v_soc/u_ram/rgb_data[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.342    u_vga_top/u_vga_drive/D[1]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/C
                         clock pessimism              0.000    -1.508    
                         clock uncertainty            0.202    -1.306    
                         FDRE (Hold_fdre_C_D)         0.091    -1.215    u_vga_top/u_vga_drive/rgb_data_reg[2]
  -------------------------------------------------------------------
                         required time                          1.215    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.281ns (28.061%)  route 0.720ns (71.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 r  u_risc_v_soc/u_ram/_ram_reg[59][7]/Q
                         net (fo=3, unplaced)         0.320     0.801    u_risc_v_soc/u_ram/ram_data_1[7]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     0.896 r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/O
                         net (fo=12, unplaced)        0.400     1.297    u_risc_v_soc/u_ram/rgb_data[15]_i_5_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.342 r  u_risc_v_soc/u_ram/rgb_data[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.342    u_vga_top/u_vga_drive/D[2]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[3]/C
                         clock pessimism              0.000    -1.508    
                         clock uncertainty            0.202    -1.306    
                         FDRE (Hold_fdre_C_D)         0.091    -1.215    u_vga_top/u_vga_drive/rgb_data_reg[3]
  -------------------------------------------------------------------
                         required time                          1.215    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.281ns (28.061%)  route 0.720ns (71.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 r  u_risc_v_soc/u_ram/_ram_reg[59][7]/Q
                         net (fo=3, unplaced)         0.320     0.801    u_risc_v_soc/u_ram/ram_data_1[7]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     0.896 r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/O
                         net (fo=12, unplaced)        0.400     1.297    u_risc_v_soc/u_ram/rgb_data[15]_i_5_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[4]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.342 r  u_risc_v_soc/u_ram/rgb_data[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.342    u_vga_top/u_vga_drive/D[3]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[4]/C
                         clock pessimism              0.000    -1.508    
                         clock uncertainty            0.202    -1.306    
                         FDRE (Hold_fdre_C_D)         0.091    -1.215    u_vga_top/u_vga_drive/rgb_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.215    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.281ns (28.061%)  route 0.720ns (71.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_ram/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 r  u_risc_v_soc/u_ram/_ram_reg[59][7]/Q
                         net (fo=3, unplaced)         0.320     0.801    u_risc_v_soc/u_ram/ram_data_1[7]
                                                                      r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     0.896 r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/O
                         net (fo=12, unplaced)        0.400     1.297    u_risc_v_soc/u_ram/rgb_data[15]_i_5_n_1
                                                                      r  u_risc_v_soc/u_ram/rgb_data[7]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     1.342 r  u_risc_v_soc/u_ram/rgb_data[7]_i_1/O
                         net (fo=1, unplaced)         0.000     1.342    u_vga_top/u_vga_drive/D[4]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[7]/C
                         clock pessimism              0.000    -1.508    
                         clock uncertainty            0.202    -1.306    
                         FDRE (Hold_fdre_C_D)         0.091    -1.215    u_vga_top/u_vga_drive/rgb_data_reg[7]
  -------------------------------------------------------------------
                         required time                          1.215    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  2.557    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.732ns  (logic 1.123ns (30.091%)  route 2.609ns (69.909%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_41/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_41/O
                         net (fo=32, unplaced)        0.520     4.974    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_0
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_28/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_28/O
                         net (fo=114, unplaced)       0.552     5.650    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[4]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/divisor_o_reg[4]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.774 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/divisor_o_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     5.774    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_2[4]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.732ns  (logic 1.123ns (30.091%)  route 2.609ns (69.909%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/O
                         net (fo=35, unplaced)        0.522     4.976    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.100 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_1/O
                         net (fo=104, unplaced)       0.550     5.650    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg1_r_data[31]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.774 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     5.774    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_0[31]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 1.123ns (30.107%)  route 2.607ns (69.893%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_41/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_41/O
                         net (fo=32, unplaced)        0.520     4.974    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_0
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_30/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_30/O
                         net (fo=105, unplaced)       0.550     5.648    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[2]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/divisor_o_reg[2]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.772 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/divisor_o_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.772    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_2[2]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.729ns  (logic 1.123ns (30.115%)  route 2.606ns (69.885%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_41/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_41/O
                         net (fo=32, unplaced)        0.520     4.974    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_0
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_31/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_31/O
                         net (fo=103, unplaced)       0.549     5.647    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/divisor_o_reg[0]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.771 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/divisor_o_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     5.771    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_2[0]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.726ns  (logic 1.117ns (29.979%)  route 2.609ns (70.021%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_41/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_41/O
                         net (fo=32, unplaced)        0.520     4.974    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_0
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_29/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_29/O
                         net (fo=114, unplaced)       0.552     5.650    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[3]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/divisor_o_reg[3]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     5.768 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/divisor_o_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     5.768    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_2[3]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.723ns  (logic 1.117ns (30.003%)  route 2.606ns (69.997%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_41/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_41/O
                         net (fo=32, unplaced)        0.520     4.974    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_0
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_31/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_31/O
                         net (fo=103, unplaced)       0.549     5.647    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[1]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/divisor_o_reg[1]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.118     5.765 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/divisor_o_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.765    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_2[1]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.713ns  (logic 1.123ns (30.245%)  route 2.590ns (69.755%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_41/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_41/O
                         net (fo=32, unplaced)        0.520     4.974    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_0
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__4_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__4_i_1/O
                         net (fo=54, unplaced)        0.533     5.631    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[31]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/divisor_o_reg[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.755 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/divisor_o_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     5.755    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_2[31]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.704ns  (logic 1.123ns (30.319%)  route 2.581ns (69.681%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/O
                         net (fo=35, unplaced)        0.522     4.976    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.100 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0_i_17/O
                         net (fo=35, unplaced)        0.522     5.622    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg1_r_data[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[0]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.746 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     5.746    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_0[0]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.702ns  (logic 1.123ns (30.335%)  route 2.579ns (69.665%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/O
                         net (fo=35, unplaced)        0.522     4.976    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3_i_15/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.100 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3_i_15/O
                         net (fo=32, unplaced)        0.520     5.620    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg1_r_data[2]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[2]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.744 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.744    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_0[2]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.702ns  (logic 1.123ns (30.335%)  route 2.579ns (69.665%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     2.042    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.498 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o_reg/Q
                         net (fo=184, unplaced)       1.080     3.578    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_ena_o
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     3.873 f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76/O
                         net (fo=8, unplaced)         0.457     4.330    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o2_i_76_n_1
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.454 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o0_i_23/O
                         net (fo=35, unplaced)        0.522     4.976    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.100 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__3_i_14/O
                         net (fo=32, unplaced)        0.520     5.620    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg1_r_data[3]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[3]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.744 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     5.744    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_0[3]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_div/ready_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/ready_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 f  u_risc_v_soc/u_risc_v_pipe_top/u_div/ready_o_reg/Q
                         net (fo=2, unplaced)         0.136     0.617    u_risc_v_soc/u_risc_v_pipe_top/u_div/div_ex_ready
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_div/div_hold_o_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     0.715 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/div_hold_o_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.715    u_risc_v_soc/u_risc_v_pipe_top/u_ex/mem_r_ena_o_reg
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.239ns (57.157%)  route 0.179ns (42.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/Q
                         net (fo=178, unplaced)       0.179     0.661    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/Q[2]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/div_func_o_reg[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.759 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/div_func_o_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.759    u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor[31]_i_4_0[0]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.239ns (57.157%)  route 0.179ns (42.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/Q
                         net (fo=178, unplaced)       0.179     0.661    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/Q[2]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/div_func_o_reg[1]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     0.759 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/div_func_o_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.759    u_risc_v_soc/u_risc_v_pipe_top/u_ex/divisor[31]_i_4_0[1]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_func_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.239ns (49.261%)  route 0.246ns (50.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/Q
                         net (fo=178, unplaced)       0.246     0.728    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/Q[2]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.826 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.826    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_0[0]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.239ns (49.261%)  route 0.246ns (50.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/Q
                         net (fo=178, unplaced)       0.246     0.728    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/Q[2]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[10]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.826 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.826    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_0[10]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.239ns (49.261%)  route 0.246ns (50.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/Q
                         net (fo=178, unplaced)       0.246     0.728    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/Q[2]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[11]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.826 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.826    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_0[11]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.239ns (49.261%)  route 0.246ns (50.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/Q
                         net (fo=178, unplaced)       0.246     0.728    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/Q[2]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[13]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.826 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.826    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_0[13]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.239ns (49.261%)  route 0.246ns (50.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/Q
                         net (fo=178, unplaced)       0.246     0.728    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/Q[2]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.826 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.826    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_0[15]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.239ns (49.261%)  route 0.246ns (50.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/Q
                         net (fo=178, unplaced)       0.246     0.728    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/Q[2]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[17]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.826 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.826    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_0[17]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.239ns (49.261%)  route 0.246ns (50.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.340    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.481 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/Q
                         net (fo=178, unplaced)       0.246     0.728    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/Q[2]
                                                                      f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[19]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.826 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/dividend_o_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.826    u_risc_v_soc/u_risc_v_pipe_top/u_ex/sign_reg_0[19]
                         LDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/dividend_o_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_vga_clk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 4.161ns (83.881%)  route 0.800ns (16.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 r  u_vga_top/u_vga_control/rgb_reg[10]/Q
                         net (fo=1, unplaced)         0.800    -1.788    rgb_g_OBUF[3]
    D17                                                               r  rgb_g_OBUF[3]_inst/I
    D17                  OBUF (Prop_obuf_I_O)         3.705     1.917 r  rgb_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.917    rgb_g[3]
    D17                                                               r  rgb_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.960ns  (logic 4.160ns (83.876%)  route 0.800ns (16.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 r  u_vga_top/u_vga_control/rgb_reg[9]/Q
                         net (fo=1, unplaced)         0.800    -1.788    rgb_g_OBUF[2]
    G17                                                               r  rgb_g_OBUF[2]_inst/I
    G17                  OBUF (Prop_obuf_I_O)         3.704     1.916 r  rgb_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.916    rgb_g[2]
    G17                                                               r  rgb_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.955ns  (logic 4.156ns (83.862%)  route 0.800ns (16.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 r  u_vga_top/u_vga_control/rgb_reg[4]/Q
                         net (fo=1, unplaced)         0.800    -1.788    rgb_b_OBUF[3]
    J18                                                               r  rgb_b_OBUF[3]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         3.700     1.911 r  rgb_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.911    rgb_b[3]
    J18                                                               r  rgb_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.955ns  (logic 4.155ns (83.859%)  route 0.800ns (16.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 r  u_vga_top/u_vga_control/rgb_reg[14]/Q
                         net (fo=1, unplaced)         0.800    -1.788    rgb_r_OBUF[2]
    J19                                                               r  rgb_r_OBUF[2]_inst/I
    J19                  OBUF (Prop_obuf_I_O)         3.699     1.911 r  rgb_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.911    rgb_r[2]
    J19                                                               r  rgb_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.954ns  (logic 4.155ns (83.859%)  route 0.800ns (16.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 r  u_vga_top/u_vga_control/rgb_reg[12]/Q
                         net (fo=1, unplaced)         0.800    -1.788    rgb_r_OBUF[0]
    G19                                                               r  rgb_r_OBUF[0]_inst/I
    G19                  OBUF (Prop_obuf_I_O)         3.699     1.910 r  rgb_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.910    rgb_r[0]
    G19                                                               r  rgb_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.952ns  (logic 4.152ns (83.849%)  route 0.800ns (16.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 r  u_vga_top/u_vga_control/rgb_reg[7]/Q
                         net (fo=1, unplaced)         0.800    -1.788    rgb_g_OBUF[0]
    J17                                                               r  rgb_g_OBUF[0]_inst/I
    J17                  OBUF (Prop_obuf_I_O)         3.696     1.908 r  rgb_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.908    rgb_g[0]
    J17                                                               r  rgb_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.950ns  (logic 4.150ns (83.844%)  route 0.800ns (16.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 r  u_vga_top/u_vga_control/rgb_reg[13]/Q
                         net (fo=1, unplaced)         0.800    -1.788    rgb_r_OBUF[1]
    H19                                                               r  rgb_r_OBUF[1]_inst/I
    H19                  OBUF (Prop_obuf_I_O)         3.694     1.906 r  rgb_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.906    rgb_r[1]
    H19                                                               r  rgb_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.950ns  (logic 4.150ns (83.843%)  route 0.800ns (16.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 r  u_vga_top/u_vga_control/rgb_reg[3]/Q
                         net (fo=1, unplaced)         0.800    -1.788    rgb_b_OBUF[2]
    K18                                                               r  rgb_b_OBUF[2]_inst/I
    K18                  OBUF (Prop_obuf_I_O)         3.694     1.906 r  rgb_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.906    rgb_b[2]
    K18                                                               r  rgb_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.936ns  (logic 4.136ns (83.799%)  route 0.800ns (16.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 r  u_vga_top/u_vga_control/rgb_reg[8]/Q
                         net (fo=1, unplaced)         0.800    -1.788    rgb_g_OBUF[1]
    H17                                                               r  rgb_g_OBUF[1]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         3.680     1.892 r  rgb_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.892    rgb_g[1]
    H17                                                               r  rgb_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.934ns  (logic 4.134ns (83.792%)  route 0.800ns (16.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.584     0.584    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -4.524 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.724    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -3.628 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -3.044    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -2.588 r  u_vga_top/u_vga_control/rgb_reg[2]/Q
                         net (fo=1, unplaced)         0.800    -1.788    rgb_b_OBUF[1]
    L18                                                               r  rgb_b_OBUF[1]_inst/I
    L18                  OBUF (Prop_obuf_I_O)         3.678     1.890 r  rgb_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.890    rgb_b[1]
    L18                                                               r  rgb_b[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.392ns (80.499%)  route 0.337ns (19.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_control/rgb_reg[1]/Q
                         net (fo=1, unplaced)         0.337    -0.707    rgb_b_OBUF[0]
    N18                                                               r  rgb_b_OBUF[0]_inst/I
    N18                  OBUF (Prop_obuf_I_O)         1.251     0.544 r  rgb_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.544    rgb_b[0]
    N18                                                               r  rgb_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/h_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.393ns (80.513%)  route 0.337ns (19.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_control/h_sync_reg/Q
                         net (fo=1, unplaced)         0.337    -0.707    h_sync_OBUF
    P19                                                               r  h_sync_OBUF_inst/I
    P19                  OBUF (Prop_obuf_I_O)         1.252     0.545 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     0.545    h_sync
    P19                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.399ns (80.579%)  route 0.337ns (19.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_control/rgb_reg[15]/Q
                         net (fo=1, unplaced)         0.337    -0.707    rgb_r_OBUF[3]
    N19                                                               r  rgb_r_OBUF[3]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         1.258     0.551 r  rgb_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.551    rgb_r[3]
    N19                                                               r  rgb_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/v_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.399ns (80.588%)  route 0.337ns (19.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_control/v_sync_reg/Q
                         net (fo=1, unplaced)         0.337    -0.707    v_sync_OBUF
    R19                                                               r  v_sync_OBUF_inst/I
    R19                  OBUF (Prop_obuf_I_O)         1.258     0.552 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     0.552    v_sync
    R19                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.400ns (80.589%)  route 0.337ns (19.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_control/rgb_reg[2]/Q
                         net (fo=1, unplaced)         0.337    -0.707    rgb_b_OBUF[1]
    L18                                                               r  rgb_b_OBUF[1]_inst/I
    L18                  OBUF (Prop_obuf_I_O)         1.259     0.552 r  rgb_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.552    rgb_b[1]
    L18                                                               r  rgb_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.402ns (80.612%)  route 0.337ns (19.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_control/rgb_reg[8]/Q
                         net (fo=1, unplaced)         0.337    -0.707    rgb_g_OBUF[1]
    H17                                                               r  rgb_g_OBUF[1]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         1.261     0.554 r  rgb_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.554    rgb_g[1]
    H17                                                               r  rgb_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.415ns (80.758%)  route 0.337ns (19.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_control/rgb_reg[3]/Q
                         net (fo=1, unplaced)         0.337    -0.707    rgb_b_OBUF[2]
    K18                                                               r  rgb_b_OBUF[2]_inst/I
    K18                  OBUF (Prop_obuf_I_O)         1.274     0.567 r  rgb_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     0.567    rgb_b[2]
    K18                                                               r  rgb_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.415ns (80.764%)  route 0.337ns (19.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_control/rgb_reg[13]/Q
                         net (fo=1, unplaced)         0.337    -0.707    rgb_r_OBUF[1]
    H19                                                               r  rgb_r_OBUF[1]_inst/I
    H19                  OBUF (Prop_obuf_I_O)         1.274     0.567 r  rgb_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.567    rgb_r[1]
    H19                                                               r  rgb_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.417ns (80.781%)  route 0.337ns (19.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_control/rgb_reg[7]/Q
                         net (fo=1, unplaced)         0.337    -0.707    rgb_g_OBUF[0]
    J17                                                               r  rgb_g_OBUF[0]_inst/I
    J17                  OBUF (Prop_obuf_I_O)         1.276     0.569 r  rgb_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.569    rgb_g[0]
    J17                                                               r  rgb_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_top/u_vga_control/rgb_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.420ns (80.812%)  route 0.337ns (19.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.114     0.114    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.662 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.325    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.299 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.114    -1.185    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -1.044 r  u_vga_top/u_vga_control/rgb_reg[12]/Q
                         net (fo=1, unplaced)         0.337    -0.707    rgb_r_OBUF[0]
    G19                                                               r  rgb_r_OBUF[0]_inst/I
    G19                  OBUF (Prop_obuf_I_O)         1.279     0.572 r  rgb_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.572    rgb_r[0]
    G19                                                               r  rgb_r[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.029ns (4.511%)  route 0.614ns (95.489%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clk fall edge)
                                                      5.000     5.000 f  
    W5                   IBUF                         0.000     5.000 f  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     5.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      f  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.410     2.849 f  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.355     3.204    u_vga_top/u_vga_clk/inst/clkfbout_vga_clk
                                                                      f  u_vga_top/u_vga_clk/inst/clkf_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     3.233 f  u_vga_top/u_vga_clk/inst/clkf_buf/O
                         net (fo=1, unplaced)         0.259     3.492    u_vga_top/u_vga_clk/inst/clkfbout_buf_vga_clk
                         MMCME2_ADV                                   f  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.290ns  (logic 0.091ns (7.056%)  route 1.199ns (92.944%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     0.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.378    -4.939 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.760    -4.179    u_vga_top/u_vga_clk/inst/clkfbout_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkf_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -4.088 r  u_vga_top/u_vga_clk/inst/clkf_buf/O
                         net (fo=1, unplaced)         0.439    -3.649    u_vga_top/u_vga_clk/inst/clkfbout_buf_vga_clk
                         MMCME2_ADV                                   r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz

Max Delay         10781 Endpoints
Min Delay         10781 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 3.075ns (52.864%)  route 2.742ns (47.136%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     2.403 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/O
                         net (fo=12, unplaced)        0.950     3.353    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ram_w_addr[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.477 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/O
                         net (fo=1, unplaced)         0.000     3.477    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/S[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.027 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     4.036    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.150 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     4.150    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     4.400 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CO[2]
                         net (fo=32, unplaced)        0.523     4.923    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/u_ram/r_data1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[0]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.310     5.233 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[0]_i_1/O
                         net (fo=2, unplaced)         0.460     5.693    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_i[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[0]_i_1__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.817    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[31]_2[0]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     1.827    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[0]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 3.075ns (52.864%)  route 2.742ns (47.136%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     2.403 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/O
                         net (fo=12, unplaced)        0.950     3.353    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ram_w_addr[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.477 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/O
                         net (fo=1, unplaced)         0.000     3.477    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/S[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.027 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     4.036    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.150 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     4.150    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     4.400 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CO[2]
                         net (fo=32, unplaced)        0.523     4.923    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/u_ram/r_data1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[10]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.310     5.233 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[10]_i_1/O
                         net (fo=2, unplaced)         0.460     5.693    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_i[10]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[10]_i_1__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[10]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.817    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[31]_2[10]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     1.827    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[10]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 3.075ns (52.864%)  route 2.742ns (47.136%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     2.403 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/O
                         net (fo=12, unplaced)        0.950     3.353    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ram_w_addr[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.477 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/O
                         net (fo=1, unplaced)         0.000     3.477    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/S[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.027 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     4.036    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.150 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     4.150    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     4.400 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CO[2]
                         net (fo=32, unplaced)        0.523     4.923    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/u_ram/r_data1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[11]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.310     5.233 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[11]_i_1/O
                         net (fo=2, unplaced)         0.460     5.693    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_i[11]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[11]_i_1__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[11]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.817    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[31]_2[11]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     1.827    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[11]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 3.075ns (52.864%)  route 2.742ns (47.136%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     2.403 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/O
                         net (fo=12, unplaced)        0.950     3.353    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ram_w_addr[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.477 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/O
                         net (fo=1, unplaced)         0.000     3.477    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/S[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.027 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     4.036    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.150 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     4.150    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     4.400 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CO[2]
                         net (fo=32, unplaced)        0.523     4.923    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/u_ram/r_data1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[12]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.310     5.233 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[12]_i_1/O
                         net (fo=2, unplaced)         0.460     5.693    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_i[12]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[12]_i_1__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[12]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.817    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[31]_2[12]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     1.827    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[12]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 3.075ns (52.864%)  route 2.742ns (47.136%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     2.403 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/O
                         net (fo=12, unplaced)        0.950     3.353    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ram_w_addr[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.477 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/O
                         net (fo=1, unplaced)         0.000     3.477    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/S[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.027 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     4.036    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.150 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     4.150    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     4.400 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CO[2]
                         net (fo=32, unplaced)        0.523     4.923    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/u_ram/r_data1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[13]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.310     5.233 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[13]_i_1/O
                         net (fo=2, unplaced)         0.460     5.693    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_i[13]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[13]_i_1__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[13]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.817    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[31]_2[13]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     1.827    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[13]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 3.075ns (52.864%)  route 2.742ns (47.136%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     2.403 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/O
                         net (fo=12, unplaced)        0.950     3.353    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ram_w_addr[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.477 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/O
                         net (fo=1, unplaced)         0.000     3.477    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/S[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.027 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     4.036    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.150 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     4.150    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     4.400 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CO[2]
                         net (fo=32, unplaced)        0.523     4.923    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/u_ram/r_data1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[14]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.310     5.233 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[14]_i_1/O
                         net (fo=2, unplaced)         0.460     5.693    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_i[14]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[14]_i_1__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[14]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.817    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[31]_2[14]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     1.827    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[14]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 3.075ns (52.864%)  route 2.742ns (47.136%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     2.403 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/O
                         net (fo=12, unplaced)        0.950     3.353    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ram_w_addr[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.477 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/O
                         net (fo=1, unplaced)         0.000     3.477    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/S[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.027 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     4.036    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.150 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     4.150    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     4.400 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CO[2]
                         net (fo=32, unplaced)        0.523     4.923    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/u_ram/r_data1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.310     5.233 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[15]_i_1/O
                         net (fo=2, unplaced)         0.460     5.693    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_i[15]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[15]_i_1__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[15]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.817    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[31]_2[15]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     1.827    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[15]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 3.075ns (52.864%)  route 2.742ns (47.136%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     2.403 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/O
                         net (fo=12, unplaced)        0.950     3.353    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ram_w_addr[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.477 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/O
                         net (fo=1, unplaced)         0.000     3.477    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/S[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.027 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     4.036    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.150 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     4.150    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     4.400 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CO[2]
                         net (fo=32, unplaced)        0.523     4.923    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/u_ram/r_data1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[16]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.310     5.233 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[16]_i_1/O
                         net (fo=2, unplaced)         0.460     5.693    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_i[16]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[16]_i_1__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[16]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.817    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[31]_2[16]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     1.827    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[16]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 3.075ns (52.864%)  route 2.742ns (47.136%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     2.403 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/O
                         net (fo=12, unplaced)        0.950     3.353    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ram_w_addr[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.477 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/O
                         net (fo=1, unplaced)         0.000     3.477    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/S[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.027 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     4.036    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.150 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     4.150    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     4.400 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CO[2]
                         net (fo=32, unplaced)        0.523     4.923    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/u_ram/r_data1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[17]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.310     5.233 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[17]_i_1/O
                         net (fo=2, unplaced)         0.460     5.693    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_i[17]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[17]_i_1__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[17]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.817    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[31]_2[17]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     1.827    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[17]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 3.075ns (52.864%)  route 2.742ns (47.136%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.150     2.403 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/_ram[58][31]_i_4/O
                         net (fo=12, unplaced)        0.950     3.353    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ram_w_addr[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.477 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_o[31]_i_45/O
                         net (fo=1, unplaced)         0.000     3.477    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/S[0]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.027 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     4.036    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_20_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.150 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     4.150    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_8_n_1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     4.400 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o_reg[31]_i_3/CO[2]
                         net (fo=32, unplaced)        0.523     4.923    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/u_ram/r_data1
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[18]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.310     5.233 r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_r_data_o[18]_i_1/O
                         net (fo=2, unplaced)         0.460     5.693    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_r_data_i[18]
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[18]_i_1__0/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o[18]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.817    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[31]_2[18]
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     1.827    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/reg_w_data_o_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                            (positive level-sensitive latch)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.220ns (51.324%)  route 0.209ns (48.676%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.175     0.175 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/Q
                         net (fo=39, unplaced)        0.209     0.384    u_risc_v_soc/u_risc_v_pipe_top/u_div/ex_ctrl_div_hold
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[0]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[0]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[0]/C

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                            (positive level-sensitive latch)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.220ns (51.324%)  route 0.209ns (48.676%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.175     0.175 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/Q
                         net (fo=39, unplaced)        0.209     0.384    u_risc_v_soc/u_risc_v_pipe_top/u_div/ex_ctrl_div_hold
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[10]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[10]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[10]/C

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                            (positive level-sensitive latch)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.220ns (51.324%)  route 0.209ns (48.676%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.175     0.175 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/Q
                         net (fo=39, unplaced)        0.209     0.384    u_risc_v_soc/u_risc_v_pipe_top/u_div/ex_ctrl_div_hold
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[12]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[12]/C

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                            (positive level-sensitive latch)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.220ns (51.324%)  route 0.209ns (48.676%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.175     0.175 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/Q
                         net (fo=39, unplaced)        0.209     0.384    u_risc_v_soc/u_risc_v_pipe_top/u_div/ex_ctrl_div_hold
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[14]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[14]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[14]/C

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                            (positive level-sensitive latch)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.220ns (51.324%)  route 0.209ns (48.676%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.175     0.175 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/Q
                         net (fo=39, unplaced)        0.209     0.384    u_risc_v_soc/u_risc_v_pipe_top/u_div/ex_ctrl_div_hold
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[16]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[16]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[16]/C

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                            (positive level-sensitive latch)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.220ns (51.324%)  route 0.209ns (48.676%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.175     0.175 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/Q
                         net (fo=39, unplaced)        0.209     0.384    u_risc_v_soc/u_risc_v_pipe_top/u_div/ex_ctrl_div_hold
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[18]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[18]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[18]/C

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                            (positive level-sensitive latch)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.220ns (51.324%)  route 0.209ns (48.676%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.175     0.175 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/Q
                         net (fo=39, unplaced)        0.209     0.384    u_risc_v_soc/u_risc_v_pipe_top/u_div/ex_ctrl_div_hold
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[1]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[1]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[1]/C

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                            (positive level-sensitive latch)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.220ns (51.324%)  route 0.209ns (48.676%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.175     0.175 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/Q
                         net (fo=39, unplaced)        0.209     0.384    u_risc_v_soc/u_risc_v_pipe_top/u_div/ex_ctrl_div_hold
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[20]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[20]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[20]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[20]/C

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                            (positive level-sensitive latch)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.220ns (51.324%)  route 0.209ns (48.676%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.175     0.175 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/Q
                         net (fo=39, unplaced)        0.209     0.384    u_risc_v_soc/u_risc_v_pipe_top/u_div/ex_ctrl_div_hold
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[22]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[22]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[22]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[22]/C

Slack:                    inf
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                            (positive level-sensitive latch)
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.220ns (51.324%)  route 0.209ns (48.676%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.175     0.175 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/div_hold_o_reg/Q
                         net (fo=39, unplaced)        0.209     0.384    u_risc_v_soc/u_risc_v_pipe_top/u_div/ex_ctrl_div_hold
                                                                      r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[24]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[24]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o[24]_i_1_n_1
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                                                                r  clk_100MHz_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.673    u_risc_v_soc/u_risc_v_pipe_top/u_div/clk_100MHz
                         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_div/result_o_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_vga_clk

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_control/addr_h_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 1.577ns (47.891%)  route 1.716ns (52.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_ram/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_ram/regs[0][31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     2.377 f  u_risc_v_soc/u_ram/regs[0][31]_i_3/O
                         net (fo=3723, unplaced)      0.916     3.293    u_vga_top/u_vga_control/cnt_v_reg[0]_0
                         FDCE                                         f  u_vga_top/u_vga_control/addr_h_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     0.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.939 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -4.179    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -4.088 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    -3.649    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[0]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_control/addr_h_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 1.577ns (47.891%)  route 1.716ns (52.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_ram/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_ram/regs[0][31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     2.377 f  u_risc_v_soc/u_ram/regs[0][31]_i_3/O
                         net (fo=3723, unplaced)      0.916     3.293    u_vga_top/u_vga_control/cnt_v_reg[0]_0
                         FDCE                                         f  u_vga_top/u_vga_control/addr_h_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     0.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.939 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -4.179    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -4.088 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    -3.649    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[10]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_control/addr_h_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 1.577ns (47.891%)  route 1.716ns (52.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_ram/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_ram/regs[0][31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     2.377 f  u_risc_v_soc/u_ram/regs[0][31]_i_3/O
                         net (fo=3723, unplaced)      0.916     3.293    u_vga_top/u_vga_control/cnt_v_reg[0]_0
                         FDCE                                         f  u_vga_top/u_vga_control/addr_h_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     0.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.939 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -4.179    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -4.088 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    -3.649    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[11]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_control/addr_h_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 1.577ns (47.891%)  route 1.716ns (52.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_ram/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_ram/regs[0][31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     2.377 f  u_risc_v_soc/u_ram/regs[0][31]_i_3/O
                         net (fo=3723, unplaced)      0.916     3.293    u_vga_top/u_vga_control/cnt_v_reg[0]_0
                         FDCE                                         f  u_vga_top/u_vga_control/addr_h_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     0.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.939 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -4.179    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -4.088 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    -3.649    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[1]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_control/addr_h_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 1.577ns (47.891%)  route 1.716ns (52.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_ram/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_ram/regs[0][31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     2.377 f  u_risc_v_soc/u_ram/regs[0][31]_i_3/O
                         net (fo=3723, unplaced)      0.916     3.293    u_vga_top/u_vga_control/cnt_v_reg[0]_0
                         FDCE                                         f  u_vga_top/u_vga_control/addr_h_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     0.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.939 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -4.179    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -4.088 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    -3.649    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[2]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_control/addr_h_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 1.577ns (47.891%)  route 1.716ns (52.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_ram/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_ram/regs[0][31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     2.377 f  u_risc_v_soc/u_ram/regs[0][31]_i_3/O
                         net (fo=3723, unplaced)      0.916     3.293    u_vga_top/u_vga_control/cnt_v_reg[0]_0
                         FDCE                                         f  u_vga_top/u_vga_control/addr_h_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     0.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.939 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -4.179    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -4.088 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    -3.649    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[3]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_control/addr_h_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 1.577ns (47.891%)  route 1.716ns (52.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_ram/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_ram/regs[0][31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     2.377 f  u_risc_v_soc/u_ram/regs[0][31]_i_3/O
                         net (fo=3723, unplaced)      0.916     3.293    u_vga_top/u_vga_control/cnt_v_reg[0]_0
                         FDCE                                         f  u_vga_top/u_vga_control/addr_h_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     0.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.939 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -4.179    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -4.088 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    -3.649    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[4]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_control/addr_h_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 1.577ns (47.891%)  route 1.716ns (52.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_ram/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_ram/regs[0][31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     2.377 f  u_risc_v_soc/u_ram/regs[0][31]_i_3/O
                         net (fo=3723, unplaced)      0.916     3.293    u_vga_top/u_vga_control/cnt_v_reg[0]_0
                         FDCE                                         f  u_vga_top/u_vga_control/addr_h_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     0.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.939 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -4.179    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -4.088 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    -3.649    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[5]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_control/addr_h_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 1.577ns (47.891%)  route 1.716ns (52.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_ram/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_ram/regs[0][31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     2.377 f  u_risc_v_soc/u_ram/regs[0][31]_i_3/O
                         net (fo=3723, unplaced)      0.916     3.293    u_vga_top/u_vga_control/cnt_v_reg[0]_0
                         FDCE                                         f  u_vga_top/u_vga_control/addr_h_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     0.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.939 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -4.179    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -4.088 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    -3.649    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[6]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_control/addr_h_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 1.577ns (47.891%)  route 1.716ns (52.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               r  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.800     2.253    u_risc_v_soc/u_ram/arst_n_IBUF
                                                                      r  u_risc_v_soc/u_ram/regs[0][31]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     2.377 f  u_risc_v_soc/u_ram/regs[0][31]_i_3/O
                         net (fo=3723, unplaced)      0.916     3.293    u_vga_top/u_vga_control/cnt_v_reg[0]_0
                         FDCE                                         f  u_vga_top/u_vga_control/addr_h_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.439     0.439    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.939 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -4.179    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -4.088 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.439    -3.649    u_vga_top/u_vga_control/clk_out1
                         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.267ns (28.060%)  route 0.684ns (71.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               f  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.337     0.558    u_vga_top/u_vga_control/arst_n_IBUF
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.347     0.951    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[10]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.267ns (28.060%)  route 0.684ns (71.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               f  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.337     0.558    u_vga_top/u_vga_control/arst_n_IBUF
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.347     0.951    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[12]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.267ns (28.060%)  route 0.684ns (71.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               f  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.337     0.558    u_vga_top/u_vga_control/arst_n_IBUF
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.347     0.951    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.267ns (28.060%)  route 0.684ns (71.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               f  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.337     0.558    u_vga_top/u_vga_control/arst_n_IBUF
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.347     0.951    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[14]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.267ns (28.060%)  route 0.684ns (71.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               f  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.337     0.558    u_vga_top/u_vga_control/arst_n_IBUF
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.347     0.951    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[15]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.267ns (28.060%)  route 0.684ns (71.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               f  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.337     0.558    u_vga_top/u_vga_control/arst_n_IBUF
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.347     0.951    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.267ns (28.060%)  route 0.684ns (71.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               f  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.337     0.558    u_vga_top/u_vga_control/arst_n_IBUF
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.347     0.951    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.267ns (28.060%)  route 0.684ns (71.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               f  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.337     0.558    u_vga_top/u_vga_control/arst_n_IBUF
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.347     0.951    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[3]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.267ns (28.060%)  route 0.684ns (71.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               f  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.337     0.558    u_vga_top/u_vga_control/arst_n_IBUF
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.347     0.951    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[4]/C

Slack:                    inf
  Source:                 arst_n
                            (input port)
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.267ns (28.060%)  route 0.684ns (71.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  arst_n (IN)
                         net (fo=0)                   0.000     0.000    arst_n
    V17                                                               f  arst_n_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  arst_n_IBUF_inst/O
                         net (fo=345, unplaced)       0.337     0.558    u_vga_top/u_vga_control/arst_n_IBUF
                                                                      f  u_vga_top/u_vga_control/rgb_data[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.046     0.604 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, unplaced)        0.347     0.951    u_vga_top/u_vga_drive/SR[0]
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3800, unplaced)      0.259     0.259    u_vga_top/u_vga_clk/inst/clk_in1
                                                                      r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -2.151 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.796    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
                                                                      r  u_vga_top/u_vga_clk/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.767 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, unplaced)        0.259    -1.508    u_vga_top/u_vga_drive/CLK
                         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[7]/C





