// Seed: 3302489527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1)
    if (1) for (id_4 = id_1; id_1; id_4 = {id_1, 1, id_3}) $display(1);
    else for (id_4 = 1 == 1; id_5; id_2 = 1'd0) @(posedge 1'b0);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(negedge id_6) begin : LABEL_0
    id_5 <= id_5;
  end
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_1,
      id_7
  );
  assign modCall_1.id_3 = 0;
endmodule
