module FFD (input a,clk,output q);

always @(posedge clk)
	q=d;

endmodule
