Fitter Finalize Stage Report for pcie_example
Thu Mar 21 08:02:49 2024
Quartus Prime Version 23.4.1 Build 205 02/08/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Top Ignored Large Hold-failing Connections
  3. Routing Usage Summary
  4. Finalize Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top Ignored Large Hold-failing Connections                                                                                                                                                                                                                              ;
+------------------+----------------------------------------------------------------------------------------------------+---------------------+------------------------------------------------------------------------------------------------------+--------------------+
; Worst hold slack ; Oterm name                                                                                         ; Oterm TLP           ; To Node                                                                                              ; Iterm TLP          ;
+------------------+----------------------------------------------------------------------------------------------------+---------------------+------------------------------------------------------------------------------------------------------+--------------------+
; -138536          ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; LAB_RE:X33Y54Z0I91  ; u0|pio0|intel_pcie_pio_gts_0|pio_rst_Clk_n                                                           ; LAB_RE:X37Y52Z0I86 ;
; -138028          ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; LAB_RE:X33Y54Z0I91  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[1]                        ; LAB_RE:X8Y65Z0I86  ;
; -138028          ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; LAB_RE:X33Y54Z0I91  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[0]                  ; LAB_RE:X8Y65Z0I86  ;
; -138026          ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; LAB_RE:X33Y54Z0I91  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|ss_rst_req_sync|dreg[0]                        ; LAB_RE:X8Y65Z0I86  ;
; -138025          ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; LAB_RE:X33Y54Z0I91  ; u0|pio0|intel_pcie_pio_gts_0|altpcied_tx_adaptor_inst|axi_st_clk_warm_rst_n|dreg[1]                  ; LAB_RE:X8Y65Z0I86  ;
; -137641          ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_n~0                                                      ; LAB_RE:X45Y89Z0I92  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_in_resync|resync_chains[0].synchronizer_nocut|dreg[0]      ; LAB_RE:X45Y89Z0I86 ;
; -137641          ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; LAB_RE:X33Y54Z0I91  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_n~0                                                        ; LAB_RE:X45Y89Z0I6  ;
; -137638          ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124                                                         ; LAB_RE:X45Y90Z0I100 ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[0] ; LAB_RE:X45Y90Z0I86 ;
; -137638          ; u0|dut|intel_pcie_gts_0|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|p0_user_reset_n_d ; LAB_RE:X33Y54Z0I91  ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124                                                           ; LAB_RE:X45Y90Z0I21 ;
; -137637          ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|i124                                                         ; LAB_RE:X45Y90Z0I100 ; u0|pio0|intel_pcie_pio_gts_0|rst_ctrl|rst_clk_sys_resync|resync_chains[0].synchronizer_nocut|dreg[1] ; LAB_RE:X45Y90Z0I86 ;
+------------------+----------------------------------------------------------------------------------------------------+---------------------+------------------------------------------------------------------------------------------------------+--------------------+


+--------------------------------------------------------------------+
; Routing Usage Summary                                              ;
+--------------------------------------+-----------------------------+
; Routing Resource Type                ; Usage                       ;
+--------------------------------------+-----------------------------+
; Block Input Mux Wrapbacks            ; 267 / 197,400 ( < 1 % )     ;
; Block Input Muxes                    ; 82,719 / 2,278,560 ( 4 % )  ;
; Block interconnects                  ; 63,237 / 2,391,360 ( 3 % )  ;
; C1 interconnects                     ; 30,684 / 1,071,360 ( 3 % )  ;
; C4 interconnects                     ; 9,566 / 1,049,040 ( < 1 % ) ;
; C8 interconnects                     ; 84 / 104,904 ( < 1 % )      ;
; DCM_muxes                            ; 5 / 456 ( 1 % )             ;
; DELAY_CHAINs                         ; 0 / 4,306 ( 0 % )           ;
; Direct links                         ; 9,894 / 2,391,360 ( < 1 % ) ;
; HIO Buffers                          ; 283 / 31,584 ( < 1 % )      ;
; IO12PHYTOP_LOGIC_INPUTs              ; 1 / 416 ( < 1 % )           ;
; IO12PHYTOP_LOGIC_OUTPUTs             ; 1 / 960 ( < 1 % )           ;
; IO75XDDRFMXCKTREE_CLKDRV_BIG_VCO_REs ; 0 / 16 ( 0 % )              ;
; IO75XDDRFMXCKTREE_CLKDRV_GM0_REs     ; 0 / 16 ( 0 % )              ;
; IO75XDDRFMXCKTREE_CLKDRV_VCO_INPUTs  ; 0 / 8 ( 0 % )               ;
; IO75XDDRFMXCKTREE_CLKDRV_VCO_OUTPUTs ; 0 / 8 ( 0 % )               ;
; IO75XDDRFMXCKTREE_FB_MUX31_REs       ; 0 / 48 ( 0 % )              ;
; IOFBRADAPT_C2P_BUF_INPUTs            ; 0 / 132 ( 0 % )             ;
; IOFBRADAPT_C2P_BUF_OUTPUTs           ; 0 / 132 ( 0 % )             ;
; IOFBRADAPT_FRZ_BUFS_REs              ; 0 / 616 ( 0 % )             ;
; IOFBRADAPT_P2C_BUF_INPUTs            ; 0 / 284 ( 0 % )             ;
; IOFBRADAPT_P2C_BUF_OUTPUTs           ; 0 / 284 ( 0 % )             ;
; Programmable Invert Buffers          ; 0 / 320 ( 0 % )             ;
; Programmable Invert Inputs           ; 2,776 / 214,170 ( 1 % )     ;
; Programmable Inverts                 ; 2,776 / 214,170 ( 1 % )     ;
; R0 interconnects                     ; 39,665 / 1,835,820 ( 2 % )  ;
; R1 interconnects                     ; 25,262 / 1,049,040 ( 2 % )  ;
; R12 interconnects                    ; 94 / 157,356 ( < 1 % )      ;
; R2 interconnects                     ; 11,037 / 527,340 ( 2 % )    ;
; R4 interconnects                     ; 8,478 / 532,980 ( 2 % )     ;
; R6 interconnects                     ; 7,842 / 535,800 ( 1 % )     ;
; Redundancy Muxes                     ; 603 / 62,248 ( < 1 % )      ;
; Row Clock Tap-Offs                   ; 1,941 / 157,356 ( 1 % )     ;
; Switchbox_clock_muxes                ; 49 / 5,120 ( < 1 % )        ;
; VIO Buffers                          ; 2 / 12,800 ( < 1 % )        ;
; Vertical_seam_tap_muxes              ; 47 / 2,304 ( 2 % )          ;
+--------------------------------------+-----------------------------+


+-------------------+
; Finalize Messages ;
+-------------------+
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 23.4.1 Build 205 02/08/2024 SC Pro Edition
    Info: Processing started: Thu Mar 21 07:54:04 2024
    Info: System process ID: 35712
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off pcie_example -c pcie_example
Info: Using INI file C:/projects/axe5_eagle/pcie/quartus.ini
Info: The application is running in 'DNI' mode.
Info: qfit2_default_script.tcl version: #1
Info: Project  = pcie_example
Info: Revision = pcie_example
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (23167): During hold fix-up, 13 connections with hold failures larger than 3000 ps are found and ignored.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:01
Info (19365): Global preservation of unused transceiver channels is enabled. All unused transceiver channels will be preserved.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:52


