--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml bcd_seg_dec.twx bcd_seg_dec.ncd -o bcd_seg_dec.twr
bcd_seg_dec.pcf -ucf bcd_seg_dec.ucf

Design file:              bcd_seg_dec.ncd
Physical constraint file: bcd_seg_dec.pcf
Device,package,speed:     xc3s1000,fg676,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
bcd_in<0>      |seg_data<0>    |    9.129|
bcd_in<0>      |seg_data<1>    |    9.174|
bcd_in<0>      |seg_data<2>    |    9.780|
bcd_in<0>      |seg_data<3>    |    9.313|
bcd_in<0>      |seg_data<4>    |   10.960|
bcd_in<0>      |seg_data<5>    |   10.867|
bcd_in<0>      |seg_data<6>    |   10.178|
bcd_in<1>      |seg_data<0>    |    8.854|
bcd_in<1>      |seg_data<1>    |    9.302|
bcd_in<1>      |seg_data<2>    |    9.539|
bcd_in<1>      |seg_data<3>    |    8.996|
bcd_in<1>      |seg_data<4>    |   10.979|
bcd_in<1>      |seg_data<5>    |   10.552|
bcd_in<1>      |seg_data<6>    |   10.024|
bcd_in<2>      |seg_data<0>    |    8.804|
bcd_in<2>      |seg_data<1>    |    9.232|
bcd_in<2>      |seg_data<2>    |    9.829|
bcd_in<2>      |seg_data<3>    |    9.640|
bcd_in<2>      |seg_data<4>    |   10.437|
bcd_in<2>      |seg_data<5>    |   10.921|
bcd_in<2>      |seg_data<6>    |    9.551|
bcd_in<3>      |seg_data<0>    |    8.379|
bcd_in<3>      |seg_data<1>    |    8.534|
bcd_in<3>      |seg_data<2>    |   10.005|
bcd_in<3>      |seg_data<3>    |    8.838|
bcd_in<3>      |seg_data<4>    |   10.705|
bcd_in<3>      |seg_data<5>    |   11.031|
bcd_in<3>      |seg_data<6>    |    9.855|
---------------+---------------+---------+


Analysis completed Mon Nov 18 17:19:02 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4495 MB



