*****************************************************************

  Device    [devABLC]

  Author    [liujiao]

  Abstract  []

  Revision History:

********************************************************************************/
gate
device devABLC : device CLMA
{
    parameter
    (
        config bit INITA[31:0]       = 32'h0000_0000,
        config bit INITB[31:0]       = 32'h0000_0000,        
        config string FGA_MODE       = "ARITH",               // "LUT5" "ROM" "WMUX" "ARITH"
        config string FGB_MODE       = "ARITH",               // "LUT5" "ROM" "WMUX" "ARITH"
        config string Y0MUX_SEL      = "FG",                 // "FFAB" "FG" "CY"
        config string Y1MUX_SEL      = "FG"                 // "FFAB" "FG" "CY" 
    );
    
    port
    (        
               input    A0, A1, A2, A3, A4, AD,
               input    B0, B1, B2, B3, B4, BD,
               output   Y0, Y1,
               input    CIN,
        //logic  output   FGB_CIN,
        //logic  output   FGA_COUT,       
        logic  output   FGB_COUT

    );
}; // end of device devABLC


/*******************************************************************************

  Device    [devABLC]

  Author    []

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devABLC
{
    // Wires for input ports
    wire ntA0, ntA1, ntA2, ntA3, ntA4, ntAD; 
    wire ntCIN;
    wire ntB0, ntB1, ntB2, ntB3, ntB4, ntBD;

    // Wires connecting to output ports

    wire ntY0MUX;
    wire ntY1MUX;

    // Internal wires
    wire ntFGA_Z, ntCYA;
    wire ntCYB, ntFGB_Z;
    //
    // Connection to ports
    //
 
    ntA0      <= A0;
    ntA1      <= A1;
    ntA2      <= A2;
    ntA3      <= A3;
    ntA4      <= A4;
    ntAD      <= AD;
    
    ntB0      <= B0;
    ntB1      <= B1; 
    ntB2      <= B2;
    ntB3      <= B3;
    ntB4      <= B4;
    ntBD      <= BD;

    ntCIN     <= CIN;
    //ntCYA     <= FGB_CIN;

    Y0        <= ntY0MUX;
    Y1        <= ntY1MUX;
      
    FGB_COUT  <= ntCYB;
    //FGA_COUT  <= ntCYA;
    
    //
    // Instances. FGA section
    //

    device FGA FGA 
        parameter map
        (
            INIT        => INITA,
            MODE        => FGA_MODE
        )
        port map 
        (
            A0   => ntA0, A1  => ntA1, A2  => ntA2, A3  => ntA3, A4  => ntA4,       
            A5   => ntAD,
            CIN  => ntCIN,
            COUT => ntCYA,
            Z    => ntFGA_Z 
        );
        
    device FGA FGB 
        parameter map
        (
            INIT => INITB,
            MODE => FGB_MODE
        )
        port map 
        (
            A0  => ntB0,A1  => ntB1,A2  => ntB2,A3  => ntB3,A4  => ntB4,A5  => ntBD,
            CIN => ntCYA,
            COUT => ntCYB,
            Z    => ntFGB_Z 
        );    

    device Y0MUX Y0MUX
        parameter map
        (
            CFG  => Y0MUX_SEL
        )    
        port map
        (
            FG  => ntFGA_Z, 
            CY  => ntCYA,
            Z   => ntY0MUX
        );
        
    device Y1MUX Y1MUX
        parameter map
        (
            CFG  => Y1MUX_SEL
        )       
        port map
        (
            FG  => ntFGB_Z,
            CY  => ntCYB,
            Z   => ntY1MUX
        );
            
}; // end of structure netlist of devABLC

timing tnl of devABLC
{
    wire ntI0_A;
    wire ntI1_A;
    wire ntI0_B;
    wire ntI1_B;
    operator V_LUT5CARRY2 V_FGAB
        parameter map 
        (
            INIT_A         => INITA,
            ID_TO_LUT_A   => (FGA_MODE == "ARITH4"  || FGA_MODE == "ARITH"   || FGA_MODE == "ARITH6"  || FGA_MODE == "CY01"    || FGA_MODE == "ARITH0" || FGA_MODE == "L5C01" || FGA_MODE == "LUT5"  || FGA_MODE == "ARITH3") ? "FALSE" : "TRUE",
            CIN_TO_LUT_A  => (FGA_MODE == "WMUX"    || FGA_MODE == "ARITH9"  || FGA_MODE == "ARITH10" || FGA_MODE == "ARITH11" || FGA_MODE == "ARITH0" || FGA_MODE == "L5C01" || FGA_MODE == "LUT5"  || FGA_MODE == "ARITH3") ? "FALSE" : "TRUE",
            I4_TO_CARRY_A => (FGA_MODE == "ARITH14" || FGA_MODE == "ARITH15" || FGA_MODE == "ARITH10" || FGA_MODE == "ARITH11" || FGA_MODE == "ARITH6" || FGA_MODE == "CY01"  || FGA_MODE == "LUT5"  || FGA_MODE == "ARITH3") ? "FALSE" : "TRUE",               
            I4_TO_LUT_A   => (FGA_MODE == "ARITH13" || FGA_MODE == "ARITH15" || FGA_MODE == "ARITH9"  || FGA_MODE == "ARITH11" || FGA_MODE == "ARITH"  || FGA_MODE == "CY01"  || FGA_MODE == "L5C01" || FGA_MODE == "ARITH3") ? "FALSE" : "TRUE",
            
            INIT_B         => INITB,
            ID_TO_LUT_B   => (FGB_MODE == "ARITH4"  || FGB_MODE == "ARITH"   || FGB_MODE == "ARITH6"  || FGB_MODE == "CY01"    || FGB_MODE == "ARITH0" || FGB_MODE == "L5C01" || FGB_MODE == "LUT5"  || FGB_MODE == "ARITH3") ? "FALSE" : "TRUE",
            CIN_TO_LUT_B  => (FGB_MODE == "WMUX"    || FGB_MODE == "ARITH9"  || FGB_MODE == "ARITH10" || FGB_MODE == "ARITH11" || FGB_MODE == "ARITH0" || FGB_MODE == "L5C01" || FGB_MODE == "LUT5"  || FGB_MODE == "ARITH3") ? "FALSE" : "TRUE",
            I4_TO_CARRY_B => (FGB_MODE == "ARITH14" || FGB_MODE == "ARITH15" || FGB_MODE == "ARITH10" || FGB_MODE == "ARITH11" || FGB_MODE == "ARITH6" || FGB_MODE == "CY01"  || FGB_MODE == "LUT5"  || FGB_MODE == "ARITH3") ? "FALSE" : "TRUE",               
            I4_TO_LUT_B   => (FGB_MODE == "ARITH13" || FGB_MODE == "ARITH15" || FGB_MODE == "ARITH9"  || FGB_MODE == "ARITH11" || FGB_MODE == "ARITH"  || FGB_MODE == "CY01"  || FGB_MODE == "L5C01" || FGB_MODE == "ARITH3") ? "FALSE" : "TRUE",
            SECTION     => "AB"
        )
        port map 
        (
           CIN   => CIN,
           A0    => A0,
           A1    => A1,
           A2    => A2,
           A3    => A3,
           A4    => A4,
           AD    => AD,
           COUT  => ntI0_A,
           S0    => ntI1_A,

           B0    => B0,
           B1    => B1,
           B2    => B2,
           B3    => B3,
           B4    => B4,
           BD    => BD,
           FCOUT => ntI0_B,
           S1    => ntI1_B
        );
        
     //FGA_COUT  <= ntI0_A;
     FGB_COUT  <= ntI0_B;

     if (Y0MUX_SEL != "FFAB")
     {
     operator V_MUX V_Y0MUX
         parameter map
         (
             SEL  => (Y0MUX_SEL == "CY") ? "I0" : "I1",
             SECTION     => "A"
         )
         port map
         (
             I0 => ntI0_A,
             I1 => ntI1_A,
             Y => Y0
         );
     }
    
     if (Y1MUX_SEL != "FFAB")
     {
     operator V_MUX V_Y1MUX
         parameter map
         (
             SEL  => (Y1MUX_SEL == "CY") ? "I0" : "I1",
             SECTION  => "B"
         )
         port map
         (
             I0 => ntI0_B,
             I1 => ntI1_B,
             Y => Y1
         );
     }
}