Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Sun Jun  8 20:13:46 2025
| Host              : joseph-pc running 64-bit Ubuntu 24.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file blink_bd_wrapper_timing_summary_routed.rpt -pb blink_bd_wrapper_timing_summary_routed.pb -rpx blink_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : blink_bd_wrapper
| Device            : xczu1cg-sbva484
| Speed File        : -1  PRODUCTION 1.30 03-25-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.277        0.000                      0                   66        0.052        0.000                      0                   66        4.725        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            8.277        0.000                      0                   66        0.052        0.000                      0                   66        4.725        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.462ns (32.606%)  route 0.955ns (67.394%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.644ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.582ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.610     1.817    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.912 r  blink_bd_i/blink_0/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.198     2.110    blink_bd_i/blink_0/inst/counter_reg[14]
    SLICE_X17Y95         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     2.287 r  blink_bd_i/blink_0/inst/state[2]_i_5/O
                         net (fo=1, routed)           0.165     2.452    blink_bd_i/blink_0/inst/state[2]_i_5_n_0
    SLICE_X18Y94         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.601 f  blink_bd_i/blink_0/inst/state[2]_i_3/O
                         net (fo=1, routed)           0.156     2.757    blink_bd_i/blink_0/inst/state[2]_i_3_n_0
    SLICE_X17Y95         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.798 r  blink_bd_i/blink_0/inst/state[2]_i_1/O
                         net (fo=30, routed)          0.436     3.234    blink_bd_i/blink_0/inst/clear
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.382    11.549    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[0]/C
                         clock pessimism              0.209    11.759    
                         clock uncertainty           -0.176    11.583    
    SLICE_X17Y92         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    11.511    blink_bd_i/blink_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.462ns (32.606%)  route 0.955ns (67.394%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.644ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.582ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.610     1.817    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.912 r  blink_bd_i/blink_0/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.198     2.110    blink_bd_i/blink_0/inst/counter_reg[14]
    SLICE_X17Y95         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     2.287 r  blink_bd_i/blink_0/inst/state[2]_i_5/O
                         net (fo=1, routed)           0.165     2.452    blink_bd_i/blink_0/inst/state[2]_i_5_n_0
    SLICE_X18Y94         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.601 f  blink_bd_i/blink_0/inst/state[2]_i_3/O
                         net (fo=1, routed)           0.156     2.757    blink_bd_i/blink_0/inst/state[2]_i_3_n_0
    SLICE_X17Y95         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.798 r  blink_bd_i/blink_0/inst/state[2]_i_1/O
                         net (fo=30, routed)          0.436     3.234    blink_bd_i/blink_0/inst/clear
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.382    11.549    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[1]/C
                         clock pessimism              0.209    11.759    
                         clock uncertainty           -0.176    11.583    
    SLICE_X17Y92         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072    11.511    blink_bd_i/blink_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.462ns (32.606%)  route 0.955ns (67.394%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.644ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.582ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.610     1.817    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.912 r  blink_bd_i/blink_0/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.198     2.110    blink_bd_i/blink_0/inst/counter_reg[14]
    SLICE_X17Y95         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     2.287 r  blink_bd_i/blink_0/inst/state[2]_i_5/O
                         net (fo=1, routed)           0.165     2.452    blink_bd_i/blink_0/inst/state[2]_i_5_n_0
    SLICE_X18Y94         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.601 f  blink_bd_i/blink_0/inst/state[2]_i_3/O
                         net (fo=1, routed)           0.156     2.757    blink_bd_i/blink_0/inst/state[2]_i_3_n_0
    SLICE_X17Y95         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.798 r  blink_bd_i/blink_0/inst/state[2]_i_1/O
                         net (fo=30, routed)          0.436     3.234    blink_bd_i/blink_0/inst/clear
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.382    11.549    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[2]/C
                         clock pessimism              0.209    11.759    
                         clock uncertainty           -0.176    11.583    
    SLICE_X17Y92         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    11.511    blink_bd_i/blink_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.462ns (32.606%)  route 0.955ns (67.394%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.644ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.582ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.610     1.817    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.912 r  blink_bd_i/blink_0/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.198     2.110    blink_bd_i/blink_0/inst/counter_reg[14]
    SLICE_X17Y95         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     2.287 r  blink_bd_i/blink_0/inst/state[2]_i_5/O
                         net (fo=1, routed)           0.165     2.452    blink_bd_i/blink_0/inst/state[2]_i_5_n_0
    SLICE_X18Y94         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.601 f  blink_bd_i/blink_0/inst/state[2]_i_3/O
                         net (fo=1, routed)           0.156     2.757    blink_bd_i/blink_0/inst/state[2]_i_3_n_0
    SLICE_X17Y95         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.798 r  blink_bd_i/blink_0/inst/state[2]_i_1/O
                         net (fo=30, routed)          0.436     3.234    blink_bd_i/blink_0/inst/clear
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.382    11.549    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[3]/C
                         clock pessimism              0.209    11.759    
                         clock uncertainty           -0.176    11.583    
    SLICE_X17Y92         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    11.511    blink_bd_i/blink_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.279ns  (required time - arrival time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.462ns (32.652%)  route 0.953ns (67.348%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.644ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.582ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.610     1.817    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.912 r  blink_bd_i/blink_0/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.198     2.110    blink_bd_i/blink_0/inst/counter_reg[14]
    SLICE_X17Y95         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     2.287 r  blink_bd_i/blink_0/inst/state[2]_i_5/O
                         net (fo=1, routed)           0.165     2.452    blink_bd_i/blink_0/inst/state[2]_i_5_n_0
    SLICE_X18Y94         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.601 f  blink_bd_i/blink_0/inst/state[2]_i_3/O
                         net (fo=1, routed)           0.156     2.757    blink_bd_i/blink_0/inst/state[2]_i_3_n_0
    SLICE_X17Y95         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.798 r  blink_bd_i/blink_0/inst/state[2]_i_1/O
                         net (fo=30, routed)          0.434     3.232    blink_bd_i/blink_0/inst/clear
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.382    11.549    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[4]/C
                         clock pessimism              0.209    11.759    
                         clock uncertainty           -0.176    11.583    
    SLICE_X17Y92         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    11.511    blink_bd_i/blink_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                  8.279    

Slack (MET) :             8.279ns  (required time - arrival time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.462ns (32.652%)  route 0.953ns (67.348%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.644ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.582ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.610     1.817    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.912 r  blink_bd_i/blink_0/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.198     2.110    blink_bd_i/blink_0/inst/counter_reg[14]
    SLICE_X17Y95         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     2.287 r  blink_bd_i/blink_0/inst/state[2]_i_5/O
                         net (fo=1, routed)           0.165     2.452    blink_bd_i/blink_0/inst/state[2]_i_5_n_0
    SLICE_X18Y94         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.601 f  blink_bd_i/blink_0/inst/state[2]_i_3/O
                         net (fo=1, routed)           0.156     2.757    blink_bd_i/blink_0/inst/state[2]_i_3_n_0
    SLICE_X17Y95         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.798 r  blink_bd_i/blink_0/inst/state[2]_i_1/O
                         net (fo=30, routed)          0.434     3.232    blink_bd_i/blink_0/inst/clear
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.382    11.549    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[5]/C
                         clock pessimism              0.209    11.759    
                         clock uncertainty           -0.176    11.583    
    SLICE_X17Y92         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072    11.511    blink_bd_i/blink_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                  8.279    

Slack (MET) :             8.279ns  (required time - arrival time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.462ns (32.652%)  route 0.953ns (67.348%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.644ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.582ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.610     1.817    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.912 r  blink_bd_i/blink_0/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.198     2.110    blink_bd_i/blink_0/inst/counter_reg[14]
    SLICE_X17Y95         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     2.287 r  blink_bd_i/blink_0/inst/state[2]_i_5/O
                         net (fo=1, routed)           0.165     2.452    blink_bd_i/blink_0/inst/state[2]_i_5_n_0
    SLICE_X18Y94         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.601 f  blink_bd_i/blink_0/inst/state[2]_i_3/O
                         net (fo=1, routed)           0.156     2.757    blink_bd_i/blink_0/inst/state[2]_i_3_n_0
    SLICE_X17Y95         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.798 r  blink_bd_i/blink_0/inst/state[2]_i_1/O
                         net (fo=30, routed)          0.434     3.232    blink_bd_i/blink_0/inst/clear
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.382    11.549    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[6]/C
                         clock pessimism              0.209    11.759    
                         clock uncertainty           -0.176    11.583    
    SLICE_X17Y92         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072    11.511    blink_bd_i/blink_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                  8.279    

Slack (MET) :             8.279ns  (required time - arrival time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.462ns (32.652%)  route 0.953ns (67.348%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.644ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.582ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.610     1.817    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.912 r  blink_bd_i/blink_0/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.198     2.110    blink_bd_i/blink_0/inst/counter_reg[14]
    SLICE_X17Y95         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     2.287 r  blink_bd_i/blink_0/inst/state[2]_i_5/O
                         net (fo=1, routed)           0.165     2.452    blink_bd_i/blink_0/inst/state[2]_i_5_n_0
    SLICE_X18Y94         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.601 f  blink_bd_i/blink_0/inst/state[2]_i_3/O
                         net (fo=1, routed)           0.156     2.757    blink_bd_i/blink_0/inst/state[2]_i_3_n_0
    SLICE_X17Y95         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.798 r  blink_bd_i/blink_0/inst/state[2]_i_1/O
                         net (fo=30, routed)          0.434     3.232    blink_bd_i/blink_0/inst/clear
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.382    11.549    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[7]/C
                         clock pessimism              0.209    11.759    
                         clock uncertainty           -0.176    11.583    
    SLICE_X17Y92         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072    11.511    blink_bd_i/blink_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                  8.279    

Slack (MET) :             8.338ns  (required time - arrival time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.462ns (33.998%)  route 0.897ns (66.002%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.644ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.582ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.610     1.817    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.912 r  blink_bd_i/blink_0/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.198     2.110    blink_bd_i/blink_0/inst/counter_reg[14]
    SLICE_X17Y95         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     2.287 r  blink_bd_i/blink_0/inst/state[2]_i_5/O
                         net (fo=1, routed)           0.165     2.452    blink_bd_i/blink_0/inst/state[2]_i_5_n_0
    SLICE_X18Y94         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.601 f  blink_bd_i/blink_0/inst/state[2]_i_3/O
                         net (fo=1, routed)           0.156     2.757    blink_bd_i/blink_0/inst/state[2]_i_3_n_0
    SLICE_X17Y95         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.798 r  blink_bd_i/blink_0/inst/state[2]_i_1/O
                         net (fo=30, routed)          0.378     3.176    blink_bd_i/blink_0/inst/clear
    SLICE_X17Y94         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.385    11.552    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y94         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[16]/C
                         clock pessimism              0.209    11.761    
                         clock uncertainty           -0.176    11.586    
    SLICE_X17Y94         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    11.514    blink_bd_i/blink_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                  8.338    

Slack (MET) :             8.338ns  (required time - arrival time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.462ns (33.998%)  route 0.897ns (66.002%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.644ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.582ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.610     1.817    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     1.912 r  blink_bd_i/blink_0/inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.198     2.110    blink_bd_i/blink_0/inst/counter_reg[14]
    SLICE_X17Y95         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     2.287 r  blink_bd_i/blink_0/inst/state[2]_i_5/O
                         net (fo=1, routed)           0.165     2.452    blink_bd_i/blink_0/inst/state[2]_i_5_n_0
    SLICE_X18Y94         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     2.601 f  blink_bd_i/blink_0/inst/state[2]_i_3/O
                         net (fo=1, routed)           0.156     2.757    blink_bd_i/blink_0/inst/state[2]_i_3_n_0
    SLICE_X17Y95         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     2.798 r  blink_bd_i/blink_0/inst/state[2]_i_1/O
                         net (fo=30, routed)          0.378     3.176    blink_bd_i/blink_0/inst/clear
    SLICE_X17Y94         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.385    11.552    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y94         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[17]/C
                         clock pessimism              0.209    11.761    
                         clock uncertainty           -0.176    11.586    
    SLICE_X17Y94         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072    11.514    blink_bd_i/blink_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                  8.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 blink_bd_i/blink_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.803ns (routing 0.326ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.368ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.803     0.914    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.953 r  blink_bd_i/blink_0/inst/state_reg[1]/Q
                         net (fo=4, routed)           0.027     0.979    blink_bd_i/blink_0/inst/state[1]
    SLICE_X18Y93         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.012 r  blink_bd_i/blink_0/inst/state[2]_i_2/O
                         net (fo=1, routed)           0.006     1.018    blink_bd_i/blink_0/inst/p_1_in[2]
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.918     1.056    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/state_reg[2]/C
                         clock pessimism             -0.136     0.920    
    SLICE_X18Y93         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.967    blink_bd_i/blink_0/inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 blink_bd_i/blink_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/rgb_led0_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.041ns (33.884%)  route 0.080ns (66.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.803ns (routing 0.326ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.368ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.803     0.914    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.955 r  blink_bd_i/blink_0/inst/state_reg[2]/Q
                         net (fo=3, routed)           0.080     1.035    blink_bd_i/blink_0/inst/state[2]
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/rgb_led0_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.922     1.060    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/rgb_led0_reg[2]_lopt_replica/C
                         clock pessimism             -0.129     0.931    
    SLICE_X18Y93         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.978    blink_bd_i/blink_0/inst/rgb_led0_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.056ns (48.339%)  route 0.060ns (51.661%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.797ns (routing 0.326ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.368ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.797     0.908    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y95         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.946 r  blink_bd_i/blink_0/inst/counter_reg[25]/Q
                         net (fo=2, routed)           0.053     0.999    blink_bd_i/blink_0/inst/counter_reg[25]
    SLICE_X17Y95         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.017 r  blink_bd_i/blink_0/inst/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.024    blink_bd_i/blink_0/inst/counter_reg[24]_i_1_n_14
    SLICE_X17Y95         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.911     1.049    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y95         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[25]/C
                         clock pessimism             -0.135     0.914    
    SLICE_X17Y95         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.960    blink_bd_i/blink_0/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 blink_bd_i/blink_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.074ns (63.420%)  route 0.043ns (36.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.803ns (routing 0.326ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.368ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.803     0.914    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.953 r  blink_bd_i/blink_0/inst/state_reg[1]/Q
                         net (fo=4, routed)           0.027     0.979    blink_bd_i/blink_0/inst/state[1]
    SLICE_X18Y93         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.014 r  blink_bd_i/blink_0/inst/state[1]_i_1/O
                         net (fo=1, routed)           0.016     1.030    blink_bd_i/blink_0/inst/p_1_in[1]
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.918     1.056    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/state_reg[1]/C
                         clock pessimism             -0.136     0.920    
    SLICE_X18Y93         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.966    blink_bd_i/blink_0/inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.585%)  route 0.062ns (52.415%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.061ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.806ns (routing 0.326ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.368ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.806     0.917    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.955 r  blink_bd_i/blink_0/inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.055     1.009    blink_bd_i/blink_0/inst/counter_reg[9]
    SLICE_X17Y93         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.027 r  blink_bd_i/blink_0/inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.034    blink_bd_i/blink_0/inst/counter_reg[8]_i_1_n_14
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.923     1.061    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[9]/C
                         clock pessimism             -0.138     0.923    
    SLICE_X17Y93         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.969    blink_bd_i/blink_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.585%)  route 0.062ns (52.415%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.800ns (routing 0.326ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.368ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.800     0.911    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y94         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.949 r  blink_bd_i/blink_0/inst/counter_reg[17]/Q
                         net (fo=2, routed)           0.055     1.003    blink_bd_i/blink_0/inst/counter_reg[17]
    SLICE_X17Y94         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.021 r  blink_bd_i/blink_0/inst/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.028    blink_bd_i/blink_0/inst/counter_reg[16]_i_1_n_14
    SLICE_X17Y94         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.914     1.052    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y94         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[17]/C
                         clock pessimism             -0.136     0.917    
    SLICE_X17Y94         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.963    blink_bd_i/blink_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.585%)  route 0.062ns (52.415%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.799ns (routing 0.326ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.368ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.799     0.910    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.948 r  blink_bd_i/blink_0/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.055     1.002    blink_bd_i/blink_0/inst/counter_reg[1]
    SLICE_X17Y92         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.020 r  blink_bd_i/blink_0/inst/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.027    blink_bd_i/blink_0/inst/counter_reg[0]_i_1_n_14
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.913     1.051    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y92         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[1]/C
                         clock pessimism             -0.136     0.916    
    SLICE_X17Y92         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.962    blink_bd_i/blink_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.057ns (47.101%)  route 0.064ns (52.899%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.799ns (routing 0.326ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.368ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.799     0.910    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y94         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.949 r  blink_bd_i/blink_0/inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.057     1.006    blink_bd_i/blink_0/inst/counter_reg[23]
    SLICE_X17Y94         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.024 r  blink_bd_i/blink_0/inst/counter_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.031    blink_bd_i/blink_0/inst/counter_reg[16]_i_1_n_8
    SLICE_X17Y94         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.912     1.050    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y94         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[23]/C
                         clock pessimism             -0.135     0.916    
    SLICE_X17Y94         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.962    blink_bd_i/blink_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.843%)  route 0.065ns (53.157%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.061ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.806ns (routing 0.326ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.368ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.806     0.917    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.955 r  blink_bd_i/blink_0/inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.058     1.012    blink_bd_i/blink_0/inst/counter_reg[10]
    SLICE_X17Y93         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.031 r  blink_bd_i/blink_0/inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.038    blink_bd_i/blink_0/inst/counter_reg[8]_i_1_n_13
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.923     1.061    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y93         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[10]/C
                         clock pessimism             -0.138     0.923    
    SLICE_X17Y93         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.969    blink_bd_i/blink_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 blink_bd_i/blink_0/inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_bd_i/blink_0/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.843%)  route 0.065ns (53.157%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.800ns (routing 0.326ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.368ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.800     0.911    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y94         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.949 r  blink_bd_i/blink_0/inst/counter_reg[18]/Q
                         net (fo=2, routed)           0.058     1.006    blink_bd_i/blink_0/inst/counter_reg[18]
    SLICE_X17Y94         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.025 r  blink_bd_i/blink_0/inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.032    blink_bd_i/blink_0/inst/counter_reg[16]_i_1_n_13
    SLICE_X17Y94         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.914     1.052    blink_bd_i/blink_0/inst/clk
    SLICE_X17Y94         FDRE                                         r  blink_bd_i/blink_0/inst/counter_reg[18]/C
                         clock pessimism             -0.136     0.917    
    SLICE_X17Y94         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.963    blink_bd_i/blink_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X17Y92  blink_bd_i/blink_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X17Y94  blink_bd_i/blink_0/inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X17Y94  blink_bd_i/blink_0/inst/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X17Y94  blink_bd_i/blink_0/inst/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y92  blink_bd_i/blink_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y92  blink_bd_i/blink_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y92  blink_bd_i/blink_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y92  blink_bd_i/blink_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X17Y93  blink_bd_i/blink_0/inst/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blink_bd_i/blink_0/inst/rgb_led0_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led0_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.062ns  (logic 2.714ns (66.818%)  route 1.348ns (33.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.644ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.609     1.816    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/rgb_led0_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     1.915 r  blink_bd_i/blink_0/inst/rgb_led0_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.348     3.263    lopt_4
    A7                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.615     5.879 r  rgb_led0_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.879    rgb_led0_0[2]
    A7                                                                r  rgb_led0_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_bd_i/blink_0/inst/rgb_led0_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led0_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.981ns  (logic 2.701ns (67.848%)  route 1.280ns (32.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.644ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.609     1.816    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/rgb_led0_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     1.915 r  blink_bd_i/blink_0/inst/rgb_led0_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.280     3.195    lopt_2
    B6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.602     5.797 r  rgb_led0_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.797    rgb_led0_0[1]
    B6                                                                r  rgb_led0_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_bd_i/blink_0/inst/rgb_led0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led0_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.853ns  (logic 2.702ns (70.124%)  route 1.151ns (29.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.644ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.609     1.816    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/rgb_led0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     1.915 r  blink_bd_i/blink_0/inst/rgb_led0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.151     3.066    lopt
    B5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.603     5.669 r  rgb_led0_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.669    rgb_led0_0[0]
    B5                                                                r  rgb_led0_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_bd_i/blink_0/inst/rgb_led0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led1_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.886ns  (logic 1.036ns (35.891%)  route 1.850ns (64.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.644ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.609     1.816    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/rgb_led0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     1.912 r  blink_bd_i/blink_0/inst/rgb_led0_reg[1]/Q
                         net (fo=1, routed)           1.850     3.762    rgb_led0_0_OBUF[1]
    A2                   OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.940     4.702 r  rgb_led1_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.702    rgb_led1_0[1]
    A2                                                                r  rgb_led1_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_bd_i/blink_0/inst/rgb_led0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led1_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.539ns  (logic 1.039ns (40.927%)  route 1.500ns (59.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.644ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.609     1.816    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/rgb_led0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     1.913 r  blink_bd_i/blink_0/inst/rgb_led0_reg[2]/Q
                         net (fo=1, routed)           1.500     3.413    rgb_led0_0_OBUF[2]
    B4                   OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.942     4.355 r  rgb_led1_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.355    rgb_led1_0[2]
    B4                                                                r  rgb_led1_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_bd_i/blink_0/inst/rgb_led0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led1_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.463ns  (logic 1.036ns (42.062%)  route 1.427ns (57.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.644ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          1.609     1.816    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/rgb_led0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.912 r  blink_bd_i/blink_0/inst/rgb_led0_reg[0]/Q
                         net (fo=1, routed)           1.427     3.339    rgb_led0_0_OBUF[0]
    F4                   OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.940     4.279 r  rgb_led1_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.279    rgb_led1_0[0]
    F4                                                                r  rgb_led1_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blink_bd_i/blink_0/inst/rgb_led0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led1_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.992ns  (logic 0.405ns (40.839%)  route 0.587ns (59.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.326ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.806     0.917    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/rgb_led0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.956 r  blink_bd_i/blink_0/inst/rgb_led0_reg[0]/Q
                         net (fo=1, routed)           0.587     1.543    rgb_led0_0_OBUF[0]
    F4                   OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.366     1.909 r  rgb_led1_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.909    rgb_led1_0[0]
    F4                                                                r  rgb_led1_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_bd_i/blink_0/inst/rgb_led0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led1_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.030ns  (logic 0.407ns (39.539%)  route 0.623ns (60.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.326ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.806     0.917    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/rgb_led0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.956 r  blink_bd_i/blink_0/inst/rgb_led0_reg[2]/Q
                         net (fo=1, routed)           0.623     1.579    rgb_led0_0_OBUF[2]
    B4                   OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.368     1.947 r  rgb_led1_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.947    rgb_led1_0[2]
    B4                                                                r  rgb_led1_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_bd_i/blink_0/inst/rgb_led0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led1_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.195ns  (logic 0.405ns (33.887%)  route 0.790ns (66.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.326ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.806     0.917    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/rgb_led0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.956 r  blink_bd_i/blink_0/inst/rgb_led0_reg[1]/Q
                         net (fo=1, routed)           0.790     1.746    rgb_led0_0_OBUF[1]
    A2                   OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.366     2.112 r  rgb_led1_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.112    rgb_led1_0[1]
    A2                                                                r  rgb_led1_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_bd_i/blink_0/inst/rgb_led0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led0_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.178ns (70.197%)  route 0.500ns (29.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.326ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.806     0.917    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/rgb_led0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.957 r  blink_bd_i/blink_0/inst/rgb_led0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.500     1.457    lopt
    B5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.138     2.594 r  rgb_led0_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.594    rgb_led0_0[0]
    B5                                                                r  rgb_led0_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_bd_i/blink_0/inst/rgb_led0_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led0_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.190ns (67.930%)  route 0.562ns (32.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.326ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.806     0.917    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/rgb_led0_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.957 r  blink_bd_i/blink_0/inst/rgb_led0_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.562     1.519    lopt_4
    A7                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.150     2.669 r  rgb_led0_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.669    rgb_led0_0[2]
    A7                                                                r  rgb_led0_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_bd_i/blink_0/inst/rgb_led0_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led0_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.177ns (66.088%)  route 0.604ns (33.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.326ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blink_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blink_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blink_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=36, routed)          0.806     0.917    blink_bd_i/blink_0/inst/clk
    SLICE_X18Y93         FDRE                                         r  blink_bd_i/blink_0/inst/rgb_led0_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.957 r  blink_bd_i/blink_0/inst/rgb_led0_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.604     1.561    lopt_2
    B6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.137     2.698 r  rgb_led0_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.698    rgb_led0_0[1]
    B6                                                                r  rgb_led0_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





