$comment
	File created using the following command:
		vcd file project4.msim.vcd -direction
$end
$date
	Fri Nov 22 09:29:22 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module project4_vhd_vec_tst $end
$var wire 1 ! sel $end
$var wire 1 " x [7] $end
$var wire 1 # x [6] $end
$var wire 1 $ x [5] $end
$var wire 1 % x [4] $end
$var wire 1 & x [3] $end
$var wire 1 ' x [2] $end
$var wire 1 ( x [1] $end
$var wire 1 ) x [0] $end
$var wire 1 * y [3] $end
$var wire 1 + y [2] $end
$var wire 1 , y [1] $end
$var wire 1 - y [0] $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var wire 1 1 devoe $end
$var wire 1 2 devclrn $end
$var wire 1 3 devpor $end
$var wire 1 4 ww_devoe $end
$var wire 1 5 ww_devclrn $end
$var wire 1 6 ww_devpor $end
$var wire 1 7 ww_sel $end
$var wire 1 8 ww_x [7] $end
$var wire 1 9 ww_x [6] $end
$var wire 1 : ww_x [5] $end
$var wire 1 ; ww_x [4] $end
$var wire 1 < ww_x [3] $end
$var wire 1 = ww_x [2] $end
$var wire 1 > ww_x [1] $end
$var wire 1 ? ww_x [0] $end
$var wire 1 @ ww_y [3] $end
$var wire 1 A ww_y [2] $end
$var wire 1 B ww_y [1] $end
$var wire 1 C ww_y [0] $end
$var wire 1 D \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 E \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 F \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 G \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 H \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 I \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 J \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 K \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 L \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 M \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 N \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 O \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 P \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 Q \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 R \y[0]~output_o\ $end
$var wire 1 S \y[1]~output_o\ $end
$var wire 1 T \y[2]~output_o\ $end
$var wire 1 U \y[3]~output_o\ $end
$var wire 1 V \x[0]~input_o\ $end
$var wire 1 W \x[4]~input_o\ $end
$var wire 1 X \sel~input_o\ $end
$var wire 1 Y \Mux0~0_combout\ $end
$var wire 1 Z \x[5]~input_o\ $end
$var wire 1 [ \x[1]~input_o\ $end
$var wire 1 \ \Mux1~0_combout\ $end
$var wire 1 ] \x[2]~input_o\ $end
$var wire 1 ^ \x[6]~input_o\ $end
$var wire 1 _ \Mux2~0_combout\ $end
$var wire 1 ` \x[7]~input_o\ $end
$var wire 1 a \x[3]~input_o\ $end
$var wire 1 b \Mux3~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0.
1/
x0
11
12
13
14
15
16
07
0N
zO
zP
zQ
0R
0S
0T
1U
0V
1W
0X
0Y
0Z
0[
0\
0]
1^
0_
1`
1a
1b
1"
1#
0$
1%
1&
0'
0(
0)
1*
0+
0,
0-
18
19
0:
1;
1<
0=
0>
0?
1@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
$end
#50000
1!
17
1X
1Y
1_
1T
1R
1A
1C
1-
1+
#100000
0!
07
0X
0Y
0_
0T
0R
0A
0C
0-
0+
#150000
1!
17
1X
1Y
1_
1T
1R
1A
1C
1-
1+
#200000
0!
07
0X
0Y
0_
0T
0R
0A
0C
0-
0+
#250000
1!
17
1X
1Y
1_
1T
1R
1A
1C
1-
1+
#300000
0!
07
0X
0Y
0_
0T
0R
0A
0C
0-
0+
#350000
1!
17
1X
1Y
1_
1T
1R
1A
1C
1-
1+
#400000
0!
07
0X
0Y
0_
0T
0R
0A
0C
0-
0+
#450000
1!
17
1X
1Y
1_
1T
1R
1A
1C
1-
1+
#500000
0!
07
0X
0Y
0_
0T
0R
0A
0C
0-
0+
#550000
1!
17
1X
1Y
1_
1T
1R
1A
1C
1-
1+
#600000
0!
07
0X
0Y
0_
0T
0R
0A
0C
0-
0+
#650000
1!
17
1X
1Y
1_
1T
1R
1A
1C
1-
1+
#700000
0!
07
0X
0Y
0_
0T
0R
0A
0C
0-
0+
#750000
1!
17
1X
1Y
1_
1T
1R
1A
1C
1-
1+
#800000
0!
07
0X
0Y
0_
0T
0R
0A
0C
0-
0+
#850000
1!
17
1X
1Y
1_
1T
1R
1A
1C
1-
1+
#900000
0!
07
0X
0Y
0_
0T
0R
0A
0C
0-
0+
#950000
1!
17
1X
1Y
1_
1T
1R
1A
1C
1-
1+
#1000000
