$date
	Sun Oct 23 03:25:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#816261
b101 !
1"
#816262
b101 &
b101 %
1$
#816263
0"
#816266
b10000 &
b10000 %
#816270
b1000 &
b1000 %
#816274
b100 &
b100 %
#816278
b10 &
b10 %
#816282
b1 &
b1 %
1#
#816286
b0 &
0#
b0 %
0$
#1876538
b1101 &
b1101 %
1$
b1101 !
1"
#1876539
0"
#1876542
b101000 &
b101000 %
#1876546
b10100 &
b10100 %
#1876550
b1010 &
b1010 %
#1876554
b101 &
b101 %
#1876558
b10000 &
b10000 %
#1876562
b1000 &
b1000 %
#1876566
b100 &
b100 %
#1876570
b10 &
b10 %
#1876574
b1 &
1#
b1 %
#1876578
b0 &
b0 %
0#
0$
#2824990
b11000 &
b11000 %
1$
b11000 !
1"
#2824991
0"
#2824994
b1100 &
b1100 %
#2824998
b110 &
b110 %
#2825002
b11 &
b11 %
#2825006
b1010 &
b1010 %
#2825010
b101 &
b101 %
#2825014
b10000 &
b10000 %
#2825018
b1000 &
b1000 %
#2825022
b100 &
b100 %
#2825026
b10 &
b10 %
#2825030
b1 &
1#
b1 %
#2825034
b0 &
b0 %
0#
0$
#4500012
