// Seed: 2826515222
`define pp_1 0
`define pp_2 0
`timescale 1ps / 1 ps
module module_0 (
    input logic id_1,
    input id_2,
    output id_3
);
  assign id_3 = 1;
  logic id_4, id_5;
endmodule
`define pp_3 0
