# Source Code Availability

## Academic Integrity Notice

To comply with university academic integrity policies and prevent unauthorized plagiarism, the SystemVerilog RTL source code for this project GCN is hosted in a private repository.

**However, the engineering process is fully documented in this repository:**

1.  **Architecture:** See the `/docs` directory for block diagrams and datapath descriptions.
3.  **Synthesis and post APR:** See `/reports` for Area, Power, and Timing reports from Synopsys Design Compiler and Cadence Innovus.

**Access for Recruiters:**
Source code access can be granted during a technical interview upon request to verify code quality.