<!DOCTYPE html><html><head><meta charSet="utf-8"/><title>FPGA</title><meta name="viewport"/><meta name="next-head-count" content="3"/><link rel="preload" href="/_next/static/css/5769551a626b3922.css" as="style"/><link rel="stylesheet" href="/_next/static/css/5769551a626b3922.css" data-n-g=""/><noscript data-n-css=""></noscript><script defer="" nomodule="" src="/_next/static/chunks/polyfills-c67a75d1b6f99dc8.js"></script><script src="/_next/static/chunks/webpack-8fa1640cc84ba8fe.js" defer=""></script><script src="/_next/static/chunks/framework-2c79e2a64abdb08b.js" defer=""></script><script src="/_next/static/chunks/main-abd9b5772566dc74.js" defer=""></script><script src="/_next/static/chunks/pages/_app-861c4fa926130760.js" defer=""></script><script src="/_next/static/chunks/pages/Projects/FPGA-8f6719df58b595ba.js" defer=""></script><script src="/_next/static/1o0cDuPY3ZScxjxzl_aPr/_buildManifest.js" defer=""></script><script src="/_next/static/1o0cDuPY3ZScxjxzl_aPr/_ssgManifest.js" defer=""></script></head><body><div id="__next"><header><div class="content"><a href="/" class="logo"><img src="/Images/Home-Icon.png" height="20"/></a><nav class="desktop"><a href="#Motion Estimator">Motion Estimator</a></nav><nav class="mobile"><a href="#Motion Estimator">Motion Estimator</a></nav></div></header><div class="main-content"><div id="projects-section"><div class="content center"><h1>FPGA Projects</h1></div><div id="Motion Estimator" class="project"><h2>Motion Estimator</h2><div class="images-container"><div class="image-container"><img src="/Images/FPGA-Ex.jpg"/></div><div class="image-container"><img src="/Images/FPGA-WAV.jpg"/></div><div class="image-container"><img src="/Images/FPGA-Graph.jpg"/></div></div><div class="images-container"><div class="image-container"><p>Before initiating the physical design process of our Motion Estimator ASIC, we will first emulate the Verilog Code we wrote on an FPGA as FPGA&#x27;s can easily be reprogrammed as opposed to an ASIC which we would have to dispose of and remanufacture. This will drastically reduce the consequences should there be an error in our design.</p></div></div><div class="center"><h3>Click <a href="./IC">here</a> to go to ASIC Implementation of Motion Estimator</h3><div class="images-container"><div class="image-container"></div><div class="image-container"><h3>Motion Estimator FPGA Design Files</h3><p><a href="/src/FPGA/Motion_Estimator/MotionEstimator.v">MotionEstimator.v</a></p><p><a href="/src/FPGA/Motion_Estimator/pin_ip.v">pin_ip.v</a></p><p><a href="/src/FPGA/Motion_Estimator/top.v">top.v</a></p></div><div class="image-container"></div></div></div></div></div></div></div><script id="__NEXT_DATA__" type="application/json">{"props":{"pageProps":{}},"page":"/Projects/FPGA","query":{},"buildId":"1o0cDuPY3ZScxjxzl_aPr","nextExport":true,"autoExport":true,"isFallback":false,"scriptLoader":[]}</script></body></html>