Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/fra/Desktop/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 7dcef6e93976439f944b9c25831eb96b --incr --debug all --rangecheck --relax --mt 8 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_multadd_v3_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dtpu_behav xil_defaultlib.tb_dtpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 8 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:238]
WARNING: [VRFC 10-3705] select index 9 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:239]
WARNING: [VRFC 10-3705] select index 10 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:240]
WARNING: [VRFC 10-3705] select index 11 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:241]
WARNING: [VRFC 10-3705] select index 12 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:242]
WARNING: [VRFC 10-3705] select index 13 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:243]
WARNING: [VRFC 10-3705] select index 14 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:244]
WARNING: [VRFC 10-3705] select index 15 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:245]
WARNING: [VRFC 10-3705] select index 16 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:246]
WARNING: [VRFC 10-3705] select index 17 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:247]
WARNING: [VRFC 10-3705] select index 18 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:248]
WARNING: [VRFC 10-3705] select index 19 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:249]
WARNING: [VRFC 10-3705] select index 20 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:250]
WARNING: [VRFC 10-3705] select index 21 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:251]
WARNING: [VRFC 10-3705] select index 22 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:252]
WARNING: [VRFC 10-3705] select index 23 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:253]
WARNING: [VRFC 10-3705] select index 24 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:254]
WARNING: [VRFC 10-3705] select index 25 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:255]
WARNING: [VRFC 10-3705] select index 26 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:256]
WARNING: [VRFC 10-3705] select index 27 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:257]
WARNING: [VRFC 10-3705] select index 28 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:258]
WARNING: [VRFC 10-3705] select index 29 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:259]
WARNING: [VRFC 10-3705] select index 30 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:260]
WARNING: [VRFC 10-3705] select index 31 into 'activation_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:261]
WARNING: [VRFC 10-3705] select index 8 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:412]
WARNING: [VRFC 10-3705] select index 9 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:413]
WARNING: [VRFC 10-3705] select index 10 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:414]
WARNING: [VRFC 10-3705] select index 11 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:415]
WARNING: [VRFC 10-3705] select index 12 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:416]
WARNING: [VRFC 10-3705] select index 13 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:417]
WARNING: [VRFC 10-3705] select index 14 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:418]
WARNING: [VRFC 10-3705] select index 15 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:419]
WARNING: [VRFC 10-3705] select index 16 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:420]
WARNING: [VRFC 10-3705] select index 17 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:421]
WARNING: [VRFC 10-3705] select index 18 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:422]
WARNING: [VRFC 10-3705] select index 19 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:423]
WARNING: [VRFC 10-3705] select index 20 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:424]
WARNING: [VRFC 10-3705] select index 21 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:425]
WARNING: [VRFC 10-3705] select index 22 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:426]
WARNING: [VRFC 10-3705] select index 23 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:427]
WARNING: [VRFC 10-3705] select index 24 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:428]
WARNING: [VRFC 10-3705] select index 25 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:429]
WARNING: [VRFC 10-3705] select index 26 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:430]
WARNING: [VRFC 10-3705] select index 27 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:431]
WARNING: [VRFC 10-3705] select index 28 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:432]
WARNING: [VRFC 10-3705] select index 29 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:433]
WARNING: [VRFC 10-3705] select index 30 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:434]
WARNING: [VRFC 10-3705] select index 31 into 'weight_data' is out of bounds [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/ls_array.v:435]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_multadd_v3_0_15.xbip_multadd_v3_0_15_viv_comp
Compiling package xbip_multadd_v3_0_15.xbip_multadd_v3_0_15_pkg
Compiling package xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_pkg
Compiling module xil_defaultlib.register(N=64)
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_viv [\xbip_dsp48_multadd_v3_0_6_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_15.multadd_dsp [\multadd_dsp(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_multadd_v3_0_15.xbip_multadd_v3_0_15_viv [\xbip_multadd_v3_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_15.xbip_multadd_v3_0_15 [\xbip_multadd_v3_0_15(c_xdevicef...]
Compiling architecture vivado_mac_arch of entity xil_defaultlib.vivado_mac [vivado_mac_default]
Compiling module xil_defaultlib.mxu_mac(bit_width=64)
Compiling module xil_defaultlib.mxu_core(M=8,K=8,max_data_width=...
Compiling module xil_defaultlib.mxu_wrapper(M=8,K=8,max_data_wid...
Compiling module xil_defaultlib.control_unit(ROWS=8,COLUMNS=8)
Compiling module xil_defaultlib.ls_unit
Compiling module xil_defaultlib.filter_and_select(K=8)
Compiling module xil_defaultlib.compact_and_select(K=8)
Compiling module xil_defaultlib.ls_array(ROWS=8,COLUMNS=8)
Compiling module xil_defaultlib.dtpu_core(ROWS=8,COLUMNS=8)
Compiling module xil_defaultlib.tb_dtpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dtpu_behav
