Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Oct 12 15:01:21 2025
| Host         : PooravKumar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file alu_top_timing_summary_routed.rpt -pb alu_top_timing_summary_routed.pb -rpx alu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                     1           
XDCH-2     Warning   Same min and max delay values on IO port  103         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.166      -15.909                     33                  161        0.065        0.000                      0                  161        4.500        0.000                       0                    65  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -2.166      -15.909                     33                   97        0.065        0.000                      0                   97        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  3.249        0.000                      0                   64        0.191        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           33  Failing Endpoints,  Worst Slack       -2.166ns,  Total Violation      -15.909ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.166ns  (required time - arrival time)
  Source:                 alu_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_flag
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 3.322ns (51.376%)  route 3.144ns (48.624%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  alu_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.456     5.120 f  alu_out_reg[4]/Q
                         net (fo=1, routed)           0.670     5.790    alu_out_OBUF[4]
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.124     5.914 r  zero_flag_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.946     6.860    zero_flag_OBUF_inst_i_3_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.124     6.984 r  zero_flag_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     8.512    zero_flag_OBUF
    L13                  OBUF (Prop_obuf_I_O)         2.618    11.131 r  zero_flag_OBUF_inst/O
                         net (fo=0)                   0.000    11.131    zero_flag
    L13                                                               r  zero_flag (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                 -2.166    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 alu_out_reg[23]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[23]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 3.062ns (62.964%)  route 1.801ns (37.036%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     4.648    clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  alu_out_reg[23]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.456     5.104 r  alu_out_reg[23]_lopt_replica/Q
                         net (fo=1, routed)           1.801     6.905    alu_out_reg[23]_lopt_replica_1
    P5                   OBUF (Prop_obuf_I_O)         2.606     9.510 r  alu_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000     9.510    alu_out[23]
    P5                                                                r  alu_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 alu_out_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[30]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 3.170ns (65.630%)  route 1.660ns (34.370%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.626     4.656    clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  alu_out_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.174 r  alu_out_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           1.660     6.834    alu_out_reg[30]_lopt_replica_1
    V5                   OBUF (Prop_obuf_I_O)         2.652     9.485 r  alu_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     9.485    alu_out[30]
    V5                                                                r  alu_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 alu_out_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[29]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 3.113ns (65.130%)  route 1.667ns (34.870%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.626     4.656    clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  alu_out_reg[29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.456     5.112 r  alu_out_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           1.667     6.778    alu_out_reg[29]_lopt_replica_1
    V4                   OBUF (Prop_obuf_I_O)         2.657     9.436 r  alu_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     9.436    alu_out[29]
    V4                                                                r  alu_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.469ns  (required time - arrival time)
  Source:                 alu_out_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[31]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 3.109ns (65.097%)  route 1.667ns (34.903%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.629     4.659    clk_IBUF_BUFG
    SLICE_X65Y32         FDCE                                         r  alu_out_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.456     5.115 r  alu_out_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           1.667     6.781    alu_out_reg[31]_lopt_replica_1
    V2                   OBUF (Prop_obuf_I_O)         2.653     9.434 r  alu_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     9.434    alu_out[31]
    V2                                                                r  alu_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                 -0.469    

Slack (VIOLATED) :        -0.458ns  (required time - arrival time)
  Source:                 alu_out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[8]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 3.091ns (64.965%)  route 1.667ns (35.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     4.666    clk_IBUF_BUFG
    SLICE_X65Y9          FDCE                                         r  alu_out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDCE (Prop_fdce_C_Q)         0.456     5.122 r  alu_out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.667     6.788    alu_out_reg[8]_lopt_replica_1
    U9                   OBUF (Prop_obuf_I_O)         2.635     9.423 r  alu_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.423    alu_out[8]
    U9                                                                r  alu_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                 -0.458    

Slack (VIOLATED) :        -0.457ns  (required time - arrival time)
  Source:                 alu_out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[10]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 3.093ns (65.036%)  route 1.663ns (34.964%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     4.666    clk_IBUF_BUFG
    SLICE_X65Y9          FDCE                                         r  alu_out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDCE (Prop_fdce_C_Q)         0.456     5.122 r  alu_out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.785    alu_out_reg[10]_lopt_replica_1
    V7                   OBUF (Prop_obuf_I_O)         2.637     9.421 r  alu_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.421    alu_out[10]
    V7                                                                r  alu_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                 -0.457    

Slack (VIOLATED) :        -0.454ns  (required time - arrival time)
  Source:                 alu_out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[9]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 3.090ns (65.005%)  route 1.663ns (34.995%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     4.666    clk_IBUF_BUFG
    SLICE_X62Y9          FDCE                                         r  alu_out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDCE (Prop_fdce_C_Q)         0.456     5.122 r  alu_out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.785    alu_out_reg[9]_lopt_replica_1
    V6                   OBUF (Prop_obuf_I_O)         2.634     9.419 r  alu_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.419    alu_out[9]
    V6                                                                r  alu_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                 -0.454    

Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 alu_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[6]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 3.086ns (64.986%)  route 1.663ns (35.014%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.638     4.668    clk_IBUF_BUFG
    SLICE_X65Y5          FDCE                                         r  alu_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.456     5.124 r  alu_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.787    alu_out_reg[6]_lopt_replica_1
    U7                   OBUF (Prop_obuf_I_O)         2.630     9.417 r  alu_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.417    alu_out[6]
    U7                                                                r  alu_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 alu_out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out[5]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 3.085ns (64.975%)  route 1.663ns (35.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.638     4.668    clk_IBUF_BUFG
    SLICE_X62Y5          FDCE                                         r  alu_out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456     5.124 r  alu_out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.663     6.787    alu_out_reg[5]_lopt_replica_1
    U6                   OBUF (Prop_obuf_I_O)         2.629     9.416 r  alu_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.416    alu_out[5]
    U6                                                                r  alu_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                 -0.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 alu_in0[27]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 1.027ns (26.053%)  route 2.916ns (73.947%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            1.000ns
  Clock Path Skew:        4.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N16                                               0.000     1.000 r  alu_in0[27] (IN)
                         net (fo=0)                   0.000     1.000    alu_in0[27]
    N16                  IBUF (Prop_ibuf_I_O)         0.827     1.827 r  alu_in0_IBUF[27]_inst/O
                         net (fo=13, routed)          1.635     3.462    alu_in0_IBUF[27]
    SLICE_X13Y33         LUT6 (Prop_lut6_I3_O)        0.100     3.562 f  alu_out[27]_i_5/O
                         net (fo=1, routed)           0.334     3.896    alu_out[27]_i_5_n_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I4_O)        0.100     3.996 r  alu_out[27]_i_1/O
                         net (fo=2, routed)           0.947     4.943    alu_out[27]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  alu_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     4.663    clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  alu_out_reg[27]/C
                         clock pessimism              0.000     4.663    
                         clock uncertainty            0.035     4.698    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.180     4.878    alu_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.878    
                         arrival time                           4.943    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 alu_in1[14]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 1.021ns (25.744%)  route 2.944ns (74.256%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    H17                                               0.000     1.000 r  alu_in1[14] (IN)
                         net (fo=0)                   0.000     1.000    alu_in1[14]
    H17                  IBUF (Prop_ibuf_I_O)         0.821     1.821 r  alu_in1_IBUF[14]_inst/O
                         net (fo=6, routed)           1.756     3.577    alu_in1_IBUF[14]
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.100     3.677 f  alu_out[15]_i_3/O
                         net (fo=1, routed)           0.136     3.813    alu_out[15]_i_3_n_0
    SLICE_X0Y32          LUT5 (Prop_lut5_I1_O)        0.100     3.913 r  alu_out[15]_i_1/O
                         net (fo=2, routed)           1.052     4.965    alu_out[15]_i_1_n_0
    SLICE_X1Y36          FDCE                                         r  alu_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     4.663    clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  alu_out_reg[15]/C
                         clock pessimism              0.000     4.663    
                         clock uncertainty            0.035     4.698    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.199     4.897    alu_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.897    
                         arrival time                           4.965    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 control_signal[2]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.942ns (23.669%)  route 3.039ns (76.331%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    T18                                               0.000     1.000 f  control_signal[2] (IN)
                         net (fo=0)                   0.000     1.000    control_signal[2]
    T18                  IBUF (Prop_ibuf_I_O)         0.842     1.842 f  control_signal_IBUF[2]_inst/O
                         net (fo=142, routed)         1.957     3.799    control_signal_IBUF[2]
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.100     3.899 r  alu_out[14]_i_1/O
                         net (fo=2, routed)           1.082     4.982    alu_out[14]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  alu_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  alu_out_reg[14]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.194     4.893    alu_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.893    
                         arrival time                           4.982    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 alu_in0[22]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 1.234ns (30.886%)  route 2.761ns (69.114%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Input Delay:            1.000ns
  Clock Path Skew:        4.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    T14                                               0.000     1.000 r  alu_in0[22] (IN)
                         net (fo=0)                   0.000     1.000    alu_in0[22]
    T14                  IBUF (Prop_ibuf_I_O)         0.834     1.834 r  alu_in0_IBUF[22]_inst/O
                         net (fo=13, routed)          1.457     3.291    alu_in0_IBUF[22]
    SLICE_X8Y34          LUT6 (Prop_lut6_I4_O)        0.100     3.391 r  alu_out[27]_i_9/O
                         net (fo=1, routed)           0.232     3.623    alu_out[27]_i_9_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.100     3.723 r  alu_out[27]_i_7/O
                         net (fo=2, routed)           0.287     4.011    alu_out[27]_i_7_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.100     4.111 f  alu_out[26]_i_3/O
                         net (fo=1, routed)           0.132     4.242    alu_out[26]_i_3_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I2_O)        0.100     4.342 r  alu_out[26]_i_1/O
                         net (fo=2, routed)           0.652     4.994    alu_out[26]_i_1_n_0
    SLICE_X0Y36          FDCE                                         r  alu_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     4.663    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  alu_out_reg[26]/C
                         clock pessimism              0.000     4.663    
                         clock uncertainty            0.035     4.698    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.199     4.897    alu_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.897    
                         arrival time                           4.994    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 alu_in0[13]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.032ns (25.765%)  route 2.973ns (74.235%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    V17                                               0.000     1.000 r  alu_in0[13] (IN)
                         net (fo=0)                   0.000     1.000    alu_in0[13]
    V17                  IBUF (Prop_ibuf_I_O)         0.832     1.832 r  alu_in0_IBUF[13]_inst/O
                         net (fo=13, routed)          1.697     3.528    alu_in0_IBUF[13]
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.100     3.628 f  alu_out[13]_i_3/O
                         net (fo=1, routed)           0.132     3.760    alu_out[13]_i_3_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.100     3.860 r  alu_out[13]_i_1/O
                         net (fo=2, routed)           1.144     5.005    alu_out[13]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  alu_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  alu_out_reg[13]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.199     4.898    alu_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.898    
                         arrival time                           5.005    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 alu_in0[17]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.043ns (26.077%)  route 2.956ns (73.923%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    V16                                               0.000     1.000 r  alu_in0[17] (IN)
                         net (fo=0)                   0.000     1.000    alu_in0[17]
    V16                  IBUF (Prop_ibuf_I_O)         0.843     1.843 r  alu_in0_IBUF[17]_inst/O
                         net (fo=13, routed)          1.578     3.421    alu_in0_IBUF[17]
    SLICE_X2Y35          LUT6 (Prop_lut6_I1_O)        0.100     3.521 f  alu_out[18]_i_3/O
                         net (fo=1, routed)           0.485     4.006    alu_out[18]_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I2_O)        0.100     4.106 r  alu_out[18]_i_1/O
                         net (fo=2, routed)           0.893     4.999    alu_out[18]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  alu_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  alu_out_reg[18]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.170     4.869    alu_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.869    
                         arrival time                           4.999    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 alu_in0[25]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 1.026ns (25.459%)  route 3.003ns (74.541%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    R17                                               0.000     1.000 r  alu_in0[25] (IN)
                         net (fo=0)                   0.000     1.000    alu_in0[25]
    R17                  IBUF (Prop_ibuf_I_O)         0.826     1.826 r  alu_in0_IBUF[25]_inst/O
                         net (fo=14, routed)          1.889     3.714    alu_in0_IBUF[25]
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.100     3.814 f  alu_out[25]_i_4/O
                         net (fo=1, routed)           0.334     4.148    alu_out[25]_i_4_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I3_O)        0.100     4.248 r  alu_out[25]_i_1/O
                         net (fo=2, routed)           0.780     5.028    alu_out[25]_i_1_n_0
    SLICE_X1Y38          FDCE                                         r  alu_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     4.665    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  alu_out_reg[25]/C
                         clock pessimism              0.000     4.665    
                         clock uncertainty            0.035     4.700    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.192     4.892    alu_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.892    
                         arrival time                           5.028    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 control_signal[2]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.942ns (23.468%)  route 3.073ns (76.532%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    T18                                               0.000     1.000 f  control_signal[2] (IN)
                         net (fo=0)                   0.000     1.000    control_signal[2]
    T18                  IBUF (Prop_ibuf_I_O)         0.842     1.842 f  control_signal_IBUF[2]_inst/O
                         net (fo=142, routed)         2.236     4.078    control_signal_IBUF[2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.100     4.178 r  alu_out[17]_i_1/O
                         net (fo=2, routed)           0.837     5.016    alu_out[17]_i_1_n_0
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[17]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.180     4.879    alu_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.879    
                         arrival time                           5.016    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 alu_in1[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.002ns (24.797%)  route 3.040ns (75.203%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    K16                                               0.000     1.000 r  alu_in1[0] (IN)
                         net (fo=0)                   0.000     1.000    alu_in1[0]
    K16                  IBUF (Prop_ibuf_I_O)         0.802     1.802 r  alu_in1_IBUF[0]_inst/O
                         net (fo=68, routed)          1.530     3.333    alu_in1_IBUF[0]
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.100     3.433 r  alu_out[19]_i_2/O
                         net (fo=1, routed)           0.683     4.116    alu_out[19]_i_2_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.100     4.216 r  alu_out[19]_i_1/O
                         net (fo=2, routed)           0.827     5.043    alu_out[19]_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  alu_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  alu_out_reg[19]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.194     4.893    alu_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.893    
                         arrival time                           5.043    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 control_signal[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.032ns (25.480%)  route 3.017ns (74.520%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P14                                               0.000     1.000 r  control_signal[0] (IN)
                         net (fo=0)                   0.000     1.000    control_signal[0]
    P14                  IBUF (Prop_ibuf_I_O)         0.832     1.832 r  control_signal_IBUF[0]_inst/O
                         net (fo=82, routed)          1.686     3.518    control_signal_IBUF[0]
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.100     3.618 f  alu_out[6]_i_4/O
                         net (fo=1, routed)           0.129     3.747    alu_out[6]_i_4_n_0
    SLICE_X5Y26          LUT5 (Prop_lut5_I3_O)        0.100     3.847 r  alu_out[6]_i_1/O
                         net (fo=2, routed)           1.202     5.048    alu_out[6]_i_1_n_0
    SLICE_X1Y38          FDCE                                         r  alu_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     4.665    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  alu_out_reg[6]/C
                         clock pessimism              0.000     4.665    
                         clock uncertainty            0.035     4.700    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.196     4.896    alu_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.896    
                         arrival time                           5.048    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    alu_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y1    alu_out_reg[0]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    alu_out_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y36    alu_out_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y11   alu_out_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    alu_out_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11   alu_out_reg[12]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37    alu_out_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    alu_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    alu_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y1    alu_out_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y1    alu_out_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    alu_out_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    alu_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    alu_out_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    alu_out_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    alu_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    alu_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y1    alu_out_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y1    alu_out_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    alu_out_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    alu_out_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9    alu_out_reg[10]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    alu_out_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    alu_out_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 0.955ns (9.930%)  route 8.663ns (90.070%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          8.663    10.618    clear_IBUF
    SLICE_X65Y1          FDCE                                         f  alu_out_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.520    14.308    clk_IBUF_BUFG
    SLICE_X65Y1          FDCE                                         r  alu_out_reg[0]_lopt_replica/C
                         clock pessimism              0.000    14.308    
                         clock uncertainty           -0.035    14.272    
    SLICE_X65Y1          FDCE (Recov_fdce_C_CLR)     -0.405    13.867    alu_out_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 0.955ns (9.930%)  route 8.663ns (90.070%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          8.663    10.618    clear_IBUF
    SLICE_X65Y1          FDCE                                         f  alu_out_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.520    14.308    clk_IBUF_BUFG
    SLICE_X65Y1          FDCE                                         r  alu_out_reg[2]_lopt_replica/C
                         clock pessimism              0.000    14.308    
                         clock uncertainty           -0.035    14.272    
    SLICE_X65Y1          FDCE (Recov_fdce_C_CLR)     -0.405    13.867    alu_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.495ns  (logic 0.955ns (10.058%)  route 8.540ns (89.942%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          8.540    10.495    clear_IBUF
    SLICE_X63Y1          FDCE                                         f  alu_out_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.520    14.308    clk_IBUF_BUFG
    SLICE_X63Y1          FDCE                                         r  alu_out_reg[1]_lopt_replica/C
                         clock pessimism              0.000    14.308    
                         clock uncertainty           -0.035    14.272    
    SLICE_X63Y1          FDCE (Recov_fdce_C_CLR)     -0.405    13.867    alu_out_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 0.955ns (10.240%)  route 8.371ns (89.760%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          8.371    10.326    clear_IBUF
    SLICE_X65Y3          FDCE                                         f  alu_out_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519    14.307    clk_IBUF_BUFG
    SLICE_X65Y3          FDCE                                         r  alu_out_reg[4]_lopt_replica/C
                         clock pessimism              0.000    14.307    
                         clock uncertainty           -0.035    14.271    
    SLICE_X65Y3          FDCE (Recov_fdce_C_CLR)     -0.405    13.866    alu_out_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.198ns  (logic 0.955ns (10.383%)  route 8.243ns (89.617%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          8.243    10.198    clear_IBUF
    SLICE_X62Y3          FDCE                                         f  alu_out_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519    14.307    clk_IBUF_BUFG
    SLICE_X62Y3          FDCE                                         r  alu_out_reg[3]_lopt_replica/C
                         clock pessimism              0.000    14.307    
                         clock uncertainty           -0.035    14.271    
    SLICE_X62Y3          FDCE (Recov_fdce_C_CLR)     -0.405    13.866    alu_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[6]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 0.955ns (10.582%)  route 8.070ns (89.418%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          8.070    10.025    clear_IBUF
    SLICE_X65Y5          FDCE                                         f  alu_out_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519    14.307    clk_IBUF_BUFG
    SLICE_X65Y5          FDCE                                         r  alu_out_reg[6]_lopt_replica/C
                         clock pessimism              0.000    14.307    
                         clock uncertainty           -0.035    14.271    
    SLICE_X65Y5          FDCE (Recov_fdce_C_CLR)     -0.405    13.866    alu_out_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 0.955ns (10.735%)  route 7.941ns (89.265%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          7.941     9.897    clear_IBUF
    SLICE_X62Y5          FDCE                                         f  alu_out_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519    14.307    clk_IBUF_BUFG
    SLICE_X62Y5          FDCE                                         r  alu_out_reg[5]_lopt_replica/C
                         clock pessimism              0.000    14.307    
                         clock uncertainty           -0.035    14.271    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.405    13.866    alu_out_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -9.897    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 0.955ns (10.762%)  route 7.919ns (89.238%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          7.919     9.874    clear_IBUF
    SLICE_X65Y6          FDCE                                         f  alu_out_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519    14.307    clk_IBUF_BUFG
    SLICE_X65Y6          FDCE                                         r  alu_out_reg[7]_lopt_replica/C
                         clock pessimism              0.000    14.307    
                         clock uncertainty           -0.035    14.271    
    SLICE_X65Y6          FDCE (Recov_fdce_C_CLR)     -0.405    13.866    alu_out_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[10]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 0.955ns (11.145%)  route 7.614ns (88.855%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 14.305 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          7.614     9.569    clear_IBUF
    SLICE_X65Y9          FDCE                                         f  alu_out_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.305    clk_IBUF_BUFG
    SLICE_X65Y9          FDCE                                         r  alu_out_reg[10]_lopt_replica/C
                         clock pessimism              0.000    14.305    
                         clock uncertainty           -0.035    14.269    
    SLICE_X65Y9          FDCE (Recov_fdce_C_CLR)     -0.405    13.864    alu_out_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[8]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 0.955ns (11.145%)  route 7.614ns (88.855%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 14.305 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.955     1.955 f  clear_IBUF_inst/O
                         net (fo=64, routed)          7.614     9.569    clear_IBUF
    SLICE_X65Y9          FDCE                                         f  alu_out_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.696    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.787 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.305    clk_IBUF_BUFG
    SLICE_X65Y9          FDCE                                         r  alu_out_reg[8]_lopt_replica/C
                         clock pessimism              0.000    14.305    
                         clock uncertainty           -0.035    14.269    
    SLICE_X65Y9          FDCE (Recov_fdce_C_CLR)     -0.405    13.864    alu_out_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  4.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.822ns (22.309%)  route 2.861ns (77.691%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          2.861     4.683    clear_IBUF
    SLICE_X3Y38          FDCE                                         f  alu_out_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     4.665    clk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  alu_out_reg[24]/C
                         clock pessimism              0.000     4.665    
                         clock uncertainty            0.035     4.700    
    SLICE_X3Y38          FDCE (Remov_fdce_C_CLR)     -0.208     4.492    alu_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.492    
                         arrival time                           4.683    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.822ns (20.908%)  route 3.108ns (79.092%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.108     4.929    clear_IBUF
    SLICE_X2Y37          FDCE                                         f  alu_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  alu_out_reg[1]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.155     4.544    alu_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.544    
                         arrival time                           4.929    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.822ns (20.080%)  route 3.270ns (79.920%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.270     5.091    clear_IBUF
    SLICE_X3Y37          FDCE                                         f  alu_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[0]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.208     4.491    alu_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.491    
                         arrival time                           5.091    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.822ns (20.080%)  route 3.270ns (79.920%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.270     5.091    clear_IBUF
    SLICE_X3Y37          FDCE                                         f  alu_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[10]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.208     4.491    alu_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.491    
                         arrival time                           5.091    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.822ns (20.080%)  route 3.270ns (79.920%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.270     5.091    clear_IBUF
    SLICE_X3Y37          FDCE                                         f  alu_out_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[17]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.208     4.491    alu_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.491    
                         arrival time                           5.091    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.822ns (20.080%)  route 3.270ns (79.920%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.270     5.091    clear_IBUF
    SLICE_X3Y37          FDCE                                         f  alu_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     4.664    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  alu_out_reg[9]/C
                         clock pessimism              0.000     4.664    
                         clock uncertainty            0.035     4.699    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.208     4.491    alu_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.491    
                         arrival time                           5.091    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.822ns (20.019%)  route 3.282ns (79.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.282     5.104    clear_IBUF
    SLICE_X3Y36          FDCE                                         f  alu_out_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     4.663    clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  alu_out_reg[27]/C
                         clock pessimism              0.000     4.663    
                         clock uncertainty            0.035     4.698    
    SLICE_X3Y36          FDCE (Remov_fdce_C_CLR)     -0.208     4.490    alu_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.490    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.822ns (20.019%)  route 3.282ns (79.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.282     5.104    clear_IBUF
    SLICE_X3Y36          FDCE                                         f  alu_out_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     4.663    clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  alu_out_reg[30]/C
                         clock pessimism              0.000     4.663    
                         clock uncertainty            0.035     4.698    
    SLICE_X3Y36          FDCE (Remov_fdce_C_CLR)     -0.208     4.490    alu_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.490    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.822ns (20.019%)  route 3.282ns (79.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.282     5.104    clear_IBUF
    SLICE_X3Y36          FDCE                                         f  alu_out_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     4.663    clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  alu_out_reg[31]/C
                         clock pessimism              0.000     4.663    
                         clock uncertainty            0.035     4.698    
    SLICE_X3Y36          FDCE (Remov_fdce_C_CLR)     -0.208     4.490    alu_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.490    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 clear
                            (input port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_out_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.822ns (19.860%)  route 3.315ns (80.140%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    M13                                               0.000     1.000 f  clear (IN)
                         net (fo=0)                   0.000     1.000    clear
    M13                  IBUF (Prop_ibuf_I_O)         0.822     1.822 f  clear_IBUF_inst/O
                         net (fo=64, routed)          3.315     5.137    clear_IBUF
    SLICE_X1Y36          FDCE                                         f  alu_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     4.663    clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  alu_out_reg[11]/C
                         clock pessimism              0.000     4.663    
                         clock uncertainty            0.035     4.698    
    SLICE_X1Y36          FDCE (Remov_fdce_C_CLR)     -0.208     4.490    alu_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.490    
                         arrival time                           5.137    
  -------------------------------------------------------------------
                         slack                                  0.647    





