<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/comp_gclk.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/comp_gclk.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="comp__gclk_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_GCLK_COMPONENT_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_GCLK_COMPONENT_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========================================================================== */</span>
<a name="l00049"></a>00049 <span class="comment">/* ========================================================================== */</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="preprocessor">#define GCLK_U2102</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define REV_GCLK                    0x210</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="comment">/* -------- GCLK_CTRL : (GCLK Offset: 0x0) (R/W  8) Control -------- */</span>
<a name="l00057"></a>00057 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00058"></a><a class="code" href="union_g_c_l_k___c_t_r_l___type.html">00058</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00059"></a>00059     <span class="keyword">struct </span>{
<a name="l00060"></a><a class="code" href="union_g_c_l_k___c_t_r_l___type.html#a970361308a8dfcd21c7a7ba330ef0e1e">00060</a>         uint8_t  SWRST:1;          
<a name="l00061"></a><a class="code" href="union_g_c_l_k___c_t_r_l___type.html#a75f8a86333051e89523373cbf001029b">00061</a>         uint8_t  :7;               
<a name="l00062"></a>00062     } bit;                       
<a name="l00063"></a><a class="code" href="union_g_c_l_k___c_t_r_l___type.html#acd255ccf511ce674ffd4e4f716247efc">00063</a>     uint8_t <a class="code" href="union_g_c_l_k___c_t_r_l___type.html#acd255ccf511ce674ffd4e4f716247efc">reg</a>;                 
<a name="l00064"></a>00064 } <a class="code" href="union_g_c_l_k___c_t_r_l___type.html">GCLK_CTRL_Type</a>;
<a name="l00065"></a>00065 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00066"></a>00066 
<a name="l00067"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga1e4155316409181e6ee6e88d12cdc90d">00067</a> <span class="preprocessor">#define GCLK_CTRL_OFFSET            0x0          </span>
<a name="l00068"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga83d8721ae78e319dd3b6ab2e350a189b">00068</a> <span class="preprocessor">#define GCLK_CTRL_RESETVALUE        0x00ul       </span>
<a name="l00070"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga4efebabb229142324a17a17d178c8494">00070</a> <span class="preprocessor">#define GCLK_CTRL_SWRST_Pos         0            </span>
<a name="l00071"></a>00071 <span class="preprocessor">#define GCLK_CTRL_SWRST             (0x1ul &lt;&lt; GCLK_CTRL_SWRST_Pos)</span>
<a name="l00072"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga1149580344c769b492a3965710f14319">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CTRL_MASK              0x01ul       </span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="comment">/* -------- GCLK_STATUS : (GCLK Offset: 0x1) (R/   8) Status -------- */</span>
<a name="l00075"></a>00075 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00076"></a><a class="code" href="union_g_c_l_k___s_t_a_t_u_s___type.html">00076</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00077"></a>00077     <span class="keyword">struct </span>{
<a name="l00078"></a><a class="code" href="union_g_c_l_k___s_t_a_t_u_s___type.html#a5bb7ddc61c3096a953561ece67186cf3">00078</a>         uint8_t  :7;               
<a name="l00079"></a><a class="code" href="union_g_c_l_k___s_t_a_t_u_s___type.html#a1a34a70542f46504c9e83f00c075202d">00079</a>         uint8_t  SYNCBUSY:1;       
<a name="l00080"></a>00080     } bit;                       
<a name="l00081"></a><a class="code" href="union_g_c_l_k___s_t_a_t_u_s___type.html#a7f8d996e46a988ab4bf5d1b55d9353de">00081</a>     uint8_t <a class="code" href="union_g_c_l_k___s_t_a_t_u_s___type.html#a7f8d996e46a988ab4bf5d1b55d9353de">reg</a>;                 
<a name="l00082"></a>00082 } <a class="code" href="union_g_c_l_k___s_t_a_t_u_s___type.html">GCLK_STATUS_Type</a>;
<a name="l00083"></a>00083 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00084"></a>00084 
<a name="l00085"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga1829e59ccf51b247d4c84f4b53356e59">00085</a> <span class="preprocessor">#define GCLK_STATUS_OFFSET          0x1          </span>
<a name="l00086"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga178a91eb9f5aa21feeb1b126b05dd8cd">00086</a> <span class="preprocessor">#define GCLK_STATUS_RESETVALUE      0x00ul       </span>
<a name="l00088"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga8ef544f7407509465d3512c48226cab4">00088</a> <span class="preprocessor">#define GCLK_STATUS_SYNCBUSY_Pos    7            </span>
<a name="l00089"></a>00089 <span class="preprocessor">#define GCLK_STATUS_SYNCBUSY        (0x1ul &lt;&lt; GCLK_STATUS_SYNCBUSY_Pos)</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gaeb39d54d6d2ecc2bdaafb2a846930171">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_STATUS_MASK            0x80ul       </span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="comment">/* -------- GCLK_CLKCTRL : (GCLK Offset: 0x2) (R/W 16) Generic Clock Control -------- */</span>
<a name="l00093"></a>00093 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00094"></a><a class="code" href="union_g_c_l_k___c_l_k_c_t_r_l___type.html">00094</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00095"></a>00095     <span class="keyword">struct </span>{
<a name="l00096"></a><a class="code" href="union_g_c_l_k___c_l_k_c_t_r_l___type.html#a25d56b36ad6ebc92e178d1316daffdef">00096</a>         uint16_t ID:6;             
<a name="l00097"></a><a class="code" href="union_g_c_l_k___c_l_k_c_t_r_l___type.html#a52c95d90ab534bd33e1e0babccbb4fe3">00097</a>         uint16_t :2;               
<a name="l00098"></a><a class="code" href="union_g_c_l_k___c_l_k_c_t_r_l___type.html#a7cd47690130c0666134ae9aa4d71b99f">00098</a>         uint16_t GEN:4;            
<a name="l00099"></a><a class="code" href="union_g_c_l_k___c_l_k_c_t_r_l___type.html#a93befac6df4e2e180da3c4da33bb58af">00099</a>         uint16_t :2;               
<a name="l00100"></a><a class="code" href="union_g_c_l_k___c_l_k_c_t_r_l___type.html#a7494877dcaa03b8d1ce564c51d57fa45">00100</a>         uint16_t CLKEN:1;          
<a name="l00101"></a><a class="code" href="union_g_c_l_k___c_l_k_c_t_r_l___type.html#ae123e277ba44a5c9e55fa89420127cee">00101</a>         uint16_t WRTLOCK:1;        
<a name="l00102"></a>00102     } bit;                       
<a name="l00103"></a><a class="code" href="union_g_c_l_k___c_l_k_c_t_r_l___type.html#a887b64d0d26a5ecb8c562ac9664cec51">00103</a>     uint16_t <a class="code" href="union_g_c_l_k___c_l_k_c_t_r_l___type.html#a887b64d0d26a5ecb8c562ac9664cec51">reg</a>;                
<a name="l00104"></a>00104 } <a class="code" href="union_g_c_l_k___c_l_k_c_t_r_l___type.html">GCLK_CLKCTRL_Type</a>;
<a name="l00105"></a>00105 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00106"></a>00106 
<a name="l00107"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga8a266827d508cecf79c9b27ab8596f0f">00107</a> <span class="preprocessor">#define GCLK_CLKCTRL_OFFSET         0x2          </span>
<a name="l00108"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gad11334da452920f4d446c1615751b8c8">00108</a> <span class="preprocessor">#define GCLK_CLKCTRL_RESETVALUE     0x0000ul     </span>
<a name="l00110"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga882860b306b819b8bb342bebd55c23aa">00110</a> <span class="preprocessor">#define GCLK_CLKCTRL_ID_Pos         0            </span>
<a name="l00111"></a>00111 <span class="preprocessor">#define GCLK_CLKCTRL_ID_Msk         (0x3Ful &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID(value)      (GCLK_CLKCTRL_ID_Msk &amp; ((value) &lt;&lt; GCLK_CLKCTRL_ID_Pos))</span>
<a name="l00113"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gab1b72b8b751c1bd1d0994d731a79ee82">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define   GCLK_CLKCTRL_ID_DFLL48_Val      0x0ul  </span>
<a name="l00114"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga63b5e4e7d95cdf03dda642e327ed47f5">00114</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_FDPLL_Val       0x1ul  </span>
<a name="l00115"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gab8b800b562675cc84f402818aebcd947">00115</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_FDPLL32K_Val    0x2ul  </span>
<a name="l00116"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gaf55824f940b869be173bf84b368d5107">00116</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_WDT_Val         0x3ul  </span>
<a name="l00117"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gaa79509ffa7f18da70d4ae344a3d3d70b">00117</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_RTC_Val         0x4ul  </span>
<a name="l00118"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gad482e84c3781695e980c8d1bcb9300f6">00118</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_EIC_Val         0x5ul  </span>
<a name="l00119"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga5bff2fb927a4b63837aec5ea464ba61b">00119</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_USB_Val         0x6ul  </span>
<a name="l00120"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga24b8d07991d73b984d3ee5dbbfa43de1">00120</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_EVSYS_0_Val     0x7ul  </span>
<a name="l00121"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga33cf2ca39bd86e29c71d2d46e23419b5">00121</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_EVSYS_1_Val     0x8ul  </span>
<a name="l00122"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga2a41efb893147142a523da4ffd9b6e4e">00122</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_EVSYS_2_Val     0x9ul  </span>
<a name="l00123"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gaf3e4dae1c92305f72ab76d6574385b69">00123</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_EVSYS_3_Val     0xAul  </span>
<a name="l00124"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga25bf241f7a00a504aeff5f694369c419">00124</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_EVSYS_4_Val     0xBul  </span>
<a name="l00125"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga40c7990c5913976e60b394ef65aa506e">00125</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_EVSYS_5_Val     0xCul  </span>
<a name="l00126"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga5c81fa460cfafd2cc80c0b65a7159b02">00126</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_EVSYS_6_Val     0xDul  </span>
<a name="l00127"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga5473e48e8fafbc87545b3363feda6e0b">00127</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_EVSYS_7_Val     0xEul  </span>
<a name="l00128"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga4ec8917d7084d3f9634881abd59e9976">00128</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_EVSYS_8_Val     0xFul  </span>
<a name="l00129"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gaa16d3052520645978635ac4c5cf7cae6">00129</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_EVSYS_9_Val     0x10ul  </span>
<a name="l00130"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga4a5dad9a02f829080ec0d0c07e0f44a5">00130</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_EVSYS_10_Val    0x11ul  </span>
<a name="l00131"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gae046a3b63da8327bfa71268d66b516eb">00131</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_EVSYS_11_Val    0x12ul  </span>
<a name="l00132"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga153a5b6024c662b8f816b368ccd1bdc6">00132</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_SERCOMX_SLOW_Val 0x13ul  </span>
<a name="l00133"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gaa73a1f52ac12d73c9b415d0cf7c129d8">00133</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_SERCOM0_CORE_Val 0x14ul  </span>
<a name="l00134"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga687c5b5b6f9d24d699c20826dae07ea1">00134</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_SERCOM1_CORE_Val 0x15ul  </span>
<a name="l00135"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga6c190884b0ecb6df1e282e9f52fc9625">00135</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_SERCOM2_CORE_Val 0x16ul  </span>
<a name="l00136"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gafd61fc115b2df35b8362117d56e585f8">00136</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_SERCOM3_CORE_Val 0x17ul  </span>
<a name="l00137"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga6abe19ed53416097da5b95e3dca3d98d">00137</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_SERCOM4_CORE_Val 0x18ul  </span>
<a name="l00138"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gadf32722a43710ff062d0581131ed71df">00138</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_SERCOM5_CORE_Val 0x19ul  </span>
<a name="l00139"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga186870cd8d31d127b17008e778ab1599">00139</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_TCC0_TCC1_Val   0x1Aul  </span>
<a name="l00140"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga855fa017d163420dc1a347eb24876d65">00140</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_TCC2_TC3_Val    0x1Bul  </span>
<a name="l00141"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga6e2e800404f3b2e6948ced5f489aa557">00141</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_TC4_TC5_Val     0x1Cul  </span>
<a name="l00142"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga540d3e213ae8c696000670dbc1ea3721">00142</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_TC6_TC7_Val     0x1Dul  </span>
<a name="l00143"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gafa044a1103ba6b6a8bc6d7f7d44c4cea">00143</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_ADC_Val         0x1Eul  </span>
<a name="l00144"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga4f314ff01d05a73788706a3e0cf98363">00144</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_AC_DIG_Val      0x1Ful  </span>
<a name="l00145"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga5a296324385e4617069890aa675632ff">00145</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_AC_ANA_Val      0x20ul  </span>
<a name="l00146"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga1dc77a3784a3e8021336bbe6a492ebe0">00146</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_DAC_Val         0x21ul  </span>
<a name="l00147"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gac44e99202775c88a813b1416a66c7469">00147</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_PTC_Val         0x22ul  </span>
<a name="l00148"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga6f4f283f31ba4afece3ce58302c3eca7">00148</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_I2S_0_Val       0x23ul  </span>
<a name="l00149"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gab85ca6d48229a8290fe2c5d57e8c2396">00149</a> <span class="preprocessor">#define   GCLK_CLKCTRL_ID_I2S_1_Val       0x24ul  </span>
<a name="l00150"></a>00150 <span class="preprocessor">#define GCLK_CLKCTRL_ID_DFLL48      (GCLK_CLKCTRL_ID_DFLL48_Val    &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_FDPLL       (GCLK_CLKCTRL_ID_FDPLL_Val     &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_FDPLL32K    (GCLK_CLKCTRL_ID_FDPLL32K_Val  &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_WDT         (GCLK_CLKCTRL_ID_WDT_Val       &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_RTC         (GCLK_CLKCTRL_ID_RTC_Val       &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_EIC         (GCLK_CLKCTRL_ID_EIC_Val       &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_USB         (GCLK_CLKCTRL_ID_USB_Val       &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_EVSYS_0     (GCLK_CLKCTRL_ID_EVSYS_0_Val   &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_EVSYS_1     (GCLK_CLKCTRL_ID_EVSYS_1_Val   &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_EVSYS_2     (GCLK_CLKCTRL_ID_EVSYS_2_Val   &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_EVSYS_3     (GCLK_CLKCTRL_ID_EVSYS_3_Val   &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_EVSYS_4     (GCLK_CLKCTRL_ID_EVSYS_4_Val   &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_EVSYS_5     (GCLK_CLKCTRL_ID_EVSYS_5_Val   &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_EVSYS_6     (GCLK_CLKCTRL_ID_EVSYS_6_Val   &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_EVSYS_7     (GCLK_CLKCTRL_ID_EVSYS_7_Val   &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_EVSYS_8     (GCLK_CLKCTRL_ID_EVSYS_8_Val   &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_EVSYS_9     (GCLK_CLKCTRL_ID_EVSYS_9_Val   &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_EVSYS_10    (GCLK_CLKCTRL_ID_EVSYS_10_Val  &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_EVSYS_11    (GCLK_CLKCTRL_ID_EVSYS_11_Val  &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_SERCOMX_SLOW (GCLK_CLKCTRL_ID_SERCOMX_SLOW_Val &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_SERCOM0_CORE (GCLK_CLKCTRL_ID_SERCOM0_CORE_Val &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_SERCOM1_CORE (GCLK_CLKCTRL_ID_SERCOM1_CORE_Val &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_SERCOM2_CORE (GCLK_CLKCTRL_ID_SERCOM2_CORE_Val &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_SERCOM3_CORE (GCLK_CLKCTRL_ID_SERCOM3_CORE_Val &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_SERCOM4_CORE (GCLK_CLKCTRL_ID_SERCOM4_CORE_Val &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_SERCOM5_CORE (GCLK_CLKCTRL_ID_SERCOM5_CORE_Val &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_TCC0_TCC1   (GCLK_CLKCTRL_ID_TCC0_TCC1_Val &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_TCC2_TC3    (GCLK_CLKCTRL_ID_TCC2_TC3_Val  &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_TC4_TC5     (GCLK_CLKCTRL_ID_TC4_TC5_Val   &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_TC6_TC7     (GCLK_CLKCTRL_ID_TC6_TC7_Val   &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_ADC         (GCLK_CLKCTRL_ID_ADC_Val       &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_AC_DIG      (GCLK_CLKCTRL_ID_AC_DIG_Val    &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_AC_ANA      (GCLK_CLKCTRL_ID_AC_ANA_Val    &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_DAC         (GCLK_CLKCTRL_ID_DAC_Val       &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_PTC         (GCLK_CLKCTRL_ID_PTC_Val       &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_I2S_0       (GCLK_CLKCTRL_ID_I2S_0_Val     &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_ID_I2S_1       (GCLK_CLKCTRL_ID_I2S_1_Val     &lt;&lt; GCLK_CLKCTRL_ID_Pos)</span>
<a name="l00187"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gae80d1faef3b42edf73de73feef846841">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_GEN_Pos        8            </span>
<a name="l00188"></a>00188 <span class="preprocessor">#define GCLK_CLKCTRL_GEN_Msk        (0xFul &lt;&lt; GCLK_CLKCTRL_GEN_Pos)</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_GEN(value)     (GCLK_CLKCTRL_GEN_Msk &amp; ((value) &lt;&lt; GCLK_CLKCTRL_GEN_Pos))</span>
<a name="l00190"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gace6212456debec86346f66fdd9e345f0">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define   GCLK_CLKCTRL_GEN_GCLK0_Val      0x0ul  </span>
<a name="l00191"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga272c6846fcd4c313d7cc25dd48c4e46c">00191</a> <span class="preprocessor">#define   GCLK_CLKCTRL_GEN_GCLK1_Val      0x1ul  </span>
<a name="l00192"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga01572700eb8f9b256b2823b08d413467">00192</a> <span class="preprocessor">#define   GCLK_CLKCTRL_GEN_GCLK2_Val      0x2ul  </span>
<a name="l00193"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gac93b1c3cf93221ec87c773f5b2fa87e4">00193</a> <span class="preprocessor">#define   GCLK_CLKCTRL_GEN_GCLK3_Val      0x3ul  </span>
<a name="l00194"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga9cab1760fd8855cd9e9b6d78279dd090">00194</a> <span class="preprocessor">#define   GCLK_CLKCTRL_GEN_GCLK4_Val      0x4ul  </span>
<a name="l00195"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga14e18a1b5c8919f1a3e8c679b3b17f9d">00195</a> <span class="preprocessor">#define   GCLK_CLKCTRL_GEN_GCLK5_Val      0x5ul  </span>
<a name="l00196"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gaffc6f215a6671305caaeb6f9e38264d6">00196</a> <span class="preprocessor">#define   GCLK_CLKCTRL_GEN_GCLK6_Val      0x6ul  </span>
<a name="l00197"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gaf0ef8769af1146d5f756a515bba69892">00197</a> <span class="preprocessor">#define   GCLK_CLKCTRL_GEN_GCLK7_Val      0x7ul  </span>
<a name="l00198"></a>00198 <span class="preprocessor">#define GCLK_CLKCTRL_GEN_GCLK0      (GCLK_CLKCTRL_GEN_GCLK0_Val    &lt;&lt; GCLK_CLKCTRL_GEN_Pos)</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_GEN_GCLK1      (GCLK_CLKCTRL_GEN_GCLK1_Val    &lt;&lt; GCLK_CLKCTRL_GEN_Pos)</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_GEN_GCLK2      (GCLK_CLKCTRL_GEN_GCLK2_Val    &lt;&lt; GCLK_CLKCTRL_GEN_Pos)</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_GEN_GCLK3      (GCLK_CLKCTRL_GEN_GCLK3_Val    &lt;&lt; GCLK_CLKCTRL_GEN_Pos)</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_GEN_GCLK4      (GCLK_CLKCTRL_GEN_GCLK4_Val    &lt;&lt; GCLK_CLKCTRL_GEN_Pos)</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_GEN_GCLK5      (GCLK_CLKCTRL_GEN_GCLK5_Val    &lt;&lt; GCLK_CLKCTRL_GEN_Pos)</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_GEN_GCLK6      (GCLK_CLKCTRL_GEN_GCLK6_Val    &lt;&lt; GCLK_CLKCTRL_GEN_Pos)</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_GEN_GCLK7      (GCLK_CLKCTRL_GEN_GCLK7_Val    &lt;&lt; GCLK_CLKCTRL_GEN_Pos)</span>
<a name="l00206"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga988366053ec34c5f63659a49e0f20d3e">00206</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_CLKEN_Pos      14           </span>
<a name="l00207"></a>00207 <span class="preprocessor">#define GCLK_CLKCTRL_CLKEN          (0x1ul &lt;&lt; GCLK_CLKCTRL_CLKEN_Pos)</span>
<a name="l00208"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga380347dc132352716e030880aba8b807">00208</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_WRTLOCK_Pos    15           </span>
<a name="l00209"></a>00209 <span class="preprocessor">#define GCLK_CLKCTRL_WRTLOCK        (0x1ul &lt;&lt; GCLK_CLKCTRL_WRTLOCK_Pos)</span>
<a name="l00210"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga7cd3bae1a32142ecb56cff34f18b856f">00210</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_CLKCTRL_MASK           0xCF3Ful     </span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="comment">/* -------- GCLK_GENCTRL : (GCLK Offset: 0x4) (R/W 32) Generic Clock Generator Control -------- */</span>
<a name="l00213"></a>00213 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00214"></a><a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html">00214</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00215"></a>00215     <span class="keyword">struct </span>{
<a name="l00216"></a><a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a7d1722f06adc919de88f97b804f1b858">00216</a>         uint32_t ID:4;             
<a name="l00217"></a><a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#aee105de6b15fc76ec3bfb86e807b0ec6">00217</a>         uint32_t :4;               
<a name="l00218"></a><a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#abea54c6dbd65d743abd94cb96e811ecd">00218</a>         uint32_t SRC:5;            
<a name="l00219"></a><a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#aacacaf7d1830c224950f4ad7ca5324b0">00219</a>         uint32_t :3;               
<a name="l00220"></a><a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a78a083801d5776bdd03e8161f75b7901">00220</a>         uint32_t GENEN:1;          
<a name="l00221"></a><a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a4cc3e1807e181d5708882ef2f1d95377">00221</a>         uint32_t IDC:1;            
<a name="l00222"></a><a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a5abb899024db2aeb89d5b61b68e9f925">00222</a>         uint32_t OOV:1;            
<a name="l00223"></a><a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a6fd55e0d3633d0f587579b80c3a64931">00223</a>         uint32_t OE:1;             
<a name="l00224"></a><a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#ae9aa8d19be60496d708be9eba805d08e">00224</a>         uint32_t DIVSEL:1;         
<a name="l00225"></a><a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a12451b6b3f8bd0ef8b95fe867b2289d6">00225</a>         uint32_t RUNSTDBY:1;       
<a name="l00226"></a><a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#aef4e4cf81296189960364fd2c6ee18a8">00226</a>         uint32_t :10;              
<a name="l00227"></a>00227     } bit;                       
<a name="l00228"></a><a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a95549d54d3c09791b9a106d45e9062c7">00228</a>     uint32_t <a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a95549d54d3c09791b9a106d45e9062c7">reg</a>;                
<a name="l00229"></a>00229 } <a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html">GCLK_GENCTRL_Type</a>;
<a name="l00230"></a>00230 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00231"></a>00231 
<a name="l00232"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga93d991084be98b48eb3bd242d2114042">00232</a> <span class="preprocessor">#define GCLK_GENCTRL_OFFSET         0x4          </span>
<a name="l00233"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga6fe333c528ab24313886414224566cfc">00233</a> <span class="preprocessor">#define GCLK_GENCTRL_RESETVALUE     0x00000000ul </span>
<a name="l00235"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga4a60c72f4513306209ee3853e022a8ec">00235</a> <span class="preprocessor">#define GCLK_GENCTRL_ID_Pos         0            </span>
<a name="l00236"></a>00236 <span class="preprocessor">#define GCLK_GENCTRL_ID_Msk         (0xFul &lt;&lt; GCLK_GENCTRL_ID_Pos)</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_ID(value)      (GCLK_GENCTRL_ID_Msk &amp; ((value) &lt;&lt; GCLK_GENCTRL_ID_Pos))</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga3ca6fb0d36a0f1194282d2517b22965f">00238</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_SRC_Pos        8            </span>
<a name="l00239"></a>00239 <span class="preprocessor">#define GCLK_GENCTRL_SRC_Msk        (0x1Ful &lt;&lt; GCLK_GENCTRL_SRC_Pos)</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_SRC(value)     (GCLK_GENCTRL_SRC_Msk &amp; ((value) &lt;&lt; GCLK_GENCTRL_SRC_Pos))</span>
<a name="l00241"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gad48c4f5ba6b5112eef4d978cf2ae73bc">00241</a> <span class="preprocessor"></span><span class="preprocessor">#define   GCLK_GENCTRL_SRC_XOSC_Val       0x0ul  </span>
<a name="l00242"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga4c279c59a26c988991b63eb2682e8acc">00242</a> <span class="preprocessor">#define   GCLK_GENCTRL_SRC_GCLKIN_Val     0x1ul  </span>
<a name="l00243"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga2774be4de7707cea940a2b7ec37f30e3">00243</a> <span class="preprocessor">#define   GCLK_GENCTRL_SRC_GCLKGEN1_Val   0x2ul  </span>
<a name="l00244"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga42e2c1ea6d7f04f75657e31791336ec6">00244</a> <span class="preprocessor">#define   GCLK_GENCTRL_SRC_OSCULP32K_Val  0x3ul  </span>
<a name="l00245"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga79a91b96132812e2d8fec7fb79dc6cde">00245</a> <span class="preprocessor">#define   GCLK_GENCTRL_SRC_OSC32K_Val     0x4ul  </span>
<a name="l00246"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga087326ba1d0ac766f2835e5460c72ef0">00246</a> <span class="preprocessor">#define   GCLK_GENCTRL_SRC_XOSC32K_Val    0x5ul  </span>
<a name="l00247"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga7b00616bd4afa72d171e9ad317b208ac">00247</a> <span class="preprocessor">#define   GCLK_GENCTRL_SRC_OSC8M_Val      0x6ul  </span>
<a name="l00248"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga70357963bac751c47a0b097568f1ec34">00248</a> <span class="preprocessor">#define   GCLK_GENCTRL_SRC_DFLL48M_Val    0x7ul  </span>
<a name="l00249"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga87f8f30846939c09a6d982c14bf3aa3c">00249</a> <span class="preprocessor">#define   GCLK_GENCTRL_SRC_FDPLL_Val      0x8ul  </span>
<a name="l00250"></a>00250 <span class="preprocessor">#define GCLK_GENCTRL_SRC_XOSC       (GCLK_GENCTRL_SRC_XOSC_Val     &lt;&lt; GCLK_GENCTRL_SRC_Pos)</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_SRC_GCLKIN     (GCLK_GENCTRL_SRC_GCLKIN_Val   &lt;&lt; GCLK_GENCTRL_SRC_Pos)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_SRC_GCLKGEN1   (GCLK_GENCTRL_SRC_GCLKGEN1_Val &lt;&lt; GCLK_GENCTRL_SRC_Pos)</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_SRC_OSCULP32K  (GCLK_GENCTRL_SRC_OSCULP32K_Val &lt;&lt; GCLK_GENCTRL_SRC_Pos)</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_SRC_OSC32K     (GCLK_GENCTRL_SRC_OSC32K_Val   &lt;&lt; GCLK_GENCTRL_SRC_Pos)</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_SRC_XOSC32K    (GCLK_GENCTRL_SRC_XOSC32K_Val  &lt;&lt; GCLK_GENCTRL_SRC_Pos)</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_SRC_OSC8M      (GCLK_GENCTRL_SRC_OSC8M_Val    &lt;&lt; GCLK_GENCTRL_SRC_Pos)</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_SRC_DFLL48M    (GCLK_GENCTRL_SRC_DFLL48M_Val  &lt;&lt; GCLK_GENCTRL_SRC_Pos)</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_SRC_FDPLL      (GCLK_GENCTRL_SRC_FDPLL_Val    &lt;&lt; GCLK_GENCTRL_SRC_Pos)</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gacf206c291132d560c6f857c74d042b09">00259</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_GENEN_Pos      16           </span>
<a name="l00260"></a>00260 <span class="preprocessor">#define GCLK_GENCTRL_GENEN          (0x1ul &lt;&lt; GCLK_GENCTRL_GENEN_Pos)</span>
<a name="l00261"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gadd1c684492c64ddc0b937c7571028381">00261</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_IDC_Pos        17           </span>
<a name="l00262"></a>00262 <span class="preprocessor">#define GCLK_GENCTRL_IDC            (0x1ul &lt;&lt; GCLK_GENCTRL_IDC_Pos)</span>
<a name="l00263"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga511f960dfd2a4afa6dc073dc909389ac">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_OOV_Pos        18           </span>
<a name="l00264"></a>00264 <span class="preprocessor">#define GCLK_GENCTRL_OOV            (0x1ul &lt;&lt; GCLK_GENCTRL_OOV_Pos)</span>
<a name="l00265"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga463727f09be9f9cf1f26c55e954eaf0e">00265</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_OE_Pos         19           </span>
<a name="l00266"></a>00266 <span class="preprocessor">#define GCLK_GENCTRL_OE             (0x1ul &lt;&lt; GCLK_GENCTRL_OE_Pos)</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gae17e18184623ee038ce57b64c63e4f9a">00267</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_DIVSEL_Pos     20           </span>
<a name="l00268"></a>00268 <span class="preprocessor">#define GCLK_GENCTRL_DIVSEL         (0x1ul &lt;&lt; GCLK_GENCTRL_DIVSEL_Pos)</span>
<a name="l00269"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga74904f6bd2b8ead6cfffae549a41b869">00269</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_RUNSTDBY_Pos   21           </span>
<a name="l00270"></a>00270 <span class="preprocessor">#define GCLK_GENCTRL_RUNSTDBY       (0x1ul &lt;&lt; GCLK_GENCTRL_RUNSTDBY_Pos)</span>
<a name="l00271"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gab6d617a227f5a570e43959099ae10b1d">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENCTRL_MASK           0x003F1F0Ful </span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="comment">/* -------- GCLK_GENDIV : (GCLK Offset: 0x8) (R/W 32) Generic Clock Generator Division -------- */</span>
<a name="l00274"></a>00274 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00275"></a><a class="code" href="union_g_c_l_k___g_e_n_d_i_v___type.html">00275</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00276"></a>00276     <span class="keyword">struct </span>{
<a name="l00277"></a><a class="code" href="union_g_c_l_k___g_e_n_d_i_v___type.html#acff5dc0f60c127a572fc9353542d30f4">00277</a>         uint32_t ID:4;             
<a name="l00278"></a><a class="code" href="union_g_c_l_k___g_e_n_d_i_v___type.html#a1e25ee641ea1d8771770fedba75895b8">00278</a>         uint32_t :4;               
<a name="l00279"></a><a class="code" href="union_g_c_l_k___g_e_n_d_i_v___type.html#aa752b3c2e6b797fe53798f57ebe3e49f">00279</a>         uint32_t DIV:16;           
<a name="l00280"></a><a class="code" href="union_g_c_l_k___g_e_n_d_i_v___type.html#a81d40417a811abf7b087ceb746292b30">00280</a>         uint32_t :8;               
<a name="l00281"></a>00281     } bit;                       
<a name="l00282"></a><a class="code" href="union_g_c_l_k___g_e_n_d_i_v___type.html#a4fa93f3eae70bdda58b44eb6879a571e">00282</a>     uint32_t <a class="code" href="union_g_c_l_k___g_e_n_d_i_v___type.html#a4fa93f3eae70bdda58b44eb6879a571e">reg</a>;                
<a name="l00283"></a>00283 } <a class="code" href="union_g_c_l_k___g_e_n_d_i_v___type.html">GCLK_GENDIV_Type</a>;
<a name="l00284"></a>00284 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00285"></a>00285 
<a name="l00286"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga2922a2f237f943cf8a023d3311ca5128">00286</a> <span class="preprocessor">#define GCLK_GENDIV_OFFSET          0x8          </span>
<a name="l00287"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga886387ce3e41b7ca629a0b6a2292a6c0">00287</a> <span class="preprocessor">#define GCLK_GENDIV_RESETVALUE      0x00000000ul </span>
<a name="l00289"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga26ff4637fd9d6b561a910aeee96a4f88">00289</a> <span class="preprocessor">#define GCLK_GENDIV_ID_Pos          0            </span>
<a name="l00290"></a>00290 <span class="preprocessor">#define GCLK_GENDIV_ID_Msk          (0xFul &lt;&lt; GCLK_GENDIV_ID_Pos)</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENDIV_ID(value)       (GCLK_GENDIV_ID_Msk &amp; ((value) &lt;&lt; GCLK_GENDIV_ID_Pos))</span>
<a name="l00292"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#ga182a17bda5373cb761e1bee891a03477">00292</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENDIV_DIV_Pos         8            </span>
<a name="l00293"></a>00293 <span class="preprocessor">#define GCLK_GENDIV_DIV_Msk         (0xFFFFul &lt;&lt; GCLK_GENDIV_DIV_Pos)</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENDIV_DIV(value)      (GCLK_GENDIV_DIV_Msk &amp; ((value) &lt;&lt; GCLK_GENDIV_DIV_Pos))</span>
<a name="l00295"></a><a class="code" href="group___s_a_m_r21___g_c_l_k.html#gaf693b6342bd310d59956220a059f6e4a">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define GCLK_GENDIV_MASK            0x00FFFF0Ful </span>
<a name="l00298"></a>00298 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00299"></a><a class="code" href="struct_gclk.html">00299</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00300"></a><a class="code" href="struct_gclk.html#aea7e55fe882ea5f062f456ba7a19494a">00300</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_g_c_l_k___c_t_r_l___type.html">GCLK_CTRL_Type</a>            <a class="code" href="struct_gclk.html#aea7e55fe882ea5f062f456ba7a19494a" title="Offset: 0x0 (R/W 8) Control.">CTRL</a>;        
<a name="l00301"></a><a class="code" href="struct_gclk.html#ab1d4efbb00f9e0d70b4c9408823661b9">00301</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_g_c_l_k___s_t_a_t_u_s___type.html">GCLK_STATUS_Type</a>          <a class="code" href="struct_gclk.html#ab1d4efbb00f9e0d70b4c9408823661b9" title="Offset: 0x1 (R/ 8) Status.">STATUS</a>;      
<a name="l00302"></a><a class="code" href="struct_gclk.html#a11c37bfc1e0afbd1e223ddcf680e83c3">00302</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_g_c_l_k___c_l_k_c_t_r_l___type.html">GCLK_CLKCTRL_Type</a>         <a class="code" href="struct_gclk.html#a11c37bfc1e0afbd1e223ddcf680e83c3" title="Offset: 0x2 (R/W 16) Generic Clock Control.">CLKCTRL</a>;     
<a name="l00303"></a><a class="code" href="struct_gclk.html#a75d3c3004e8e8cfd954c5511dea59628">00303</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html">GCLK_GENCTRL_Type</a>         <a class="code" href="struct_gclk.html#a75d3c3004e8e8cfd954c5511dea59628" title="Offset: 0x4 (R/W 32) Generic Clock Generator Control.">GENCTRL</a>;     
<a name="l00304"></a><a class="code" href="struct_gclk.html#a04bb17e3e75c7590a0f1a2a011f23475">00304</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_g_c_l_k___g_e_n_d_i_v___type.html">GCLK_GENDIV_Type</a>          <a class="code" href="struct_gclk.html#a04bb17e3e75c7590a0f1a2a011f23475" title="Offset: 0x8 (R/W 32) Generic Clock Generator Division.">GENDIV</a>;      
<a name="l00305"></a>00305 } <a class="code" href="struct_gclk.html" title="GCLK hardware registers.">Gclk</a>;
<a name="l00306"></a>00306 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00307"></a>00307 
<a name="l00310"></a>00310 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_GCLK_COMPONENT_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:04 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
