// WR: tile0/bank0/512, RD: tile0/bank1/512
2
00
WR 0 0 0 0
1
512
1
1
testvectors/512_v0.dat
RD 0 1 0 0
1
512
1
1
testvectors/512_v1.dat
