name: ADDW
format: R.yml
fixed_values:
  opcode: 0x3B
  funct3: 0x0
  funct7: 0x00
inputs:
  - rd
  - rs1
  - rs2
description: |
  ADDW adds the values in rs1 and rs2, sign-extends the lower 32 bits, and stores the result in rd.
  rd = sign_extend((rs1 + rs2)[31:0])
