{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 22:57:07 2004 " "Info: Processing started: Wed Feb 25 22:57:07 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off cpu4bit -c cpu4bit " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off cpu4bit -c cpu4bit" {  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_utils.vhd 2 0 " "Info: Found 2 design units and 0 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_utils " "Info: Found design unit 1: cpu_utils" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_utils.vhd" "cpu_utils" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_utils.vhd" 160 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_utils-body " "Info: Found design unit 2: cpu_utils-body" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_utils.vhd" "cpu_utils-body" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_utils.vhd" 160 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_cu-cu_struct " "Info: Found design unit 1: cpu_cu-cu_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "cpu_cu-cu_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 29 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_cu " "Info: Found entity 1: cpu_cu" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "cpu_cu" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 11 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_du-du_struct " "Info: Found design unit 1: cpu_du-du_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "cpu_du-du_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 25 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_du " "Info: Found entity 1: cpu_du" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "cpu_du" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 11 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_iu.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_iu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_iu-iu_struct " "Info: Found design unit 1: cpu_iu-iu_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_iu.vhd" "cpu_iu-iu_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_iu.vhd" 24 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_iu " "Info: Found entity 1: cpu_iu" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_iu.vhd" "cpu_iu" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_iu.vhd" 12 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_wd-wd_struct " "Info: Found design unit 1: cpu_wd-wd_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd" "cpu_wd-wd_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd" 24 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_wd " "Info: Found entity 1: cpu_wd" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd" "cpu_wd" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd" 11 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_oa-oa_struct " "Info: Found design unit 1: cpu_oa-oa_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" "cpu_oa-oa_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" 33 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_oa " "Info: Found entity 1: cpu_oa" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" "cpu_oa" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" 12 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arch " "Info: Found design unit 1: cpu-cpu_arch" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu.vhd" "cpu-cpu_arch" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu.vhd" 29 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu.vhd" "cpu" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu.vhd" 12 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Components\\pwm.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Components\\pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-pwm_struct " "Info: Found design unit 1: pwm-pwm_struct" {  } { { "C:\\CpuGen1\\Applications\\Components\\pwm.vhd" "pwm-pwm_struct" "" { Text "C:\\CpuGen1\\Applications\\Components\\pwm.vhd" 27 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Info: Found entity 1: pwm" {  } { { "C:\\CpuGen1\\Applications\\Components\\pwm.vhd" "pwm" "" { Text "C:\\CpuGen1\\Applications\\Components\\pwm.vhd" 13 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl4cpu-ctrl4cpu_struct " "Info: Found design unit 1: ctrl4cpu-ctrl4cpu_struct" {  } { { "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" "ctrl4cpu-ctrl4cpu_struct" "" { Text "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" 31 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 ctrl4cpu " "Info: Found entity 1: ctrl4cpu" {  } { { "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" "ctrl4cpu" "" { Text "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" 8 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf 1 1 " "Info: Found 1 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu4bit " "Info: Found entity 1: cpu4bit" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "cpu4bit" "" { Schematic "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { } } } }  } 0}  } {  } 0 }
{  "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu_du.vhd(215) " "Info: VHDL Case Statement information at cpu_du.vhd(215): OTHERS choice is never selected" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 215 0 0 } }  } 0 }
{  "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "ctrl4cpu.vhd(87) " "Info: VHDL Case Statement information at ctrl4cpu.vhd(87): OTHERS choice is never selected" {  } { { "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" 87 0 0 } }  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-syn " "Info: Found design unit 1: lpm_ram_dq0-syn" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" "lpm_ram_dq0-syn" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" 55 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" "lpm_ram_dq0" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" 43 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\lpm_ram_dq.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\lpm_ram_dq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq " "Info: Found entity 1: lpm_ram_dq" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_ram_dq.tdf" "lpm_ram_dq" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_ram_dq.tdf" 55 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\altram.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\altram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altram " "Info: Found entity 1: altram" {  } { { "c:\\quartus\\libraries\\megafunctions\\altram.tdf" "altram" "" { Text "c:\\quartus\\libraries\\megafunctions\\altram.tdf" 92 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-syn " "Info: Found design unit 1: lpm_rom0-syn" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" "lpm_rom0-syn" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" 53 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" "lpm_rom0" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" 43 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom " "Info: Found entity 1: lpm_rom" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "lpm_rom" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 46 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\altrom.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\altrom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altrom " "Info: Found entity 1: altrom" {  } { { "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" "altrom" "" { Text "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" 77 1 0 } }  } 0}  } {  } 0 }
{  "Info" "IRTL_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpu:inst\|cpu_oa:I4\|nreset_v_rtl_0 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpu:inst\|cpu_oa:I4\|nreset_v_rtl_0" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpu:inst\|cpu_du:I3\|nreset_v_rtl_1 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpu:inst\|cpu_du:I3\|nreset_v_rtl_1" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpu:inst\|cpu_cu:I2\|nreset_v_rtl_2 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpu:inst\|cpu_cu:I2\|nreset_v_rtl_2" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpu:inst\|cpu_iu:I1\|nreset_v_rtl_3 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpu:inst\|cpu_iu:I1\|nreset_v_rtl_3" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "pwm:inst5\|pwm_count_rtl_4 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: pwm:inst5\|pwm_count_rtl_4" {  } {  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" "lpm_counter" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" 214 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\alt_counter_f10ke.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\alt_counter_f10ke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_f10ke " "Info: Found entity 1: alt_counter_f10ke" {  } { { "c:\\quartus\\libraries\\megafunctions\\alt_counter_f10ke.tdf" "alt_counter_f10ke" "" { Text "c:\\quartus\\libraries\\megafunctions\\alt_counter_f10ke.tdf" 256 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\lpm_add_sub.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_add_sub.tdf" "lpm_add_sub" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_add_sub.tdf" 97 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\addcore.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "c:\\quartus\\libraries\\megafunctions\\addcore.tdf" "addcore" "" { Text "c:\\quartus\\libraries\\megafunctions\\addcore.tdf" 73 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "a_csnbuffer" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 10 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\altshift.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "c:\\quartus\\libraries\\megafunctions\\altshift.tdf" "altshift" "" { Text "c:\\quartus\\libraries\\megafunctions\\altshift.tdf" 34 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c 28 0 " "Info: State machine \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c contains 28 states and 0 state bits" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c 3 0 " "Info: State machine \|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c contains 3 states and 0 state bits" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c 4 0 " "Info: State machine \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c contains 4 states and 0 state bits" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c " "Info: Selected Auto state machine encoding method for state machine \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c " "Info: Encoding result for state machine \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "28 " "Info: Completed encoding using 28 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~35 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~35" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~34 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~34" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~33 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~33" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~32 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~32" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~31 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~31" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~30 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~30" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~29 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~29" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~28 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~28" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~27 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~27" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~26 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~26" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~25 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~25" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~24 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~24" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~23 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~23" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~22 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~22" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~21 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~21" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~20 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~20" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~19 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~19" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~18 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~18" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~17 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~17" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~16 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~16" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~15 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~15" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~14 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~14" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~13 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~13" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~12 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~12" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~11 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~11" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~10 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~10" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~9 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~9" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~8 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~8" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.nop_i 0000000000000000000000000000 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.nop_i uses code string 0000000000000000000000000000" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.rol_i 0000000000000000000000000011 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.rol_i uses code string 0000000000000000000000000011" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.ror_i 0000000000000000000000000101 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.ror_i uses code string 0000000000000000000000000101" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.shl_i 0000000000000000000000001001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.shl_i uses code string 0000000000000000000000001001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.shr_i 0000000000000000000000010001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.shr_i uses code string 0000000000000000000000010001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.not_i 0000000000000000000000100001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.not_i uses code string 0000000000000000000000100001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.cla_i 0000000000000000000001000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.cla_i uses code string 0000000000000000000001000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.skz_i 0000000000000000000010000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.skz_i uses code string 0000000000000000000010000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.skc_i 0000000000000000000100000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.skc_i uses code string 0000000000000000000100000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sknz_i 0000000000000000001000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sknz_i uses code string 0000000000000000001000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sknc_i 0000000000000000010000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sknc_i uses code string 0000000000000000010000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.rts_i 0000000000000000100000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.rts_i uses code string 0000000000000000100000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.rti_i 0000000000000001000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.rti_i uses code string 0000000000000001000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.jmp_i 0000000000000010000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.jmp_i uses code string 0000000000000010000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.jms_i 0000000000000100000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.jms_i uses code string 0000000000000100000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sta_i 0000000000001000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sta_i uses code string 0000000000001000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.lda_i 0000000000010000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.lda_i uses code string 0000000000010000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.xor_i 0000000000100000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.xor_i uses code string 0000000000100000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.add_i 0000000001000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.add_i uses code string 0000000001000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.and_i 0000000010000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.and_i uses code string 0000000010000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sub_i 0000000100000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sub_i uses code string 0000000100000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.or_i 0000001000000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.or_i uses code string 0000001000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.ldai_i 0000010000000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.ldai_i uses code string 0000010000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.xori_i 0000100000000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.xori_i uses code string 0000100000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.addi_i 0001000000000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.addi_i uses code string 0001000000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.andi_i 0010000000000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.andi_i uses code string 0010000000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.subi_i 0100000000000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.subi_i uses code string 0100000000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.ori_i 1000000000000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.ori_i uses code string 1000000000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c " "Info: Selected Auto state machine encoding method for state machine \|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c " "Info: Encoding result for state machine \|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|S_c~10 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|S_c~10" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|S_c~9 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|S_c~9" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|S_c~8 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|S_c~8" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c.reset 000 " "Info: State \|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c.reset uses code string 000" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 47 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c.normal 011 " "Info: State \|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c.normal uses code string 011" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 47 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c.interrupt 101 " "Info: State \|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c.interrupt uses code string 101" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 47 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c " "Info: Selected Auto state machine encoding method for state machine \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c " "Info: Encoding result for state machine \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|E_c~11 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|E_c~11" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|E_c~10 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|E_c~10" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|E_c~9 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|E_c~9" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|E_c~8 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|E_c~8" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.none_e 0000 " "Info: State \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.none_e uses code string 0000" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 49 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.dwait_e 0011 " "Info: State \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.dwait_e uses code string 0011" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 49 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.iwait_e 0101 " "Info: State \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.iwait_e uses code string 0101" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 49 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.int_e 1001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.int_e uses code string 1001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 49 -1 0 } }  } 0}  } {  } 0 }
{  "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer to OR gate or removed OPNDRN" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[9\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[9\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[2\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[2\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[1\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[1\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[3\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[3\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[0\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[0\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[6\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[6\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[5\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[5\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[7\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[7\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[4\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[4\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[8\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[8\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0}  } {  } 0 }
{  "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd" 45 -1 0 } }  } 0 }
{  "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "3 " "Warning: Ignored 3 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "3 " "Warning: Ignored 3 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~17 " "Warning: Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~17 of type LUT" {  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~13 " "Warning: Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~13 of type LUT" {  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0}  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~25 " "Warning: Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~25 of type LUT" {  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~21 " "Warning: Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~21 of type LUT" {  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0}  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~33 " "Warning: Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~33 of type LUT" {  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~29 " "Warning: Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~29 of type LUT" {  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0}  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "ISCL_SCL_TM_SUMMARY" "429 " "Info: Implemented 429 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "25 " "Info: Implemented 25 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "384 " "Info: Implemented 384 logic cells" {  } {  } 0} { "Info" "ISCL_SCL_TM_RAMS" "14 " "Info: Implemented 14 RAM segments" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 22:57:16 2004 " "Info: Processing ended: Wed Feb 25 22:57:16 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu4bit.map.rpt " "Info: Writing report file cpu4bit.map.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 22:57:18 2004 " "Info: Processing started: Wed Feb 25 22:57:18 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off cpu4bit -c cpu4bit " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off cpu4bit -c cpu4bit" {  } {  } 0 }
{  "Info" "IMPP_MPP_USER_DEVICE" "cpu4bit EP1K10TC100-3 " "Info: Selected device EP1K10TC100-3 for design cpu4bit" {  } {  } 0 }
{  "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 }
{  "Info" "ITAN_USER_LONG_PATH_CONSTRAINTS_FOUND" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 }
{  "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 }
{  "Info" "IFIT_FIT_ATTEMPT" "1 Wed Feb 25 2004 22:57:21 " "Info: Started fitting attempt 1 on Wed Feb 25 2004 at 22:57:21" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 22:57:27 2004 " "Info: Processing ended: Wed Feb 25 22:57:27 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu4bit.fit.rpt " "Info: Writing report file cpu4bit.fit.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 22:57:29 2004 " "Info: Processing started: Wed Feb 25 22:57:29 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --import_settings_files=off --export_settings_files=off cpu4bit -c cpu4bit " "Info: Command: quartus_asm --import_settings_files=off --export_settings_files=off cpu4bit -c cpu4bit" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 22:57:30 2004 " "Info: Processing ended: Wed Feb 25 22:57:30 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu4bit.asm.rpt " "Info: Writing report file cpu4bit.asm.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 22:57:32 2004 " "Info: Processing started: Wed Feb 25 22:57:32 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off cpu4bit -c cpu4bit " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off cpu4bit -c cpu4bit" {  } {  } 0 }
{  "Info" "ITDB_FULL_SLACK_RESULT" "clk memory lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~reg_ra7 register cpu:inst\|cpu_du:I3\|acc_c\[0\]\[4\] -19.597 ns " "Info: Slack time is -19.597 ns for clock clk between source memory lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~reg_ra7 and destination register cpu:inst\|cpu_du:I3\|acc_c\[0\]\[4\]" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "20.04 MHz 49.9 ns " "Info: Fmax is 20.04 MHz (period = 49.9 ns)" {  } {  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "29.303 ns + Largest memory register " "Info: + Largest memory to register requirement is 29.303 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "30.303 ns + " "Info: + Setup relationship between source and destination is 30.303 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.303 ns " "Info: + Latch edge is 30.303 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 30.303 ns 0.000 ns  50 " "Info: Clock period of Destination clock clk is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 30.303 ns 0.000 ns  50 " "Info: Clock period of Source clock clk is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock clk to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK Pin_39 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_39; CLK Node = 'clk'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 152 -232 -64 168 "clk" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns cpu:inst\|cpu_du:I3\|acc_c\[0\]\[4\] 2 REG LC5_A22 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC5_A22; REG Node = 'cpu:inst\|cpu_du:I3\|acc_c\[0\]\[4\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.400 ns" { clk cpu:inst|cpu_du:I3|acc_c[0][4] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns " "Info: Total cell delay = 2.000 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns " "Info: Total interconnect delay = 0.400 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out cpu:inst|cpu_du:I3|acc_c[0][4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.400 ns - Longest memory " "Info: - Longest clock path from clock clk to source memory is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK Pin_39 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_39; CLK Node = 'clk'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 152 -232 -64 168 "clk" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~reg_ra7 2 MEM EC4_A " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = EC4_A; MEM Node = 'lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~reg_ra7'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.400 ns" { clk lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7]~reg_ra7 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" 82 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns " "Info: Total cell delay = 2.000 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns " "Info: Total interconnect delay = 0.400 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7]~reg_ra7 } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out cpu:inst|cpu_du:I3|acc_c[0][4] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7]~reg_ra7 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.400 ns - " "Info: - Micro clock to output delay of source is 0.400 ns" {  } { { "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" 82 2 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns - " "Info: - Micro setup delay of destination is 0.600 ns" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 61 -1 0 } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out cpu:inst|cpu_du:I3|acc_c[0][4] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7]~reg_ra7 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "48.900 ns - Longest memory register " "Info: - Longest memory to register delay is 48.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~reg_ra7 1 MEM EC4_A " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = EC4_A; MEM Node = 'lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~reg_ra7'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7]~reg_ra7 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" 82 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.400 ns) 4.400 ns lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0 2 MEM EC4_A " "Info: 2: + IC(0.000 ns) + CELL(4.400 ns) = 4.400 ns; Loc. = EC4_A; MEM Node = 'lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "4.400 ns" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7]~reg_ra7 lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" 82 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 5.800 ns lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\] 3 MEM EC4_A " "Info: 3: + IC(0.000 ns) + CELL(1.400 ns) = 5.800 ns; Loc. = EC4_A; MEM Node = 'lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.400 ns" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7] } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" 82 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.600 ns) 8.900 ns cpu:inst\|cpu_cu:I2\|TC_x\[2\]~225 4 COMB LC4_A13 " "Info: 4: + IC(1.500 ns) + CELL(1.600 ns) = 8.900 ns; Loc. = LC4_A13; COMB Node = 'cpu:inst\|cpu_cu:I2\|TC_x\[2\]~225'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "3.100 ns" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7] cpu:inst|cpu_cu:I2|TC_x[2]~225 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 42 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 10.800 ns cpu:inst\|cpu_cu:I2\|TC_x\[0\]~114 5 COMB LC7_A13 " "Info: 5: + IC(0.300 ns) + CELL(1.600 ns) = 10.800 ns; Loc. = LC7_A13; COMB Node = 'cpu:inst\|cpu_cu:I2\|TC_x\[0\]~114'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|TC_x[2]~225 cpu:inst|cpu_cu:I2|TC_x[0]~114 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 42 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 12.700 ns cpu:inst\|cpu_cu:I2\|TC_x\[0\]~121 6 COMB LC8_A13 " "Info: 6: + IC(0.300 ns) + CELL(1.600 ns) = 12.700 ns; Loc. = LC8_A13; COMB Node = 'cpu:inst\|cpu_cu:I2\|TC_x\[0\]~121'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|TC_x[0]~114 cpu:inst|cpu_cu:I2|TC_x[0]~121 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 42 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 14.700 ns cpu:inst\|cpu_cu:I2\|TC_x\[0\]~120 7 COMB LC2_A13 " "Info: 7: + IC(0.300 ns) + CELL(1.700 ns) = 14.700 ns; Loc. = LC2_A13; COMB Node = 'cpu:inst\|cpu_cu:I2\|TC_x\[0\]~120'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.000 ns" { cpu:inst|cpu_cu:I2|TC_x[0]~121 cpu:inst|cpu_cu:I2|TC_x[0]~120 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 42 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.400 ns) 17.200 ns cpu:inst\|cpu_cu:I2\|C_mem_x~0 8 COMB LC2_A18 " "Info: 8: + IC(1.100 ns) + CELL(1.400 ns) = 17.200 ns; Loc. = LC2_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|C_mem_x~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.500 ns" { cpu:inst|cpu_cu:I2|TC_x[0]~120 cpu:inst|cpu_cu:I2|C_mem_x~0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 60 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 19.100 ns cpu:inst\|cpu_cu:I2\|C_raw~13 9 COMB LC8_A18 " "Info: 9: + IC(0.300 ns) + CELL(1.600 ns) = 19.100 ns; Loc. = LC8_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|C_raw~13'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|C_mem_x~0 cpu:inst|cpu_cu:I2|C_raw~13 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 66 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 21.000 ns cpu:inst\|cpu_cu:I2\|ndre_x~45 10 COMB LC5_A18 " "Info: 10: + IC(0.300 ns) + CELL(1.600 ns) = 21.000 ns; Loc. = LC5_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|ndre_x~45'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|C_raw~13 cpu:inst|cpu_cu:I2|ndre_x~45 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 23.000 ns cpu:inst\|cpu_cu:I2\|ndre_x~47 11 COMB LC4_A18 " "Info: 11: + IC(0.300 ns) + CELL(1.700 ns) = 23.000 ns; Loc. = LC4_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|ndre_x~47'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.000 ns" { cpu:inst|cpu_cu:I2|ndre_x~45 cpu:inst|cpu_cu:I2|ndre_x~47 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 24.900 ns cpu:inst\|cpu_oa:I4\|i~254 12 COMB LC1_A18 " "Info: 12: + IC(0.300 ns) + CELL(1.600 ns) = 24.900 ns; Loc. = LC1_A18; COMB Node = 'cpu:inst\|cpu_oa:I4\|i~254'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|ndre_x~47 cpu:inst|cpu_oa:I4|i~254 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.600 ns) 27.500 ns cpu:inst\|cpu_cu:I2\|ndre_x~46 13 COMB LC2_A20 " "Info: 13: + IC(1.000 ns) + CELL(1.600 ns) = 27.500 ns; Loc. = LC2_A20; COMB Node = 'cpu:inst\|cpu_cu:I2\|ndre_x~46'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.600 ns" { cpu:inst|cpu_oa:I4|i~254 cpu:inst|cpu_cu:I2|ndre_x~46 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 29.200 ns cpu:inst\|cpu_du:I3\|data_x\[1\]~602 14 COMB LC1_A20 " "Info: 14: + IC(0.300 ns) + CELL(1.400 ns) = 29.200 ns; Loc. = LC1_A20; COMB Node = 'cpu:inst\|cpu_du:I3\|data_x\[1\]~602'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.700 ns" { cpu:inst|cpu_cu:I2|ndre_x~46 cpu:inst|cpu_du:I3|data_x[1]~602 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 30.900 ns cpu:inst\|cpu_du:I3\|data_x\[0\]~768 15 COMB LC5_A20 " "Info: 15: + IC(0.300 ns) + CELL(1.400 ns) = 30.900 ns; Loc. = LC5_A20; COMB Node = 'cpu:inst\|cpu_du:I3\|data_x\[0\]~768'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.700 ns" { cpu:inst|cpu_du:I3|data_x[1]~602 cpu:inst|cpu_du:I3|data_x[0]~768 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.400 ns) 33.300 ns cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~37 16 COMB LC8_A19 " "Info: 16: + IC(1.000 ns) + CELL(1.400 ns) = 33.300 ns; Loc. = LC8_A19; COMB Node = 'cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~37'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { cpu:inst|cpu_du:I3|data_x[0]~768 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 35.000 ns cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~29 17 COMB LC1_A19 " "Info: 17: + IC(0.300 ns) + CELL(1.400 ns) = 35.000 ns; Loc. = LC1_A19; COMB Node = 'cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~29'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.700 ns" { cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~29 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.400 ns) 37.400 ns cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~21 18 COMB LC7_A21 " "Info: 18: + IC(1.000 ns) + CELL(1.400 ns) = 37.400 ns; Loc. = LC7_A21; COMB Node = 'cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~21'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~29 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~21 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 39.100 ns cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~13 19 COMB LC1_A21 " "Info: 19: + IC(0.300 ns) + CELL(1.400 ns) = 39.100 ns; Loc. = LC1_A21; COMB Node = 'cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~13'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.700 ns" { cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~21 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~13 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 40.800 ns rtl~1680 20 COMB LC6_A21 " "Info: 20: + IC(0.300 ns) + CELL(1.400 ns) = 40.800 ns; Loc. = LC6_A21; COMB Node = 'rtl~1680'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.700 ns" { cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~13 rtl~1680 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.600 ns) 43.600 ns rtl~1691 21 COMB LC3_A22 " "Info: 21: + IC(1.200 ns) + CELL(1.600 ns) = 43.600 ns; Loc. = LC3_A22; COMB Node = 'rtl~1691'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.800 ns" { rtl~1680 rtl~1691 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 45.600 ns rtl~1690 22 COMB LC6_A22 " "Info: 22: + IC(0.300 ns) + CELL(1.700 ns) = 45.600 ns; Loc. = LC6_A22; COMB Node = 'rtl~1690'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.000 ns" { rtl~1691 rtl~1690 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 47.500 ns rtl~1468 23 COMB LC8_A22 " "Info: 23: + IC(0.300 ns) + CELL(1.600 ns) = 47.500 ns; Loc. = LC8_A22; COMB Node = 'rtl~1468'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { rtl~1690 rtl~1468 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.100 ns) 48.900 ns cpu:inst\|cpu_du:I3\|acc_c\[0\]\[4\] 24 REG LC5_A22 " "Info: 24: + IC(0.300 ns) + CELL(1.100 ns) = 48.900 ns; Loc. = LC5_A22; REG Node = 'cpu:inst\|cpu_du:I3\|acc_c\[0\]\[4\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.400 ns" { rtl~1468 cpu:inst|cpu_du:I3|acc_c[0][4] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "37.600 ns " "Info: Total cell delay = 37.600 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.300 ns " "Info: Total interconnect delay = 11.300 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "48.900 ns" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7]~reg_ra7 lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7] cpu:inst|cpu_cu:I2|TC_x[2]~225 cpu:inst|cpu_cu:I2|TC_x[0]~114 cpu:inst|cpu_cu:I2|TC_x[0]~121 cpu:inst|cpu_cu:I2|TC_x[0]~120 cpu:inst|cpu_cu:I2|C_mem_x~0 cpu:inst|cpu_cu:I2|C_raw~13 cpu:inst|cpu_cu:I2|ndre_x~45 cpu:inst|cpu_cu:I2|ndre_x~47 cpu:inst|cpu_oa:I4|i~254 cpu:inst|cpu_cu:I2|ndre_x~46 cpu:inst|cpu_du:I3|data_x[1]~602 cpu:inst|cpu_du:I3|data_x[0]~768 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~29 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~21 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~13 rtl~1680 rtl~1691 rtl~1690 rtl~1468 cpu:inst|cpu_du:I3|acc_c[0][4] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out cpu:inst|cpu_du:I3|acc_c[0][4] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7]~reg_ra7 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "48.900 ns" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7]~reg_ra7 lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[7] cpu:inst|cpu_cu:I2|TC_x[2]~225 cpu:inst|cpu_cu:I2|TC_x[0]~114 cpu:inst|cpu_cu:I2|TC_x[0]~121 cpu:inst|cpu_cu:I2|TC_x[0]~120 cpu:inst|cpu_cu:I2|C_mem_x~0 cpu:inst|cpu_cu:I2|C_raw~13 cpu:inst|cpu_cu:I2|ndre_x~45 cpu:inst|cpu_cu:I2|ndre_x~47 cpu:inst|cpu_oa:I4|i~254 cpu:inst|cpu_cu:I2|ndre_x~46 cpu:inst|cpu_du:I3|data_x[1]~602 cpu:inst|cpu_du:I3|data_x[0]~768 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~29 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~21 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~13 rtl~1680 rtl~1691 rtl~1690 rtl~1468 cpu:inst|cpu_du:I3|acc_c[0][4] } "NODE_NAME" } } }  } 0 }
{  "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clk' 12104 " "Warning: Can't achieve timing requirement Clock Setup: 'clk' along 12104 path(s). See Report window for details." {  } {  } 0 }
{  "Info" "ITDB_TSU_RESULT" "cpu:inst\|cpu_du:I3\|acc_c\[0\]\[4\] nreset clk 42.200 ns register " "Info: tsu for register cpu:inst\|cpu_du:I3\|acc_c\[0\]\[4\] (data pin = nreset, clock pin = clk) is 42.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "44.000 ns + Longest pin register " "Info: + Longest pin to register delay is 44.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns nreset 1 PIN Pin_91 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_91; PIN Node = 'nreset'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { nreset } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 168 -232 -64 184 "nreset" "" } { 480 -152 -8 496 "nreset" "" } { 528 360 536 544 "nreset" "" } { 160 -64 280 176 "nreset" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 3.700 ns cpu:inst\|cpu_du:I3\|i~135 2 COMB LC4_A11 " "Info: 2: + IC(0.000 ns) + CELL(1.700 ns) = 3.700 ns; Loc. = LC4_A11; COMB Node = 'cpu:inst\|cpu_du:I3\|i~135'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.700 ns" { nreset cpu:inst|cpu_du:I3|i~135 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.700 ns) 7.000 ns cpu:inst\|cpu_du:I3\|skip_l~1 3 COMB LC4_A22 " "Info: 3: + IC(1.600 ns) + CELL(1.700 ns) = 7.000 ns; Loc. = LC4_A22; COMB Node = 'cpu:inst\|cpu_du:I3\|skip_l~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "3.300 ns" { cpu:inst|cpu_du:I3|i~135 cpu:inst|cpu_du:I3|skip_l~1 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.400 ns) 9.600 ns cpu:inst\|cpu_cu:I2\|pc_mux_x\[2\]~47 4 COMB LC8_A15 " "Info: 4: + IC(1.200 ns) + CELL(1.400 ns) = 9.600 ns; Loc. = LC8_A15; COMB Node = 'cpu:inst\|cpu_cu:I2\|pc_mux_x\[2\]~47'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.600 ns" { cpu:inst|cpu_du:I3|skip_l~1 cpu:inst|cpu_cu:I2|pc_mux_x[2]~47 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 50 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.600 ns) 12.300 ns cpu:inst\|cpu_cu:I2\|C_mem_x~0 5 COMB LC2_A18 " "Info: 5: + IC(1.100 ns) + CELL(1.600 ns) = 12.300 ns; Loc. = LC2_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|C_mem_x~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.700 ns" { cpu:inst|cpu_cu:I2|pc_mux_x[2]~47 cpu:inst|cpu_cu:I2|C_mem_x~0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 60 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 14.200 ns cpu:inst\|cpu_cu:I2\|C_raw~13 6 COMB LC8_A18 " "Info: 6: + IC(0.300 ns) + CELL(1.600 ns) = 14.200 ns; Loc. = LC8_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|C_raw~13'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|C_mem_x~0 cpu:inst|cpu_cu:I2|C_raw~13 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 66 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 16.100 ns cpu:inst\|cpu_cu:I2\|ndre_x~45 7 COMB LC5_A18 " "Info: 7: + IC(0.300 ns) + CELL(1.600 ns) = 16.100 ns; Loc. = LC5_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|ndre_x~45'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|C_raw~13 cpu:inst|cpu_cu:I2|ndre_x~45 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 18.100 ns cpu:inst\|cpu_cu:I2\|ndre_x~47 8 COMB LC4_A18 " "Info: 8: + IC(0.300 ns) + CELL(1.700 ns) = 18.100 ns; Loc. = LC4_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|ndre_x~47'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.000 ns" { cpu:inst|cpu_cu:I2|ndre_x~45 cpu:inst|cpu_cu:I2|ndre_x~47 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 20.000 ns cpu:inst\|cpu_oa:I4\|i~254 9 COMB LC1_A18 " "Info: 9: + IC(0.300 ns) + CELL(1.600 ns) = 20.000 ns; Loc. = LC1_A18; COMB Node = 'cpu:inst\|cpu_oa:I4\|i~254'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|ndre_x~47 cpu:inst|cpu_oa:I4|i~254 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.600 ns) 22.600 ns cpu:inst\|cpu_cu:I2\|ndre_x~46 10 COMB LC2_A20 " "Info: 10: + IC(1.000 ns) + CELL(1.600 ns) = 22.600 ns; Loc. = LC2_A20; COMB Node = 'cpu:inst\|cpu_cu:I2\|ndre_x~46'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.600 ns" { cpu:inst|cpu_oa:I4|i~254 cpu:inst|cpu_cu:I2|ndre_x~46 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 24.300 ns cpu:inst\|cpu_du:I3\|data_x\[1\]~602 11 COMB LC1_A20 " "Info: 11: + IC(0.300 ns) + CELL(1.400 ns) = 24.300 ns; Loc. = LC1_A20; COMB Node = 'cpu:inst\|cpu_du:I3\|data_x\[1\]~602'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.700 ns" { cpu:inst|cpu_cu:I2|ndre_x~46 cpu:inst|cpu_du:I3|data_x[1]~602 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 26.000 ns cpu:inst\|cpu_du:I3\|data_x\[0\]~768 12 COMB LC5_A20 " "Info: 12: + IC(0.300 ns) + CELL(1.400 ns) = 26.000 ns; Loc. = LC5_A20; COMB Node = 'cpu:inst\|cpu_du:I3\|data_x\[0\]~768'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.700 ns" { cpu:inst|cpu_du:I3|data_x[1]~602 cpu:inst|cpu_du:I3|data_x[0]~768 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.400 ns) 28.400 ns cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~37 13 COMB LC8_A19 " "Info: 13: + IC(1.000 ns) + CELL(1.400 ns) = 28.400 ns; Loc. = LC8_A19; COMB Node = 'cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~37'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { cpu:inst|cpu_du:I3|data_x[0]~768 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 30.100 ns cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~29 14 COMB LC1_A19 " "Info: 14: + IC(0.300 ns) + CELL(1.400 ns) = 30.100 ns; Loc. = LC1_A19; COMB Node = 'cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~29'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.700 ns" { cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~29 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.400 ns) 32.500 ns cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~21 15 COMB LC7_A21 " "Info: 15: + IC(1.000 ns) + CELL(1.400 ns) = 32.500 ns; Loc. = LC7_A21; COMB Node = 'cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~21'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~29 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~21 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 34.200 ns cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~13 16 COMB LC1_A21 " "Info: 16: + IC(0.300 ns) + CELL(1.400 ns) = 34.200 ns; Loc. = LC1_A21; COMB Node = 'cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~13'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.700 ns" { cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~21 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~13 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 35.900 ns rtl~1680 17 COMB LC6_A21 " "Info: 17: + IC(0.300 ns) + CELL(1.400 ns) = 35.900 ns; Loc. = LC6_A21; COMB Node = 'rtl~1680'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.700 ns" { cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~13 rtl~1680 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.600 ns) 38.700 ns rtl~1691 18 COMB LC3_A22 " "Info: 18: + IC(1.200 ns) + CELL(1.600 ns) = 38.700 ns; Loc. = LC3_A22; COMB Node = 'rtl~1691'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.800 ns" { rtl~1680 rtl~1691 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 40.700 ns rtl~1690 19 COMB LC6_A22 " "Info: 19: + IC(0.300 ns) + CELL(1.700 ns) = 40.700 ns; Loc. = LC6_A22; COMB Node = 'rtl~1690'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.000 ns" { rtl~1691 rtl~1690 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 42.600 ns rtl~1468 20 COMB LC8_A22 " "Info: 20: + IC(0.300 ns) + CELL(1.600 ns) = 42.600 ns; Loc. = LC8_A22; COMB Node = 'rtl~1468'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { rtl~1690 rtl~1468 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.100 ns) 44.000 ns cpu:inst\|cpu_du:I3\|acc_c\[0\]\[4\] 21 REG LC5_A22 " "Info: 21: + IC(0.300 ns) + CELL(1.100 ns) = 44.000 ns; Loc. = LC5_A22; REG Node = 'cpu:inst\|cpu_du:I3\|acc_c\[0\]\[4\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.400 ns" { rtl~1468 cpu:inst|cpu_du:I3|acc_c[0][4] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "32.300 ns " "Info: Total cell delay = 32.300 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.700 ns " "Info: Total interconnect delay = 11.700 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "44.000 ns" { nreset nreset~out cpu:inst|cpu_du:I3|i~135 cpu:inst|cpu_du:I3|skip_l~1 cpu:inst|cpu_cu:I2|pc_mux_x[2]~47 cpu:inst|cpu_cu:I2|C_mem_x~0 cpu:inst|cpu_cu:I2|C_raw~13 cpu:inst|cpu_cu:I2|ndre_x~45 cpu:inst|cpu_cu:I2|ndre_x~47 cpu:inst|cpu_oa:I4|i~254 cpu:inst|cpu_cu:I2|ndre_x~46 cpu:inst|cpu_du:I3|data_x[1]~602 cpu:inst|cpu_du:I3|data_x[0]~768 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~29 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~21 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~13 rtl~1680 rtl~1691 rtl~1690 rtl~1468 cpu:inst|cpu_du:I3|acc_c[0][4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.400 ns - Shortest register " "Info: - Shortest clock path from clock clk to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK Pin_39 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_39; CLK Node = 'clk'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 152 -232 -64 168 "clk" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns cpu:inst\|cpu_du:I3\|acc_c\[0\]\[4\] 2 REG LC5_A22 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC5_A22; REG Node = 'cpu:inst\|cpu_du:I3\|acc_c\[0\]\[4\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.400 ns" { clk cpu:inst|cpu_du:I3|acc_c[0][4] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns " "Info: Total cell delay = 2.000 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns " "Info: Total interconnect delay = 0.400 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out cpu:inst|cpu_du:I3|acc_c[0][4] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "44.000 ns" { nreset nreset~out cpu:inst|cpu_du:I3|i~135 cpu:inst|cpu_du:I3|skip_l~1 cpu:inst|cpu_cu:I2|pc_mux_x[2]~47 cpu:inst|cpu_cu:I2|C_mem_x~0 cpu:inst|cpu_cu:I2|C_raw~13 cpu:inst|cpu_cu:I2|ndre_x~45 cpu:inst|cpu_cu:I2|ndre_x~47 cpu:inst|cpu_oa:I4|i~254 cpu:inst|cpu_cu:I2|ndre_x~46 cpu:inst|cpu_du:I3|data_x[1]~602 cpu:inst|cpu_du:I3|data_x[0]~768 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~29 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~21 cpu:inst|cpu_du:I3|lpm_add_sub:add_105|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~13 rtl~1680 rtl~1691 rtl~1690 rtl~1468 cpu:inst|cpu_du:I3|acc_c[0][4] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out cpu:inst|cpu_du:I3|acc_c[0][4] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TCO_RESULT" "clk CPU_DADDR_OUT\[5\] lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~reg_ra0 44.200 ns memory " "Info: tco from clock clk to destination pin CPU_DADDR_OUT\[5\] through memory lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~reg_ra0 is 44.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.400 ns + Longest memory " "Info: + Longest clock path from clock clk to source memory is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK Pin_39 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_39; CLK Node = 'clk'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 152 -232 -64 168 "clk" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~reg_ra0 2 MEM EC16_A " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = EC16_A; MEM Node = 'lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~reg_ra0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.400 ns" { clk lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" 82 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns " "Info: Total cell delay = 2.000 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns " "Info: Total interconnect delay = 0.400 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.400 ns + " "Info: + Micro clock to output delay of source is 0.400 ns" {  } { { "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" 82 2 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "41.400 ns + Longest memory pin " "Info: + Longest memory to pin delay is 41.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~reg_ra0 1 MEM EC16_A " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = EC16_A; MEM Node = 'lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~reg_ra0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" 82 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.400 ns) 4.400 ns lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~mem_cell_ra0 2 MEM EC16_A " "Info: 2: + IC(0.000 ns) + CELL(4.400 ns) = 4.400 ns; Loc. = EC16_A; MEM Node = 'lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~mem_cell_ra0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "4.400 ns" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra0 lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6]~mem_cell_ra0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" 82 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 5.800 ns lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\] 3 MEM EC16_A " "Info: 3: + IC(0.000 ns) + CELL(1.400 ns) = 5.800 ns; Loc. = EC16_A; MEM Node = 'lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.400 ns" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6]~mem_cell_ra0 lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6] } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" 82 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.600 ns) 8.900 ns cpu:inst\|cpu_cu:I2\|TC_x\[2\]~225 4 COMB LC4_A13 " "Info: 4: + IC(1.500 ns) + CELL(1.600 ns) = 8.900 ns; Loc. = LC4_A13; COMB Node = 'cpu:inst\|cpu_cu:I2\|TC_x\[2\]~225'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "3.100 ns" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6] cpu:inst|cpu_cu:I2|TC_x[2]~225 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 42 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 10.800 ns cpu:inst\|cpu_cu:I2\|TC_x\[0\]~114 5 COMB LC7_A13 " "Info: 5: + IC(0.300 ns) + CELL(1.600 ns) = 10.800 ns; Loc. = LC7_A13; COMB Node = 'cpu:inst\|cpu_cu:I2\|TC_x\[0\]~114'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|TC_x[2]~225 cpu:inst|cpu_cu:I2|TC_x[0]~114 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 42 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 12.700 ns cpu:inst\|cpu_cu:I2\|TC_x\[0\]~121 6 COMB LC8_A13 " "Info: 6: + IC(0.300 ns) + CELL(1.600 ns) = 12.700 ns; Loc. = LC8_A13; COMB Node = 'cpu:inst\|cpu_cu:I2\|TC_x\[0\]~121'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|TC_x[0]~114 cpu:inst|cpu_cu:I2|TC_x[0]~121 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 42 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 14.700 ns cpu:inst\|cpu_cu:I2\|TC_x\[0\]~120 7 COMB LC2_A13 " "Info: 7: + IC(0.300 ns) + CELL(1.700 ns) = 14.700 ns; Loc. = LC2_A13; COMB Node = 'cpu:inst\|cpu_cu:I2\|TC_x\[0\]~120'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.000 ns" { cpu:inst|cpu_cu:I2|TC_x[0]~121 cpu:inst|cpu_cu:I2|TC_x[0]~120 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 42 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.400 ns) 17.200 ns cpu:inst\|cpu_cu:I2\|C_mem_x~0 8 COMB LC2_A18 " "Info: 8: + IC(1.100 ns) + CELL(1.400 ns) = 17.200 ns; Loc. = LC2_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|C_mem_x~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.500 ns" { cpu:inst|cpu_cu:I2|TC_x[0]~120 cpu:inst|cpu_cu:I2|C_mem_x~0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 60 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 19.100 ns cpu:inst\|cpu_cu:I2\|C_raw~13 9 COMB LC8_A18 " "Info: 9: + IC(0.300 ns) + CELL(1.600 ns) = 19.100 ns; Loc. = LC8_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|C_raw~13'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|C_mem_x~0 cpu:inst|cpu_cu:I2|C_raw~13 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 66 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 21.000 ns cpu:inst\|cpu_cu:I2\|ndre_x~45 10 COMB LC5_A18 " "Info: 10: + IC(0.300 ns) + CELL(1.600 ns) = 21.000 ns; Loc. = LC5_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|ndre_x~45'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|C_raw~13 cpu:inst|cpu_cu:I2|ndre_x~45 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 23.000 ns cpu:inst\|cpu_cu:I2\|ndre_x~47 11 COMB LC4_A18 " "Info: 11: + IC(0.300 ns) + CELL(1.700 ns) = 23.000 ns; Loc. = LC4_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|ndre_x~47'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.000 ns" { cpu:inst|cpu_cu:I2|ndre_x~45 cpu:inst|cpu_cu:I2|ndre_x~47 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 24.900 ns cpu:inst\|cpu_oa:I4\|i~254 12 COMB LC1_A18 " "Info: 12: + IC(0.300 ns) + CELL(1.600 ns) = 24.900 ns; Loc. = LC1_A18; COMB Node = 'cpu:inst\|cpu_oa:I4\|i~254'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|ndre_x~47 cpu:inst|cpu_oa:I4|i~254 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.600 ns) 27.500 ns cpu:inst\|cpu_cu:I2\|ndre_x~46 13 COMB LC2_A20 " "Info: 13: + IC(1.000 ns) + CELL(1.600 ns) = 27.500 ns; Loc. = LC2_A20; COMB Node = 'cpu:inst\|cpu_cu:I2\|ndre_x~46'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.600 ns" { cpu:inst|cpu_oa:I4|i~254 cpu:inst|cpu_cu:I2|ndre_x~46 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.700 ns) 30.700 ns cpu:inst\|cpu_oa:I4\|ndre_x~1 14 COMB LC8_C20 " "Info: 14: + IC(1.500 ns) + CELL(1.700 ns) = 30.700 ns; Loc. = LC8_C20; COMB Node = 'cpu:inst\|cpu_oa:I4\|ndre_x~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "3.200 ns" { cpu:inst|cpu_cu:I2|ndre_x~46 cpu:inst|cpu_oa:I4|ndre_x~1 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.400 ns) 33.800 ns cpu:inst\|cpu_wd:I5\|i~8 15 COMB LC5_B15 " "Info: 15: + IC(1.700 ns) + CELL(1.400 ns) = 33.800 ns; Loc. = LC5_B15; COMB Node = 'cpu:inst\|cpu_wd:I5\|i~8'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "3.100 ns" { cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~8 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(6.300 ns) 41.400 ns CPU_DADDR_OUT\[5\] 16 PIN Pin_15 " "Info: 16: + IC(1.300 ns) + CELL(6.300 ns) = 41.400 ns; Loc. = Pin_15; PIN Node = 'CPU_DADDR_OUT\[5\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "7.600 ns" { cpu:inst|cpu_wd:I5|i~8 CPU_DADDR_OUT[5] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 136 856 1074 152 "CPU_DADDR_OUT\[5..0\]" "" } { 128 672 856 144 "CPU_DADDR_OUT\[5..0\]" "" } { 368 -168 -8 384 "CPU_DADDR_OUT\[4..0\]" "" } { 448 360 536 464 "CPU_DADDR_OUT\[2\]" "" } { 312 368 528 328 "CPU_DADDR_OUT\[3..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.200 ns " "Info: Total cell delay = 31.200 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.200 ns " "Info: Total interconnect delay = 10.200 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "41.400 ns" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra0 lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6]~mem_cell_ra0 lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6] cpu:inst|cpu_cu:I2|TC_x[2]~225 cpu:inst|cpu_cu:I2|TC_x[0]~114 cpu:inst|cpu_cu:I2|TC_x[0]~121 cpu:inst|cpu_cu:I2|TC_x[0]~120 cpu:inst|cpu_cu:I2|C_mem_x~0 cpu:inst|cpu_cu:I2|C_raw~13 cpu:inst|cpu_cu:I2|ndre_x~45 cpu:inst|cpu_cu:I2|ndre_x~47 cpu:inst|cpu_oa:I4|i~254 cpu:inst|cpu_cu:I2|ndre_x~46 cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~8 CPU_DADDR_OUT[5] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "41.400 ns" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6]~reg_ra0 lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6]~mem_cell_ra0 lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6] cpu:inst|cpu_cu:I2|TC_x[2]~225 cpu:inst|cpu_cu:I2|TC_x[0]~114 cpu:inst|cpu_cu:I2|TC_x[0]~121 cpu:inst|cpu_cu:I2|TC_x[0]~120 cpu:inst|cpu_cu:I2|C_mem_x~0 cpu:inst|cpu_cu:I2|C_raw~13 cpu:inst|cpu_cu:I2|ndre_x~45 cpu:inst|cpu_cu:I2|ndre_x~47 cpu:inst|cpu_oa:I4|i~254 cpu:inst|cpu_cu:I2|ndre_x~46 cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~8 CPU_DADDR_OUT[5] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TPD_RESULT" "nreset CPU_DADDR_OUT\[5\] 36.500 ns Longest " "Info: Longest tpd from source pin nreset to destination pin CPU_DADDR_OUT\[5\] is 36.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns nreset 1 PIN Pin_91 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_91; PIN Node = 'nreset'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { nreset } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 168 -232 -64 184 "nreset" "" } { 480 -152 -8 496 "nreset" "" } { 528 360 536 544 "nreset" "" } { 160 -64 280 176 "nreset" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.700 ns) 3.700 ns cpu:inst\|cpu_du:I3\|i~135 2 COMB LC4_A11 " "Info: 2: + IC(0.000 ns) + CELL(1.700 ns) = 3.700 ns; Loc. = LC4_A11; COMB Node = 'cpu:inst\|cpu_du:I3\|i~135'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.700 ns" { nreset cpu:inst|cpu_du:I3|i~135 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.700 ns) 7.000 ns cpu:inst\|cpu_du:I3\|skip_l~1 3 COMB LC4_A22 " "Info: 3: + IC(1.600 ns) + CELL(1.700 ns) = 7.000 ns; Loc. = LC4_A22; COMB Node = 'cpu:inst\|cpu_du:I3\|skip_l~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "3.300 ns" { cpu:inst|cpu_du:I3|i~135 cpu:inst|cpu_du:I3|skip_l~1 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.400 ns) 9.600 ns cpu:inst\|cpu_cu:I2\|pc_mux_x\[2\]~47 4 COMB LC8_A15 " "Info: 4: + IC(1.200 ns) + CELL(1.400 ns) = 9.600 ns; Loc. = LC8_A15; COMB Node = 'cpu:inst\|cpu_cu:I2\|pc_mux_x\[2\]~47'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.600 ns" { cpu:inst|cpu_du:I3|skip_l~1 cpu:inst|cpu_cu:I2|pc_mux_x[2]~47 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 50 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.600 ns) 12.300 ns cpu:inst\|cpu_cu:I2\|C_mem_x~0 5 COMB LC2_A18 " "Info: 5: + IC(1.100 ns) + CELL(1.600 ns) = 12.300 ns; Loc. = LC2_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|C_mem_x~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.700 ns" { cpu:inst|cpu_cu:I2|pc_mux_x[2]~47 cpu:inst|cpu_cu:I2|C_mem_x~0 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 60 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 14.200 ns cpu:inst\|cpu_cu:I2\|C_raw~13 6 COMB LC8_A18 " "Info: 6: + IC(0.300 ns) + CELL(1.600 ns) = 14.200 ns; Loc. = LC8_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|C_raw~13'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|C_mem_x~0 cpu:inst|cpu_cu:I2|C_raw~13 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 66 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 16.100 ns cpu:inst\|cpu_cu:I2\|ndre_x~45 7 COMB LC5_A18 " "Info: 7: + IC(0.300 ns) + CELL(1.600 ns) = 16.100 ns; Loc. = LC5_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|ndre_x~45'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|C_raw~13 cpu:inst|cpu_cu:I2|ndre_x~45 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 18.100 ns cpu:inst\|cpu_cu:I2\|ndre_x~47 8 COMB LC4_A18 " "Info: 8: + IC(0.300 ns) + CELL(1.700 ns) = 18.100 ns; Loc. = LC4_A18; COMB Node = 'cpu:inst\|cpu_cu:I2\|ndre_x~47'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.000 ns" { cpu:inst|cpu_cu:I2|ndre_x~45 cpu:inst|cpu_cu:I2|ndre_x~47 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 20.000 ns cpu:inst\|cpu_oa:I4\|i~254 9 COMB LC1_A18 " "Info: 9: + IC(0.300 ns) + CELL(1.600 ns) = 20.000 ns; Loc. = LC1_A18; COMB Node = 'cpu:inst\|cpu_oa:I4\|i~254'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.900 ns" { cpu:inst|cpu_cu:I2|ndre_x~47 cpu:inst|cpu_oa:I4|i~254 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.600 ns) 22.600 ns cpu:inst\|cpu_cu:I2\|ndre_x~46 10 COMB LC2_A20 " "Info: 10: + IC(1.000 ns) + CELL(1.600 ns) = 22.600 ns; Loc. = LC2_A20; COMB Node = 'cpu:inst\|cpu_cu:I2\|ndre_x~46'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.600 ns" { cpu:inst|cpu_oa:I4|i~254 cpu:inst|cpu_cu:I2|ndre_x~46 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 52 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.700 ns) 25.800 ns cpu:inst\|cpu_oa:I4\|ndre_x~1 11 COMB LC8_C20 " "Info: 11: + IC(1.500 ns) + CELL(1.700 ns) = 25.800 ns; Loc. = LC8_C20; COMB Node = 'cpu:inst\|cpu_oa:I4\|ndre_x~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "3.200 ns" { cpu:inst|cpu_cu:I2|ndre_x~46 cpu:inst|cpu_oa:I4|ndre_x~1 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.400 ns) 28.900 ns cpu:inst\|cpu_wd:I5\|i~8 12 COMB LC5_B15 " "Info: 12: + IC(1.700 ns) + CELL(1.400 ns) = 28.900 ns; Loc. = LC5_B15; COMB Node = 'cpu:inst\|cpu_wd:I5\|i~8'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "3.100 ns" { cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~8 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(6.300 ns) 36.500 ns CPU_DADDR_OUT\[5\] 13 PIN Pin_15 " "Info: 13: + IC(1.300 ns) + CELL(6.300 ns) = 36.500 ns; Loc. = Pin_15; PIN Node = 'CPU_DADDR_OUT\[5\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "7.600 ns" { cpu:inst|cpu_wd:I5|i~8 CPU_DADDR_OUT[5] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 136 856 1074 152 "CPU_DADDR_OUT\[5..0\]" "" } { 128 672 856 144 "CPU_DADDR_OUT\[5..0\]" "" } { 368 -168 -8 384 "CPU_DADDR_OUT\[4..0\]" "" } { 448 360 536 464 "CPU_DADDR_OUT\[2\]" "" } { 312 368 528 328 "CPU_DADDR_OUT\[3..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.900 ns " "Info: Total cell delay = 25.900 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns " "Info: Total interconnect delay = 10.600 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "36.500 ns" { nreset nreset~out cpu:inst|cpu_du:I3|i~135 cpu:inst|cpu_du:I3|skip_l~1 cpu:inst|cpu_cu:I2|pc_mux_x[2]~47 cpu:inst|cpu_cu:I2|C_mem_x~0 cpu:inst|cpu_cu:I2|C_raw~13 cpu:inst|cpu_cu:I2|ndre_x~45 cpu:inst|cpu_cu:I2|ndre_x~47 cpu:inst|cpu_oa:I4|i~254 cpu:inst|cpu_cu:I2|ndre_x~46 cpu:inst|cpu_oa:I4|ndre_x~1 cpu:inst|cpu_wd:I5|i~8 CPU_DADDR_OUT[5] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_TH_RESULT" "ctrl4cpu:inst6\|ctrl_data_c\[0\] nreset clk 0.700 ns register " "Info: th for register ctrl4cpu:inst6\|ctrl_data_c\[0\] (data pin = nreset, clock pin = clk) is 0.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.400 ns + Longest register " "Info: + Longest clock path from clock clk to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK Pin_39 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_39; CLK Node = 'clk'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 152 -232 -64 168 "clk" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns ctrl4cpu:inst6\|ctrl_data_c\[0\] 2 REG LC7_C11 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_C11; REG Node = 'ctrl4cpu:inst6\|ctrl_data_c\[0\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.400 ns" { clk ctrl4cpu:inst6|ctrl_data_c[0] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns " "Info: Total cell delay = 2.000 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns " "Info: Total interconnect delay = 0.400 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out ctrl4cpu:inst6|ctrl_data_c[0] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns nreset 1 PIN Pin_91 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_91; PIN Node = 'nreset'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { nreset } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 168 -232 -64 184 "nreset" "" } { 480 -152 -8 496 "nreset" "" } { 528 360 536 544 "nreset" "" } { 160 -64 280 176 "nreset" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 3.000 ns ctrl4cpu:inst6\|ctrl_data_c\[0\] 2 REG LC7_C11 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 3.000 ns; Loc. = LC7_C11; REG Node = 'ctrl4cpu:inst6\|ctrl_data_c\[0\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.000 ns" { nreset ctrl4cpu:inst6|ctrl_data_c[0] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns " "Info: Total cell delay = 3.000 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "3.000 ns" { nreset nreset~out ctrl4cpu:inst6|ctrl_data_c[0] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out ctrl4cpu:inst6|ctrl_data_c[0] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "3.000 ns" { nreset nreset~out ctrl4cpu:inst6|ctrl_data_c[0] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk CTRL_DATA_OUT\[2\] ctrl4cpu:inst6\|ctrl_data_c\[2\] 9.700 ns register " "Info: Minimum tco from clock clk to destination pin CTRL_DATA_OUT\[2\] through register ctrl4cpu:inst6\|ctrl_data_c\[2\] is 9.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.400 ns + Shortest register " "Info: + Shortest clock path from clock clk to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK Pin_39 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_39; CLK Node = 'clk'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 152 -232 -64 168 "clk" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns ctrl4cpu:inst6\|ctrl_data_c\[2\] 2 REG LC3_C11 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC3_C11; REG Node = 'ctrl4cpu:inst6\|ctrl_data_c\[2\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.400 ns" { clk ctrl4cpu:inst6|ctrl_data_c[2] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns " "Info: Total cell delay = 2.000 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns " "Info: Total interconnect delay = 0.400 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out ctrl4cpu:inst6|ctrl_data_c[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.800 ns + Shortest register pin " "Info: + Shortest register to pin delay is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ctrl4cpu:inst6\|ctrl_data_c\[2\] 1 REG LC3_C11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_C11; REG Node = 'ctrl4cpu:inst6\|ctrl_data_c\[2\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { ctrl4cpu:inst6|ctrl_data_c[2] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(6.300 ns) 6.800 ns CTRL_DATA_OUT\[2\] 2 PIN Pin_43 " "Info: 2: + IC(0.500 ns) + CELL(6.300 ns) = 6.800 ns; Loc. = Pin_43; PIN Node = 'CTRL_DATA_OUT\[2\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "6.800 ns" { ctrl4cpu:inst6|ctrl_data_c[2] CTRL_DATA_OUT[2] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 616 776 1010 632 "CTRL_DATA_OUT\[3..0\]" "" } { 608 624 794 624 "CTRL_DATA_OUT\[3..0\]" "" } { 416 320 490 432 "CTRL_DATA_OUT\[3..0\]" "" } { 496 360 536 512 "CTRL_DATA_OUT\[0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns " "Info: Total cell delay = 6.300 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns " "Info: Total interconnect delay = 0.500 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "6.800 ns" { ctrl4cpu:inst6|ctrl_data_c[2] CTRL_DATA_OUT[2] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.400 ns" { clk clk~out ctrl4cpu:inst6|ctrl_data_c[2] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "6.800 ns" { ctrl4cpu:inst6|ctrl_data_c[2] CTRL_DATA_OUT[2] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TPD_RESULT" "nreset CPU_DATA_OUT\[1\] 10.800 ns Shortest " "Info: Shortest tpd from source pin nreset to destination pin CPU_DATA_OUT\[1\] is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns nreset 1 PIN Pin_91 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_91; PIN Node = 'nreset'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { nreset } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 168 -232 -64 184 "nreset" "" } { 480 -152 -8 496 "nreset" "" } { 528 360 536 544 "nreset" "" } { 160 -64 280 176 "nreset" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.600 ns) 4.000 ns cpu:inst\|cpu_oa:I4\|data_ox\[1\]~2 2 COMB LC1_C14 " "Info: 2: + IC(0.400 ns) + CELL(1.600 ns) = 4.000 ns; Loc. = LC1_C14; COMB Node = 'cpu:inst\|cpu_oa:I4\|data_ox\[1\]~2'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.000 ns" { nreset cpu:inst|cpu_oa:I4|data_ox[1]~2 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" 39 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(6.300 ns) 10.800 ns CPU_DATA_OUT\[1\] 3 PIN Pin_34 " "Info: 3: + IC(0.500 ns) + CELL(6.300 ns) = 10.800 ns; Loc. = Pin_34; PIN Node = 'CPU_DATA_OUT\[1\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "6.800 ns" { cpu:inst|cpu_oa:I4|data_ox[1]~2 CPU_DATA_OUT[1] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 120 856 1084 136 "CPU_DATA_OUT\[3..0\]" "" } { 384 -168 -6 400 "CPU_DATA_OUT\[3..0\]" "" } { 272 368 538 288 "CPU_DATA_OUT\[3..0\]" "" } { 112 672 856 128 "CPU_DATA_OUT\[3..0\]" "" } } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns " "Info: Total cell delay = 9.900 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns " "Info: Total interconnect delay = 0.900 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_cmp.qrpt" Compiler "cpu4bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "10.800 ns" { nreset nreset~out cpu:inst|cpu_oa:I4|data_ox[1]~2 CPU_DATA_OUT[1] } "NODE_NAME" } } }  } 0 }
{  "Warning" "WTAN_REQUIREMENTS_NOT_MET" "" "Warning: Timing requirements were not met. See Report window for details." {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 22:57:33 2004 " "Info: Processing ended: Wed Feb 25 22:57:33 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu4bit.tan.rpt " "Info: Writing report file cpu4bit.tan.rpt" {  } {  } 0 }
{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 22:57:36 2004 " "Info: Processing started: Wed Feb 25 22:57:36 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --import_settings_files=off --export_settings_files=off cpu4bit -c cpu4bit " "Info: Command: quartus_eda --import_settings_files=off --export_settings_files=off cpu4bit -c cpu4bit" {  } {  } 0 }
{  "Info" "IBASEO_DONE_HDL_SDO_GENERATION" "cpu4bit.vho cpu4bit_vhd.sdo \\CpuGen1\\Applications\\Cpu4Bit\\Altera\\simulation\\modelsim\\ simulation " "Info: Generated files cpu4bit.vho and cpu4bit_vhd.sdo in directory \\CpuGen1\\Applications\\Cpu4Bit\\Altera\\simulation\\modelsim\\ for EDA simulation tool" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 22:57:37 2004 " "Info: Processing ended: Wed Feb 25 22:57:37 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu4bit.eda.rpt " "Info: Writing report file cpu4bit.eda.rpt" {  } {  } 0 }
