{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 26, "design__inferred_latch__count": 0, "design__instance__count": 1074, "design__instance__area": 11648.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0010303986491635442, "power__switching__total": 0.0003979990433435887, "power__leakage__total": 1.3662046605134037e-08, "power__total": 0.001428411342203617, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2667116880619602, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.261473378127873, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3006171507923828, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.008408496359412, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.300617, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 12.012668, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2754359318585056, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2664229745562411, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.839886628462411, "timing__setup__ws__corner:nom_ss_100C_1v60": 6.3505851264083315, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.839887, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.326621, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.26273378660780117, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25885483378351026, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10695961086237797, "timing__setup__ws__corner:nom_ff_n40C_1v95": 9.980106801237543, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.10696, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.984124, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 2, "design__max_fanout_violation__count": 19, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.26170932828285465, "clock__skew__worst_setup": 0.2577453046168959, "timing__hold__ws": 0.10547485405840373, "timing__setup__ws": 6.290105059297568, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.105475, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 9.271102, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 168.235 178.955", "design__core__bbox": "5.52 10.88 162.38 165.92", "design__io": 46, "design__die__area": 30106.5, "design__core__area": 24319.6, "design__instance__count__stdcell": 1428, "design__instance__area__stdcell": 12091.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.497196, "design__instance__utilization__stdcell": 0.497196, "design__rows": 57, "design__rows:unithd": 57, "design__sites": 19437, "design__sites:unithd": 19437, "design__instance__count__class:inverter": 22, "design__instance__area__class:inverter": 85.0816, "design__instance__count__class:sequential_cell": 194, "design__instance__area__class:sequential_cell": 4583.15, "design__instance__count__class:multi_input_combinational_cell": 514, "design__instance__area__class:multi_input_combinational_cell": 4176.51, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 44, "design__io__hpwl": 2142666, "design__instance__count__class:timing_repair_buffer": 312, "design__instance__area__class:timing_repair_buffer": 2393.55, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 19429.2, "design__violations": 0, "design__instance__count__class:clock_buffer": 17, "design__instance__area__class:clock_buffer": 245.235, "design__instance__count__class:clock_inverter": 15, "design__instance__area__class:clock_inverter": 165.158, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 121, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1082, "route__net__special": 2, "route__drc_errors__iter:0": 415, "route__wirelength__iter:0": 21106, "route__drc_errors__iter:1": 113, "route__wirelength__iter:1": 20802, "route__drc_errors__iter:2": 80, "route__wirelength__iter:2": 20781, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 20777, "route__drc_errors": 0, "route__wirelength": 20777, "route__vias": 7171, "route__vias__singlecut": 7171, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 300.59, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2652642347526684, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2601012534529325, "timing__hold__ws__corner:min_tt_025C_1v80": 0.2977717046109451, "timing__setup__ws__corner:min_tt_025C_1v80": 9.056552208960854, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.297772, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 12.04494, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.27331324088653974, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.26497502164657405, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8358617368174057, "timing__setup__ws__corner:min_ss_100C_1v60": 6.434929660152951, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.835862, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.381127, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.26170932828285465, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2577453046168959, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10547485405840373, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.012497780941667, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.105475, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 13.005426, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.26806232992076673, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.26297806343570296, "timing__hold__ws__corner:max_tt_025C_1v80": 0.30357373030172863, "timing__setup__ws__corner:max_tt_025C_1v80": 8.971210694911925, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.303574, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 11.981295, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 2, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.27754185846232554, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2688377097030942, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8420949731431492, "timing__setup__ws__corner:max_ss_100C_1v60": 6.290105059297568, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.842095, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9.271102, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2637541648630168, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2602416689139432, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10795620258861828, "timing__setup__ws__corner:max_ff_n40C_1v95": 9.953320227520232, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.107956, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.963229, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79879, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7997, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00120749, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00118626, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000270818, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00118626, "design_powergrid__voltage__worst": 0.00118626, "design_powergrid__voltage__worst__net:VPWR": 1.79879, "design_powergrid__drop__worst": 0.00120749, "design_powergrid__drop__worst__net:VPWR": 0.00120749, "design_powergrid__voltage__worst__net:VGND": 0.00118626, "design_powergrid__drop__worst__net:VGND": 0.00118626, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000296, "ir__drop__worst": 0.00121, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}