{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 16:38:05 2019 " "Info: Processing started: Sat May 25 16:38:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tx -c Tx " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Tx -c Tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tx-arch " "Info: Found design unit 1: Tx-arch" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Tx " "Info: Found entity 1: Tx" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manchester_comb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file manchester_comb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 manchester_comb-arch " "Info: Found design unit 1: manchester_comb-arch" {  } { { "manchester_comb.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/manchester_comb.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 manchester_comb " "Info: Found entity 1: manchester_comb" {  } { { "manchester_comb.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/manchester_comb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/MB_Tx.vhd " "Warning: Can't analyze file -- file C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/MB_Tx.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BM_Tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file BM_Tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BM_Tx-arch " "Info: Found design unit 1: BM_Tx-arch" {  } { { "BM_Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/BM_Tx.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BM_Tx " "Info: Found entity 1: BM_Tx" {  } { { "BM_Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/BM_Tx.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tx " "Info: Elaborating entity \"Tx\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full Tx.vhd(23) " "Warning (10036): Verilog HDL or VHDL warning at Tx.vhd(23): object \"full\" assigned a value but never read" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fifo.vhd 2 1 " "Warning: Using design file fifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Info: Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/fifo.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Info: Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:U1 " "Info: Elaborating entity \"fifo\" for hierarchy \"fifo:U1\"" {  } { { "Tx.vhd" "U1" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:U1\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "scfifo_component" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/fifo.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:U1\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/fifo.vhd" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:U1\|scfifo:scfifo_component " "Info: Instantiated megafunction \"fifo:U1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Info: Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Info: Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/fifo.vhd" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9q21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_9q21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9q21 " "Info: Found entity 1: scfifo_9q21" {  } { { "db/scfifo_9q21.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/scfifo_9q21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9q21 fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated " "Info: Elaborating entity \"scfifo_9q21\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_g031.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_g031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_g031 " "Info: Found entity 1: a_dpfifo_g031" {  } { { "db/a_dpfifo_g031.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_dpfifo_g031.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_g031 fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo " "Info: Elaborating entity \"a_dpfifo_g031\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\"" {  } { { "db/scfifo_9q21.tdf" "dpfifo" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/scfifo_9q21.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Info: Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state " "Info: Elaborating entity \"a_fefifo_76e\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_g031.tdf" "fifo_state" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_dpfifo_g031.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rk7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rk7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rk7 " "Info: Found entity 1: cntr_rk7" {  } { { "db/cntr_rk7.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/cntr_rk7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rk7 fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state\|cntr_rk7:count_usedw " "Info: Elaborating entity \"cntr_rk7\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state\|cntr_rk7:count_usedw\"" {  } { { "db/a_fefifo_76e.tdf" "count_usedw" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_fefifo_76e.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_uu01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_uu01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_uu01 " "Info: Found entity 1: dpram_uu01" {  } { { "db/dpram_uu01.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/dpram_uu01.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_uu01 fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram " "Info: Elaborating entity \"dpram_uu01\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\"" {  } { { "db/a_dpfifo_g031.tdf" "FIFOram" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_dpfifo_g031.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2tj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2tj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2tj1 " "Info: Found entity 1: altsyncram_2tj1" {  } { { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2tj1 fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2 " "Info: Elaborating entity \"altsyncram_2tj1\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\"" {  } { { "db/dpram_uu01.tdf" "altsyncram2" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/dpram_uu01.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fkb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fkb " "Info: Found entity 1: cntr_fkb" {  } { { "db/cntr_fkb.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/cntr_fkb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fkb fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:rd_ptr_count " "Info: Elaborating entity \"cntr_fkb\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:rd_ptr_count\"" {  } { { "db/a_dpfifo_g031.tdf" "rd_ptr_count" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_dpfifo_g031.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manchester_comb manchester_comb:U2 " "Info: Elaborating entity \"manchester_comb\" for hierarchy \"manchester_comb:U2\"" {  } { { "Tx.vhd" "U2" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1587 " "Info: Implemented 1587 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1557 " "Info: Implemented 1557 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 16:38:18 2019 " "Info: Processing ended: Sat May 25 16:38:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 16:38:22 2019 " "Info: Processing started: Sat May 25 16:38:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Tx -c Tx " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Tx -c Tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Tx EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Tx" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "Warning: No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tx " "Info: Pin Tx not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Tx } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tx } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "empty_out " "Info: Pin empty_out not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { empty_out } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 13 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { empty_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_out " "Info: Pin rd_out not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rd_out } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 13 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[0\] " "Info: Pin fifo_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[0] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[1\] " "Info: Pin fifo_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[1] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[2\] " "Info: Pin fifo_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[2] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[3\] " "Info: Pin fifo_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[3] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[4\] " "Info: Pin fifo_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[4] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[5\] " "Info: Pin fifo_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[5] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[6\] " "Info: Pin fifo_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[6] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_out\[7\] " "Info: Pin fifo_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fifo_out[7] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r " "Info: Pin r not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { r } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "h " "Info: Pin h not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { h } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr " "Info: Pin wr not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { wr } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 10 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[0\] " "Info: Pin Din\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Din[0] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[1\] " "Info: Pin Din\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Din[1] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[2\] " "Info: Pin Din\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Din[2] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[3\] " "Info: Pin Din\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Din[3] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[4\] " "Info: Pin Din\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Din[4] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[5\] " "Info: Pin Din\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Din[5] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[6\] " "Info: Pin Din\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Din[6] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[7\] " "Info: Pin Din\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Din[7] } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "h (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node h (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { h } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node r (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start " "Info: Destination node start" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 25 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rd " "Info: Destination node rd" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Tx~4 " "Info: Destination node Tx~4" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tx~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { r } } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 3.3V 9 11 0 " "Info: Number of I/O pins in group: 20 (unused VREF, 3.3V VCCIO, 9 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register reg4\[9\] register counter\[4\] -3.73 ns " "Info: Slack time is -3.73 ns between source register \"reg4\[9\]\" and destination register \"counter\[4\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"h\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns h 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns h~clkctrl 2 COMB Unassigned 1616 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 1616; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns counter\[4\] 3 REG Unassigned 6 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'counter\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { h~clkctrl counter[4] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.443 ns   Longest register " "Info:   Longest clock path from clock \"h\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns h 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns h~clkctrl 2 COMB Unassigned 1616 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 1616; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns counter\[4\] 3 REG Unassigned 6 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'counter\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { h~clkctrl counter[4] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"h\" to source register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns h 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns h~clkctrl 2 COMB Unassigned 1616 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 1616; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns reg4\[9\] 3 REG Unassigned 1 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'reg4\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { h~clkctrl reg4[9] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 2.443 ns   Longest register " "Info:   Longest clock path from clock \"h\" to source register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns h 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns h~clkctrl 2 COMB Unassigned 1616 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 1616; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns reg4\[9\] 3 REG Unassigned 1 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'reg4\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { h~clkctrl reg4[9] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns   " "Info:   Micro clock to output delay of source is 0.094 ns" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.546 ns - Longest register register " "Info: - Longest register to register delay is 4.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg4\[9\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'reg4\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[9] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.272 ns) 0.978 ns Equal2~4 2 COMB Unassigned 1 " "Info: 2: + IC(0.706 ns) + CELL(0.272 ns) = 0.978 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Equal2~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { reg4[9] Equal2~4 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.053 ns) 1.923 ns Equal2~2 3 COMB Unassigned 8 " "Info: 3: + IC(0.892 ns) + CELL(0.053 ns) = 1.923 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'Equal2~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Equal2~4 Equal2~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.272 ns) 2.976 ns counter\[6\]~35 4 COMB Unassigned 7 " "Info: 4: + IC(0.781 ns) + CELL(0.272 ns) = 2.976 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'counter\[6\]~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { Equal2~2 counter[6]~35 } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.746 ns) 4.546 ns counter\[4\] 5 REG Unassigned 6 " "Info: 5: + IC(0.824 ns) + CELL(0.746 ns) = 4.546 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'counter\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { counter[6]~35 counter[4] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.343 ns ( 29.54 % ) " "Info: Total cell delay = 1.343 ns ( 29.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.203 ns ( 70.46 % ) " "Info: Total interconnect delay = 3.203 ns ( 70.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.546 ns" { reg4[9] Equal2~4 Equal2~2 counter[6]~35 counter[4] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.546 ns" { reg4[9] Equal2~4 Equal2~2 counter[6]~35 counter[4] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.546 ns register register " "Info: Estimated most critical path is register to register delay of 4.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg4\[9\] 1 REG LAB_X22_Y9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y9; Fanout = 1; REG Node = 'reg4\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4[9] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.272 ns) 0.978 ns Equal2~4 2 COMB LAB_X30_Y9 1 " "Info: 2: + IC(0.706 ns) + CELL(0.272 ns) = 0.978 ns; Loc. = LAB_X30_Y9; Fanout = 1; COMB Node = 'Equal2~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { reg4[9] Equal2~4 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.053 ns) 1.923 ns Equal2~2 3 COMB LAB_X25_Y9 8 " "Info: 3: + IC(0.892 ns) + CELL(0.053 ns) = 1.923 ns; Loc. = LAB_X25_Y9; Fanout = 8; COMB Node = 'Equal2~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { Equal2~4 Equal2~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.272 ns) 2.976 ns counter\[6\]~35 4 COMB LAB_X21_Y13 7 " "Info: 4: + IC(0.781 ns) + CELL(0.272 ns) = 2.976 ns; Loc. = LAB_X21_Y13; Fanout = 7; COMB Node = 'counter\[6\]~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { Equal2~2 counter[6]~35 } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.746 ns) 4.546 ns counter\[4\] 5 REG LAB_X19_Y9 6 " "Info: 5: + IC(0.824 ns) + CELL(0.746 ns) = 4.546 ns; Loc. = LAB_X19_Y9; Fanout = 6; REG Node = 'counter\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { counter[6]~35 counter[4] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.343 ns ( 29.54 % ) " "Info: Total cell delay = 1.343 ns ( 29.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.203 ns ( 70.46 % ) " "Info: Total interconnect delay = 3.203 ns ( 70.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.546 ns" { reg4[9] Equal2~4 Equal2~2 counter[6]~35 counter[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tx 0 " "Info: Pin \"Tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "empty_out 0 " "Info: Pin \"empty_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_out 0 " "Info: Pin \"rd_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[0\] 0 " "Info: Pin \"fifo_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[1\] 0 " "Info: Pin \"fifo_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[2\] 0 " "Info: Pin \"fifo_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[3\] 0 " "Info: Pin \"fifo_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[4\] 0 " "Info: Pin \"fifo_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[5\] 0 " "Info: Pin \"fifo_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[6\] 0 " "Info: Pin \"fifo_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_out\[7\] 0 " "Info: Pin \"fifo_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.fit.smsg " "Info: Generated suppressed messages file C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 16:38:40 2019 " "Info: Processing ended: Sat May 25 16:38:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 16:38:42 2019 " "Info: Processing started: Sat May 25 16:38:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Tx -c Tx " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Tx -c Tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 16:38:52 2019 " "Info: Processing ended: Sat May 25 16:38:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 16:38:54 2019 " "Info: Processing started: Sat May 25 16:38:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Tx -c Tx --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Tx -c Tx --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "h " "Info: Assuming node \"h\" is an undefined clock" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "h" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "h memory fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 register reg3\[0\] 173.67 MHz 5.758 ns Internal " "Info: Clock \"h\" has Internal fmax of 173.67 MHz between source memory \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0\" and destination register \"reg3\[0\]\" (period= 5.758 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.796 ns + Longest memory register " "Info: + Longest memory to register delay is 2.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 1 MEM M4K_X20_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|q_b\[0\] 2 MEM M4K_X20_Y9 5 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y9; Fanout = 5; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|q_b\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[0] } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.225 ns) 2.641 ns reg3\[0\]~feeder 3 COMB LCCOMB_X19_Y9_N22 1 " "Info: 3: + IC(0.566 ns) + CELL(0.225 ns) = 2.641 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 1; COMB Node = 'reg3\[0\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[0] reg3[0]~feeder } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.796 ns reg3\[0\] 4 REG LCFF_X19_Y9_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 2.796 ns; Loc. = LCFF_X19_Y9_N23; Fanout = 2; REG Node = 'reg3\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { reg3[0]~feeder reg3[0] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.230 ns ( 79.76 % ) " "Info: Total cell delay = 2.230 ns ( 79.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.566 ns ( 20.24 % ) " "Info: Total interconnect delay = 0.566 ns ( 20.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[0] reg3[0]~feeder reg3[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[0] {} reg3[0]~feeder {} reg3[0] {} } { 0.000ns 0.000ns 0.566ns 0.000ns } { 0.000ns 1.850ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.143 ns - Smallest " "Info: - Smallest clock skew is 0.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.461 ns + Shortest register " "Info: + Shortest clock path from clock \"h\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1553 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns reg3\[0\] 3 REG LCFF_X19_Y9_N23 2 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X19_Y9_N23; Fanout = 2; REG Node = 'reg3\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { h~clkctrl reg3[0] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { h h~clkctrl reg3[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { h {} h~combout {} h~clkctrl {} reg3[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 2.318 ns - Longest memory " "Info: - Longest clock path from clock \"h\" to source memory is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1553 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.467 ns) 2.318 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X20_Y9 8 " "Info: 3: + IC(0.654 ns) + CELL(0.467 ns) = 2.318 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 56.99 % ) " "Info: Total cell delay = 1.321 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 43.01 % ) " "Info: Total interconnect delay = 0.997 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { h h~clkctrl reg3[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { h {} h~combout {} h~clkctrl {} reg3[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[0] reg3[0]~feeder reg3[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[0] {} reg3[0]~feeder {} reg3[0] {} } { 0.000ns 0.000ns 0.566ns 0.000ns } { 0.000ns 1.850ns 0.225ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { h h~clkctrl reg3[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { h {} h~combout {} h~clkctrl {} reg3[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:wr_ptr\|safe_q\[0\] wr h 4.456 ns register " "Info: tsu for register \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:wr_ptr\|safe_q\[0\]\" (data pin = \"wr\", clock pin = \"h\") is 4.456 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.836 ns + Longest pin register " "Info: + Longest pin to register delay is 6.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns wr 1 PIN PIN_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 3; PIN Node = 'wr'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.288 ns) + CELL(0.228 ns) 5.370 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|valid_wreq 2 COMB LCCOMB_X25_Y9_N14 24 " "Info: 2: + IC(4.288 ns) + CELL(0.228 ns) = 5.370 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 24; COMB Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|valid_wreq'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.516 ns" { wr fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_g031.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_dpfifo_g031.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.746 ns) 6.836 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:wr_ptr\|safe_q\[0\] 3 REG LCFF_X21_Y8_N17 3 " "Info: 3: + IC(0.720 ns) + CELL(0.746 ns) = 6.836 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 3; REG Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:wr_ptr\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|valid_wreq fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_fkb.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/cntr_fkb.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.828 ns ( 26.74 % ) " "Info: Total cell delay = 1.828 ns ( 26.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.008 ns ( 73.26 % ) " "Info: Total interconnect delay = 5.008 ns ( 73.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { wr fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|valid_wreq fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { wr {} wr~combout {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|valid_wreq {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] {} } { 0.000ns 0.000ns 4.288ns 0.720ns } { 0.000ns 0.854ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_fkb.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/cntr_fkb.tdf" 68 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"h\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1553 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:wr_ptr\|safe_q\[0\] 3 REG LCFF_X21_Y8_N17 3 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 3; REG Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:wr_ptr\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_fkb.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/cntr_fkb.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { wr fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|valid_wreq fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { wr {} wr~combout {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|valid_wreq {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] {} } { 0.000ns 0.000ns 4.288ns 0.720ns } { 0.000ns 0.854ns 0.228ns 0.746ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "h fifo_out\[5\] fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 8.257 ns memory " "Info: tco from clock \"h\" to destination pin \"fifo_out\[5\]\" through memory \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0\" is 8.257 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 2.318 ns + Longest memory " "Info: + Longest clock path from clock \"h\" to source memory is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1553 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.467 ns) 2.318 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X20_Y9 8 " "Info: 3: + IC(0.654 ns) + CELL(0.467 ns) = 2.318 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 56.99 % ) " "Info: Total cell delay = 1.321 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 43.01 % ) " "Info: Total interconnect delay = 0.997 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.803 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 1 MEM M4K_X20_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|q_b\[5\] 2 MEM M4K_X20_Y9 5 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y9; Fanout = 5; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|q_b\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[5] } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(1.998 ns) 5.803 ns fifo_out\[5\] 3 PIN PIN_B12 0 " "Info: 3: + IC(1.955 ns) + CELL(1.998 ns) = 5.803 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'fifo_out\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[5] fifo_out[5] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.848 ns ( 66.31 % ) " "Info: Total cell delay = 3.848 ns ( 66.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.955 ns ( 33.69 % ) " "Info: Total interconnect delay = 1.955 ns ( 33.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.803 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[5] fifo_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.803 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[5] {} fifo_out[5] {} } { 0.000ns 0.000ns 1.955ns } { 0.000ns 1.850ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.803 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[5] fifo_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.803 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[5] {} fifo_out[5] {} } { 0.000ns 0.000ns 1.955ns } { 0.000ns 1.850ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~porta_datain_reg5 Din\[5\] h -2.355 ns memory " "Info: th for memory \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~porta_datain_reg5\" (data pin = \"Din\[5\]\", clock pin = \"h\") is -2.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.332 ns + Longest memory " "Info: + Longest clock path from clock \"h\" to destination memory is 2.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1553 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.481 ns) 2.332 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~porta_datain_reg5 3 MEM M4K_X20_Y9 1 " "Info: 3: + IC(0.654 ns) + CELL(0.481 ns) = 2.332 ns; Loc. = M4K_X20_Y9; Fanout = 1; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~porta_datain_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.25 % ) " "Info: Total cell delay = 1.335 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 42.75 % ) " "Info: Total interconnect delay = 0.997 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.890 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns Din\[5\] 1 PIN PIN_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N16; Fanout = 1; PIN Node = 'Din\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[5] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.014 ns) + CELL(0.096 ns) 4.890 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~porta_datain_reg5 2 MEM M4K_X20_Y9 1 " "Info: 2: + IC(4.014 ns) + CELL(0.096 ns) = 4.890 ns; Loc. = M4K_X20_Y9; Fanout = 1; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~porta_datain_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.110 ns" { Din[5] fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.876 ns ( 17.91 % ) " "Info: Total cell delay = 0.876 ns ( 17.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.014 ns ( 82.09 % ) " "Info: Total interconnect delay = 4.014 ns ( 82.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { Din[5] fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.890 ns" { Din[5] {} Din[5]~combout {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 4.014ns } { 0.000ns 0.780ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { Din[5] fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.890 ns" { Din[5] {} Din[5]~combout {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 4.014ns } { 0.000ns 0.780ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 16:39:00 2019 " "Info: Processing ended: Sat May 25 16:39:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
