/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

#ifndef _DT_BINDINGS_CLK_MT6879_H
#define _DT_BINDINGS_CLK_MT6879_H

/* TOPCKGEN */
#define CLK_TOP_AXI_SEL					0
#define CLK_TOP_AXIP_SEL				1
#define CLK_TOP_AXI_U_SEL				2
#define CLK_TOP_BUS_AXIMEM_SEL				3
#define CLK_TOP_DISP0_SEL				4
#define CLK_TOP_MDP0_SEL				5
#define CLK_TOP_MMINFRA_SEL				6
#define CLK_TOP_MMUP_SEL				7
#define CLK_TOP_DSP_SEL					8
#define CLK_TOP_DSP1_SEL				9
#define CLK_TOP_DSP2_SEL				10
#define CLK_TOP_DSP3_SEL				11
#define CLK_TOP_DSP4_SEL				12
#define CLK_TOP_DSP5_SEL				13
#define CLK_TOP_DSP6_SEL				14
#define CLK_TOP_DSP7_SEL				15
#define CLK_TOP_IPU_IF_SEL				16
#define CLK_TOP_CAMTG_SEL				17
#define CLK_TOP_CAMTG2_SEL				18
#define CLK_TOP_CAMTG3_SEL				19
#define CLK_TOP_CAMTG4_SEL				20
#define CLK_TOP_CAMTG5_SEL				21
#define CLK_TOP_CAMTG6_SEL				22
#define CLK_TOP_UART_SEL				23
#define CLK_TOP_SPI_SEL					24
#define CLK_TOP_MSDC_MACRO_SEL				25
#define CLK_TOP_MSDC30_1_SEL				26
#define CLK_TOP_AUDIO_SEL				27
#define CLK_TOP_AUD_INTBUS_SEL				28
#define CLK_TOP_ATB_SEL					29
#define CLK_TOP_DISP_PWM_SEL				30
#define CLK_TOP_USB_TOP_SEL				31
#define CLK_TOP_USB_XHCI_SEL				32
#define CLK_TOP_I2C_SEL					33
#define CLK_TOP_SENINF_SEL				34
#define CLK_TOP_SENINF1_SEL				35
#define CLK_TOP_SENINF2_SEL				36
#define CLK_TOP_SENINF3_SEL				37
#define CLK_TOP_DXCC_SEL				38
#define CLK_TOP_AUD_ENGEN1_SEL				39
#define CLK_TOP_AUD_ENGEN2_SEL				40
#define CLK_TOP_AES_UFSFDE_SEL				41
#define CLK_TOP_U_SEL					42
#define CLK_TOP_U_MBIST_SEL				43
#define CLK_TOP_AUD_1_SEL				44
#define CLK_TOP_AUD_2_SEL				45
#define CLK_TOP_ADSP_SEL				46
#define CLK_TOP_DPMAIF_MAIN_SEL				47
#define CLK_TOP_VENC_SEL				48
#define CLK_TOP_VDEC_SEL				49
#define CLK_TOP_PWM_SEL					50
#define CLK_TOP_AUDIO_H_SEL				51
#define CLK_TOP_MCUPM_SEL				52
#define CLK_TOP_MEM_SUB_SEL				53
#define CLK_TOP_MEM_SUBP_SEL				54
#define CLK_TOP_MEM_SUB_U_SEL				55
#define CLK_TOP_EMI_N_SEL				56
#define CLK_TOP_DSI_OCC_SEL				57
#define CLK_TOP_CCU_AHB_SEL				58
#define CLK_TOP_AP2CONN_HOST_SEL			59
#define CLK_TOP_MCU_ACP_SEL				60
#define CLK_TOP_DPI_SEL					61
#define CLK_TOP_IMG1_SEL				62
#define CLK_TOP_IPE_SEL					63
#define CLK_TOP_CAM_SEL					64
#define CLK_TOP_CCUSYS_SEL				65
#define CLK_TOP_CAMTM_SEL				66
#define CLK_TOP_APLL_I2S0_MCK_SEL			67
#define CLK_TOP_APLL_I2S1_MCK_SEL			68
#define CLK_TOP_APLL_I2S2_MCK_SEL			69
#define CLK_TOP_APLL_I2S3_MCK_SEL			70
#define CLK_TOP_APLL_I2S4_MCK_SEL			71
#define CLK_TOP_APLL_I2S5_MCK_SEL			72
#define CLK_TOP_APLL_I2S6_MCK_SEL			73
#define CLK_TOP_APLL_I2S7_MCK_SEL			74
#define CLK_TOP_APLL_I2S8_MCK_SEL			75
#define CLK_TOP_APLL_I2S9_MCK_SEL			76
#define CLK_TOP_APLL12_CK_DIV0				77
#define CLK_TOP_APLL12_CK_DIV1				78
#define CLK_TOP_APLL12_CK_DIV2				79
#define CLK_TOP_APLL12_CK_DIV3				80
#define CLK_TOP_APLL12_CK_DIV4				81
#define CLK_TOP_APLL12_CK_DIVB				82
#define CLK_TOP_APLL12_CK_DIV5				83
#define CLK_TOP_APLL12_CK_DIV6				84
#define CLK_TOP_APLL12_CK_DIV7				85
#define CLK_TOP_APLL12_CK_DIV8				86
#define CLK_TOP_APLL12_CK_DIV9				87
#define CLK_TOP_MAINPLL_D3				88
#define CLK_TOP_MAINPLL_D4				89
#define CLK_TOP_MAINPLL_D4_D2				90
#define CLK_TOP_MAINPLL_D4_D4				91
#define CLK_TOP_MAINPLL_D4_D8				92
#define CLK_TOP_MAINPLL_D4_D16				93
#define CLK_TOP_MAINPLL_D5				94
#define CLK_TOP_MAINPLL_D5_D2				95
#define CLK_TOP_MAINPLL_D5_D4				96
#define CLK_TOP_MAINPLL_D5_D8				97
#define CLK_TOP_MAINPLL_D6				98
#define CLK_TOP_MAINPLL_D6_D2				99
#define CLK_TOP_MAINPLL_D6_D4				100
#define CLK_TOP_MAINPLL_D6_D8				101
#define CLK_TOP_MAINPLL_D7				102
#define CLK_TOP_MAINPLL_D7_D2				103
#define CLK_TOP_MAINPLL_D7_D4				104
#define CLK_TOP_MAINPLL_D7_D8				105
#define CLK_TOP_MAINPLL_D9				106
#define CLK_TOP_UNIVPLL_D3				107
#define CLK_TOP_UNIVPLL_D4				108
#define CLK_TOP_UNIVPLL_D4_D2				109
#define CLK_TOP_UNIVPLL_D4_D4				110
#define CLK_TOP_UNIVPLL_D4_D8				111
#define CLK_TOP_UNIVPLL_D5				112
#define CLK_TOP_UNIVPLL_D5_D2				113
#define CLK_TOP_UNIVPLL_D5_D4				114
#define CLK_TOP_UNIVPLL_D6				115
#define CLK_TOP_UNIVPLL_D6_D2				116
#define CLK_TOP_UNIVPLL_D6_D4				117
#define CLK_TOP_UNIVPLL_D6_D8				118
#define CLK_TOP_UNIVPLL_D6_D16				119
#define CLK_TOP_UNIVPLL_D7				120
#define CLK_TOP_UNIVPLL_D7_D2				121
#define CLK_TOP_UNIVPLL_192M				122
#define CLK_TOP_UNIVPLL_192M_D2				123
#define CLK_TOP_UNIVPLL_192M_D4				124
#define CLK_TOP_UNIVPLL_192M_D8				125
#define CLK_TOP_UNIVPLL_192M_D10			126
#define CLK_TOP_UNIVPLL_192M_D16			127
#define CLK_TOP_UNIVPLL_192M_D32			128
#define CLK_TOP_APLL1					129
#define CLK_TOP_APLL1_D2				130
#define CLK_TOP_APLL1_D4				131
#define CLK_TOP_APLL1_D8				132
#define CLK_TOP_APLL2					133
#define CLK_TOP_APLL2_D2				134
#define CLK_TOP_APLL2_D4				135
#define CLK_TOP_APLL2_D8				136
#define CLK_TOP_ADSPPLL					137
#define CLK_TOP_EMIPLL					138
#define CLK_TOP_IMGPLL_D2				139
#define CLK_TOP_IMGPLL_D5				140
#define CLK_TOP_MMPLL_D4				141
#define CLK_TOP_MMPLL_D4_D2				142
#define CLK_TOP_MMPLL_D5				143
#define CLK_TOP_MMPLL_D5_D2				144
#define CLK_TOP_MMPLL_D6				145
#define CLK_TOP_MMPLL_D6_D2				146
#define CLK_TOP_MMPLL_D7				147
#define CLK_TOP_MMPLL_D9				148
#define CLK_TOP_TVDPLL					149
#define CLK_TOP_TVDPLL_D2				150
#define CLK_TOP_TVDPLL_D4				151
#define CLK_TOP_TVDPLL_D8				152
#define CLK_TOP_TVDPLL_D16				153
#define CLK_TOP_MSDCPLL					154
#define CLK_TOP_MSDCPLL_D2				155
#define CLK_TOP_CLKRTC					156
#define CLK_TOP_TCK_26M_MX9				157
#define CLK_TOP_F26M_CK_D2				158
#define CLK_TOP_OSC					159
#define CLK_TOP_OSC_D2					160
#define CLK_TOP_OSC_D4					161
#define CLK_TOP_OSC_D7					162
#define CLK_TOP_OSC_D8					163
#define CLK_TOP_OSC_D16					164
#define CLK_TOP_OSC_D10					165
#define CLK_TOP_ULPOSC					166
#define CLK_TOP_F26M					167
#define CLK_TOP_RTC					168
#define CLK_TOP_AXI					169
#define P						170
#define CLK_TOP_AXI_UFS					171
#define CLK_TOP_DISP0					172
#define CLK_TOP_MDP0					173
#define CLK_TOP_MMINFRA					174
#define CLK_TOP_DSP					175
#define CLK_TOP_DSP1					176
#define CLK_TOP_DSP4					177
#define CLK_TOP_UART					178
#define CLK_TOP_SPI					179
#define CLK_TOP_MSDC_MACRO				180
#define CLK_TOP_MSDC30_1				181
#define CLK_TOP_AUDIO					182
#define CLK_TOP_DISP_PWM				183
#define CLK_TOP_USB_TOP					184
#define CLK_TOP_USB_XHCI				185
#define CLK_TOP_I2C					186
#define CLK_TOP_DXCC					187
#define CLK_TOP_AUD_ENGEN1				188
#define CLK_TOP_AUD_ENGEN2				189
#define CLK_TOP_AES_UFSFDE				190
#define CLK_TOP_UFS					191
#define CLK_TOP_AUD_1					192
#define CLK_TOP_ADSP					193
#define CLK_TOP_DPMAIF_MAIN				194
#define CLK_TOP_VENC					195
#define CLK_TOP_VDEC					196
#define CLK_TOP_PWM					197
#define CLK_TOP_AUDIO_H					198
#define CLK_TOP_MEM_SUB					199
#define CLK_TOP_EMI_N					200
#define CLK_TOP_DSI_OCC					201
#define CLK_TOP_CCU_AHB					202
#define CLK_TOP_DPI					203
#define CLK_TOP_IMG1					204
#define CLK_TOP_IPE					205
#define CLK_TOP_CAM					206
#define CLK_TOP_CCUSYS					207
#define CLK_TOP_CAMTM					208
#define CLK_TOP_U_TICK1US				209
#define CLK_TOP_MD_32K					210
#define CLK_TOP_MD_26M					211
#define CLK_TOP_NR_CLK					212

/* INFRACFG_AO */
#define CLK_IFRAO_BUS_HRE				0
#define CLK_IFRAO_INFRA_DCM_RG_FORCE			1
#define CLK_IFRAO_THERM					2
#define CLK_IFRAO_TRNG					3
#define CLK_IFRAO_CPUM					4
#define CLK_IFRAO_CCIF1_AP				5
#define CLK_IFRAO_CCIF1_MD				6
#define CLK_IFRAO_CCIF_AP				7
#define CLK_IFRAO_DEBUGSYS				8
#define CLK_IFRAO_CCIF_MD				9
#define CLK_IFRAO_DXCC_SEC_CORE				10
#define CLK_IFRAO_DXCC_AO				11
#define CLK_IFRAO_DBG_TRACE				12
#define CLK_IFRAO_CLDMA_BCLK				13
#define CLK_IFRAO_CQ_DMA				14
#define CLK_IFRAO_CCIF5_AP				15
#define CLK_IFRAO_CCIF5_MD				16
#define CLK_IFRAO_CCIF2_AP				17
#define CLK_IFRAO_CCIF2_MD				18
#define CLK_IFRAO_CCIF3_AP				19
#define CLK_IFRAO_CCIF3_MD				20
#define CLK_IFRAO_FBIST2FPC				21
#define CLK_IFRAO_DEVICE_APC_SYNC			22
#define CLK_IFRAO_DPMAIF_MAIN				23
#define CLK_IFRAO_CCIF4_AP				24
#define CLK_IFRAO_CCIF4_MD				25
#define CLK_IFRAO_RG_MMW_DPMAIF26M_CK			26
#define CLK_IFRAO_RG_MEM_SUB_CK				27
#define CLK_IFRAOP_DCM_RG_FORCE				28
#define CLK_IFRAO_NR_CLK				29

/* APMIXEDSYS */
#define CLK_APMIXED_ARMPLL_LL				0
#define CLK_APMIXED_ARMPLL_BL				1
#define CLK_APMIXED_ARMPLL_B				2
#define CLK_APMIXED_CCIPLL				3
#define CLK_APMIXED_MAINPLL				4
#define CLK_APMIXED_UNIVPLL				5
#define CLK_APMIXED_MSDCPLL				6
#define CLK_APMIXED_MMPLL				7
#define CLK_APMIXED_ADSPPLL				8
#define CLK_APMIXED_TVDPLL				9
#define CLK_APMIXED_APLL1				10
#define CLK_APMIXED_APLL2				11
#define CLK_APMIXED_MPLL				12
#define CLK_APMIXED_EMIPLL				13
#define CLK_APMIXED_IMGPLL				14
#define CLK_APMIXED_USBPLL				15
#define CLK_APMIXED_NR_CLK				16

/* NEMI_REG */
#define CLK_NEMI_REG_BUS_MON_MODE			0
#define CLK_NEMI_REG_NR_CLK				1

/* NRL2_DPMAIF_AP_MISC_CFG */
#define CLK_DPMA_MAS_BUS_DIS				0
#define CLK_DPMA_SLV_BUS_DIS				1
#define CLK_DPMA_SRAM_DIS				2
#define CLK_DPMA_DL_DIS					3
#define CLK_DPMA_UL_DIS					4
#define CLK_DPMA_APB_DIS				5
#define CLK_DPMA_MAS_BUS				6
#define CLK_DPMA_SLV_BUS				7
#define CLK_DPMA_SRAM					8
#define CLK_DPMA_DL					9
#define CLK_DPMA_UL					10
#define CLK_DPMA_NR_CLK					11

/* IMP_IIC_WRAP */
#define CLK_IMP_AP_CLOCK_I2C10				0
#define CLK_IMP_AP_CLOCK_I2C11				1
#define CLK_IMP_AP_CLOCK_I2C2				2
#define CLK_IMP_AP_CLOCK_I2C4				3
#define CLK_IMP_AP_CLOCK_I2C9				4
#define CLK_IMP_AP_CLOCK_I2C3				5
#define CLK_IMP_AP_CLOCK_I2C5				6
#define CLK_IMP_AP_CLOCK_I2C7				7
#define CLK_IMP_AP_CLOCK_I2C8				8
#define CLK_IMP_AP_CLOCK_I2C0				9
#define CLK_IMP_AP_CLOCK_I2C1				10
#define CLK_IMP_AP_CLOCK_I2C6				11
#define CLK_IMP_NR_CLK					12

/* PERICFG_AO */
#define CLK_PERAOP_UART0				0
#define CLK_PERAOP_UART1				1
#define CLK_PERAOP_UART2				2
#define CLK_PERAOP_PWM_HCLK				3
#define CLK_PERAOP_PWM_BCLK				4
#define CLK_PERAOP_PWM_FBCLK1				5
#define CLK_PERAOP_PWM_FBCLK2				6
#define CLK_PERAOP_PWM_FBCLK3				7
#define CLK_PERAOP_PWM_FBCLK4				8
#define CLK_PERAOP_BTIF_BCLK				9
#define CLK_PERAOP_DISP_PWM0				10
#define CLK_PERAOP_SPI0_BCLK				11
#define CLK_PERAOP_SPI1_BCLK				12
#define CLK_PERAOP_SPI2_BCLK				13
#define CLK_PERAOP_SPI3_BCLK				14
#define CLK_PERAOP_SPI4_BCLK				15
#define CLK_PERAOP_SPI5_BCLK				16
#define CLK_PERAOP_SPI6_BCLK				17
#define CLK_PERAOP_SPI7_BCLK				18
#define CLK_PERAOP_SPI0_HCLK				19
#define CLK_PERAOP_SPI1_HCLK				20
#define CLK_PERAOP_SPI2_HCLK				21
#define CLK_PERAOP_SPI3_HCLK				22
#define CLK_PERAOP_SPI4_HCLK				23
#define CLK_PERAOP_SPI5_HCLK				24
#define CLK_PERAOP_SPI6_HCLK				25
#define CLK_PERAOP_SPI7_HCLK				26
#define CLK_PERAOP_IIC					27
#define CLK_PERAOP_APDMA				28
#define CLK_PERAOP_USB_PCLK				29
#define CLK_PERAOP_USB_REF				30
#define CLK_PERAOP_USB_FRMCNT				31
#define CLK_PERAOP_UART0_SEN				32
#define CLK_PERAOP_USB_PHY				33
#define CLK_PERAOP_USB_SYS				34
#define CLK_PERAOP_USB_XHCI				35
#define CLK_PERAOP_USB_DMA_BUS				36
#define CLK_PERAOP_USB_MCU_BUS				37
#define CLK_PERAOP_MSDC1				38
#define CLK_PERAOP_MSDC1_HCLK				39
#define CLK_PERAOP_USB_PHY_SEN				40
#define CLK_PERAOP_USB_SYS_SEN				41
#define CLK_PERAOP_USB_XHCI_SEN				42
#define CLK_PERAOP_USB_DMA_B				43
#define CLK_PERAOP_USB_MCU_B				44
#define CLK_PERAOP_MSDC1_SEN				45
#define CLK_PERAOP_MSDC1_HCLK_SEN			46
#define CLK_PERAO_NR_CLK				47

/* SSUSB_DEVICE */
#define CLK_USB_D_DMA_B					0
#define CLK_USB_D_NR_CLK				1

/* SSUSB_SIFSLV_IPPC */
#define CLK_USB_S_USB_IP_DMA_B				0
#define CLK_USB_S_USB_U2_P				1
#define CLK_USB_S_USB_U3_P				2
#define CLK_USB_S_NR_CLK				3

/* UFS_AO_CONFIG */
#define CLK_UFSAO_PERI2UFS_0C				0
#define CLK_UFSAO_U_PHY_SAP_0C				1
#define CLK_UFSAO_U_PHY_TOP_AHB_S_0C			2
#define CLK_UFSAO_U_TX_SYMBOL_0C			3
#define CLK_UFSAO_U_RX_SYMBOL_0C			4
#define CLK_UFSAO_U_RX_SYM1_0C				5
#define CLK_UFSAO_PERI2UFS_0				6
#define CLK_UFSAO_U_PHY_SAP_0				7
#define CLK_UFSAO_U_PHY_TOP_AHB_S_0			8
#define CLK_UFSAO_U_TX_SYMBOL_0				9
#define CLK_UFSAO_U_RX_SYMBOL_0				10
#define CLK_UFSAO_U_RX_SYM1_0				11
#define CLK_UFSAO_NR_CLK				12

/* UFS_PDN_CFG */
#define CLK_UFSPDN_UFS2PERI_GLAS_AXI_CON_0		0
#define CLK_UFSPDN_UNIPRO_SYSCLK_CON_0			1
#define CLK_UFSPDN_UNIPRO_TICK1US_CON_0			2
#define CLK_UFSPDN_U_CK_CON_0				3
#define CLK_UFSPDN_AES_UFSFDE_CK_CON_0			4
#define CLK_UFSPDN_U_TICK1US_CK_CON_0			5
#define CLK_UFSPDN_RG_66M_UFSHCI_TOP_HCLK_CK_CON_0	6
#define CLK_UFSPDN_UFSCI_TOP_FMEM_SUB_CK_CON_0		7
#define CLK_UFSPDN_UFS2PERI_GLAS_AXI_SET_0		8
#define CLK_UFSPDN_UNIPRO_SYSCLK_SET_0			9
#define CLK_UFSPDN_UNIPRO_TICK1US_SET_0			10
#define CLK_UFSPDN_U_CK_SET_0				11
#define CLK_UFSPDN_AES_UFSFDE_CK_SET_0			12
#define CLK_UFSPDN_U_TICK1US_CK_SET_0			13
#define CLK_UFSPDN_RG_66M_UFSHCI_TOP_HCLK_CK_SET_0	14
#define CLK_UFSPDN_UFSCI_TOP_FMEM_SUB_CK_SET_0		15
#define CLK_UFSPDN_NR_CLK				16

/* MFG_PLL_CTRL */
#define CLK_MFG_AO_MFGPLL				0
#define CLK_MFG_AO_MFGSCPLL				1
#define CLK_MFG_AO_NR_CLK				2

/* MFG_TOP_CONFIG */
#define CLK_MFGCFG_BG3D					0
#define CLK_MFGCFG_NR_CLK				1

/* DISPSYS_CONFIG */
#define CLK_MM_DISP_MUTEX0				0
#define CLK_MM_DISP_OVL0				1
#define CLK_MM_DISP_MERGE0				2
#define CLK_MM_DISP_FAKE_ENG0				3
#define CLK_MM_DISP_INLINEROT0				4
#define CLK_MM_DISP_WDMA0				5
#define CLK_MM_DISP_FAKE_ENG1				6
#define CLK_MM_DISP_DPI0				7
#define CLK_MM_DISP_OVL0_2L_NWCG			8
#define CLK_MM_DISP_RDMA0				9
#define CLK_MM_DISP_RDMA1				10
#define CLK_MM_DISP_RSZ0				11
#define CLK_MM_DISP_COLOR0				12
#define CLK_MM_DISP_CCORR0				13
#define CLK_MM_DISP_CCORR1				14
#define CLK_MM_DISP_AAL0				15
#define CLK_MM_DISP_GAMMA0				16
#define CLK_MM_DISP_POSTMASK0				17
#define CLK_MM_DISP_DITHER0				18
#define CLK_MM_DISP_CM0					19
#define CLK_MM_DISP_SPR0				20
#define CLK_MM_DISP_DSC_WRAP0				21
#define CLK_MM_DISP_DSI0				22
#define CLK_MM_DISP_UFBC_WDMA0				23
#define CLK_MM_DISP_WDMA1				24
#define CLK_MM_DISPSYS_CONFIG				25
#define CLK_MM_DISP_TDSHP0				26
#define CLK_MM_DISP_C3D0				27
#define CLK_MM_DISP_Y2R0				28
#define CLK_MM_DISP_CHIST0				29
#define CLK_MM_DISP_OVL0_2L				30
#define CLK_MM_DISP_DLI_ASYNC3				31
#define CLK_MM_DISP_DL0_ASYNC3				32
#define CLK_MM_SMI_LARB					33
#define CLK_MM_DSI_CLK					34
#define CLK_MM_DPI_CLK					35
#define CLK_MM_NR_CLK					36

/* IMGSYS_MAIN */
#define CLK_IMG_LARB9					0
#define CLK_IMG_TRAW0					1
#define CLK_IMG_TRAW1					2
#define CLK_IMG_VCORE_GALS				3
#define CLK_IMG_DIP0					4
#define CLK_IMG_WPE0					5
#define CLK_IMG_IPE					6
#define CLK_IMG_WPE1					7
#define CLK_IMG_WPE2					8
#define CLK_IMG_GALS					9
#define CLK_IMG_NR_CLK					10

/* DIP_TOP_DIP1 */
#define CLK_DIP_TOP_DIP1_LARB10				0
#define CLK_DIP_TOP_DIP1_DIP_TOP			1
#define CLK_DIP_TOP_DIP1_NR_CLK				2

/* DIP_NR_DIP1 */
#define CLK_DIP_NR_DIP1_LARB15				0
#define CLK_DIP_NR_DIP1_DIP_NR				1
#define CLK_DIP_NR_DIP1_NR_CLK				2

/* WPE1_DIP1 */
#define CLK_WPE1_DIP1_LARB11				0
#define CLK_WPE1_DIP1_WPE				1
#define CLK_WPE1_DIP1_NR_CLK				2

/* IPESYS */
#define CLK_IPE_DPE					0
#define CLK_IPE_FDVT					1
#define CLK_IPE_ME					2
#define CLK_IPESYS_TOP					3
#define CLK_IPE_SMI_LARB12				4
#define CLK_IPE_NR_CLK					5

/* WPE2_DIP1 */
#define CLK_WPE2_DIP1_LARB11				0
#define CLK_WPE2_DIP1_WPE				1
#define CLK_WPE2_DIP1_NR_CLK				2

/* WPE3_DIP1 */
#define CLK_WPE3_DIP1_LARB11				0
#define CLK_WPE3_DIP1_WPE				1
#define CLK_WPE3_DIP1_NR_CLK				2

/* VDEC_GCON_BASE */
#define CLK_VDE2_LARB1_CKEN				0
#define CLK_VDE2_LAT_CKEN				1
#define CLK_VDE2_LAT_ACTIVE				2
#define CLK_VDE2_VDEC_CKEN				3
#define CLK_VDE2_VDEC_ACTIVE				4
#define CLK_VDE2_NR_CLK					5

/* VENC_GCON */
#define CLK_VEN1_CKE0_LARB				0
#define CLK_VEN1_CKE1_VENC				1
#define CLK_VEN1_CKE2_JPGENC				2
#define CLK_VEN1_CKE5_GALS				3
#define CLK_VEN1_NR_CLK					4

/* APU_RCX_CONFIG */
#define CLK_APU_RCX_AXI					0
#define CLK_APU_RCX_MNOC				1
#define CLK_APU_RCX_UP					2
#define CLK_APU_RCX_IOMMU_0				3
#define CLK_APU_RCX_IOMMU_1				4
#define CLK_APU_RCX_CPE_26M				5
#define CLK_APU_RCX_EMI_26M				6
#define CLK_APU_RCX_MD32				7
#define CLK_APU_RCX_MD32_32K				8
#define CLK_APU_RCX_CONFIG_NR_CLK			9

/* APU_RCX_VCORE_CONFIG */
#define CLK_APU_RCX_VCORE_AHB				0
#define CLK_APU_RCX_VCORE_AXI				1
#define CLK_APU_RCX_VCORE_ADL				2
#define CLK_APU_RCX_VCORE_QOS				3
#define CLK_APU_RCX_VCORE_CONFIG_NR_CLK			4

/* APU_PLL_CTRL */
#define CLK_APU_AO_APUPLL				0
#define CLK_APU_AO_NPUPLL				1
#define CLK_APU_AO_APUPLL1				2
#define CLK_APU_AO_APUPLL2				3
#define CLK_APU_AO_NR_CLK				4

/* MVPU0_TOP_CONFIG */
#define CLK_MVPU0_TOP_CSR_AXI_M_CK_EN			0
#define CLK_MVPU0_TOP_CSR_JTAG_CK_EN			1
#define CLK_MVPU0_TOP_CSR_AXI_S_CK_EN			2
#define CLK_MVPU0_TOP_CSR_MVPU_L1MC_CK_EN		3
#define CLK_MVPU0_TOP_CSR_MVPU_LDS_CK_EN		4
#define CLK_MVPU0_TOP_CSR_MVPU_VPU_CK_EN		5
#define CLK_MVPU0_TOP_CSR_MVPU_VCU_CK_EN		6
#define CLK_MVPU0_TOP_CSR_MVPU_GLSU_CK_EN		7
#define CLK_MVPU0_TOP_CSR_MVPU_DC_CK_EN			8
#define CLK_MVPU0_TOP_CSR_MVPU_DPCH_CK_EN		9
#define CLK_MVPU0_TOP_CSR_MVPU_RV55_CK_EN		10
#define CLK_MVPU0_TOP_CSR_MVPU_SFU_CK_EN		11
#define CLK_MVPU0_TOP_CSR_MVPU_INFRA_CK_EN		12
#define CLK_MVPU0_TOP_CONFIG_NR_CLK			13

/* APU_DLA_0_CONFIG */
#define CLK_APU_DLA_0_MDLA_CG0				0
#define CLK_APU_DLA_0_MDLA_CG1				1
#define CLK_APU_DLA_0_MDLA_CG2				2
#define CLK_APU_DLA_0_MDLA_CG3				3
#define CLK_APU_DLA_0_MDLA_CG4				4
#define CLK_APU_DLA_0_MDLA_CG5				5
#define CLK_APU_DLA_0_MDLA_CG6				6
#define CLK_APU_DLA_0_MDLA_CG7				7
#define CLK_APU_DLA_0_MDLA_CG8				8
#define CLK_APU_DLA_0_MDLA_CG9				9
#define CLK_APU_DLA_0_MDLA_CG10				10
#define CLK_APU_DLA_0_MDLA_CG11				11
#define CLK_APU_DLA_0_MDLA_CG12				12
#define CLK_APU_DLA_0_APB				13
#define CLK_APU_DLA_0_AXI_M				14
#define CLK_APU_DLA_0_CONFIG_NR_CLK			15

/* APU_ACX_CONFIG */
#define CLK_APU_ACX_AHB					0
#define CLK_APU_ACX_AXI					1
#define CLK_APU_ACX_ISP					2
#define CLK_APU_ACX_CAM_ADL				3
#define CLK_APU_ACX_IMG_ADL				4
#define CLK_APU_ACX_EMI_26M				5
#define CLK_APU_ACX_VPU_UDI				6
#define CLK_APU_ACX_EDMA_0				7
#define CLK_APU_ACX_EDMA_1				8
#define CLK_APU_ACX_EDMAL_0				9
#define CLK_APU_ACX_EDMAL_1				10
#define CLK_APU_ACX_MNOC				11
#define CLK_APU_ACX_TCM					12
#define CLK_APU_ACX_MD32				13
#define CLK_APU_ACX_IOMMU_0				14
#define CLK_APU_ACX_IOMMU_1				15
#define CLK_APU_ACX_MD32_32K				16
#define CLK_APU_ACX_CPE					17
#define CLK_APU_ACX_CONFIG_NR_CLK			18

/* VLP_CKSYS */
#define CLK_VLP_CK_SCP_SEL				0
#define CLK_VLP_CK_PWRAP_ULPOSC_SEL			1
#define CLK_VLP_CK_GPT_BCLK_SEL				2
#define CLK_VLP_CK_DXCC_VLP_SEL				3
#define CLK_VLP_CK_SPMI_P_MST_SEL			4
#define CLK_VLP_CK_SPMI_M_MST_SEL			5
#define CLK_VLP_CK_DVFSRC_SEL				6
#define CLK_VLP_CK_PWM_VLP_SEL				7
#define CLK_VLP_CK_AXI_VLP_SEL				8
#define CLK_VLP_CK_DBGAO_26M_SEL			9
#define CLK_VLP_CK_SYSTIMER_26M_SEL			10
#define CLK_VLP_CK_SSPM_SEL				11
#define CLK_VLP_CK_SSPM_F26M_SEL			12
#define CLK_VLP_CK_APEINT_66M_SEL			13
#define CLK_VLP_CK_SRCK_SEL				14
#define CLK_VLP_CK_SRAMRC_SEL				15
#define CLK_VLP_CK_DXCC_VLP				16
#define CLK_VLP_CK_SSPM					17
#define CLK_VLP_CK_NR_CLK				18

/* CAM_MAIN_R1A */
#define CLK__LARB13_CON					0
#define CLK__LARB14_CON					1
#define CLK__CAM_CON					2
#define CLK__CAM_SUBA_CON				3
#define CLK__CAM_SUBB_CON				4
#define CLK__CAM_SUBC_CON				5
#define CLK__CAM_MRAW_CON				6
#define CLK__CAMTG_CON					7
#define CLK__SENINF_CON					8
#define CLK__GCAMSVA_CON				9
#define CLK__GCAMSVB_CON				10
#define CLK__GCAMSVC_CON				11
#define CLK__GCAMSVD_CON				12
#define CLK__GCAMSVE_CON				13
#define CLK__GCAMSVF_CON				14
#define CLK__GCAMSVG_CON				15
#define CLK__GCAMSVH_CON				16
#define CLK__GCAMSVI_CON				17
#define CLK__GCAMSVJ_CON				18
#define CLK__CAMSV_TOP_CON				19
#define CLK__CAMSV_CQ_A_CON				20
#define CLK__CAMSV_CQ_B_CON				21
#define CLK__CAMSV_CQ_C_CON				22
#define CLK__ADL_CON					23
#define CLK__ASG_CON					24
#define CLK__PDA0_CON					25
#define CLK__PDA1_CON					26
#define CLK__PDA2_CON					27
#define CLK__FAKE_ENG_CON				28
#define CLK__CAM2MM0_GALS_CON				29
#define CLK__CAM2MM1_GALS_CON				30
#define CLK__CAM2SYS_GALS_CON				31
#define CLK_CAM_M_NR_CLK				32

/* CAMSYS_RAWA */
#define CLK_CAM_RA_LARBX				0
#define CLK_CAM_RA_CAM					1
#define CLK_CAM_RA_CAMTG				2
#define CLK_CAM_RA_NR_CLK				3

/* CAMSYS_YUVA */
#define CLK_CAM_YA_LARBX				0
#define CLK_CAM_YA_CAM					1
#define CLK_CAM_YA_CAMTG				2
#define CLK_CAM_YA_NR_CLK				3

/* CAMSYS_RAWB */
#define CLK_CAM_RB_LARBX				0
#define CLK_CAM_RB_CAM					1
#define CLK_CAM_RB_CAMTG				2
#define CLK_CAM_RB_NR_CLK				3

/* CAMSYS_YUVB */
#define CLK_CAM_YB_LARBX				0
#define CLK_CAM_YB_CAM					1
#define CLK_CAM_YB_CAMTG				2
#define CLK_CAM_YB_NR_CLK				3

/* CAMSYS_MRAW */
#define CLK_CAM_MR_LARBX				0
#define CLK_CAM_MR_CAMTG				1
#define CLK_CAM_MR_MRAW0				2
#define CLK_CAM_MR_MRAW1				3
#define CLK_CAM_MR_MRAW2				4
#define CLK_CAM_MR_MRAW3				5
#define CLK_CAM_MR_PDA0					6
#define CLK_CAM_MR_PDA1					7
#define CLK_CAM_MR_NR_CLK				8

/* CCU_MAIN */
#define CLK_CCU_LARB19					0
#define CLK_CCU_AHB					1
#define CLK_CCUSYS_CCU0					2
#define CLK_CCUSYS_CCU1					3
#define CLK_CCU_NR_CLK					4

/* ADSP */
#define CLK_ADSP_CORE0_EN				0
#define CLK_ADSP_CORE0_DBG_EN				1
#define CLK_ADSP_TIMER_EN				2
#define CLK_ADSP_DMA0_EN				3
#define CLK_ADSP_UART_EN				4
#define CLK_ADSP_UART_BCLK				5
#define CLK_ADSP_NR_CLK					6

/* AFE */
#define CLK_AFE_AFE					0
#define CLK_AFE_22M					1
#define CLK_AFE_24M					2
#define CLK_AFE_APLL2_TUNER				3
#define CLK_AFE_APLL_TUNER				4
#define CLK_AFE_TDM					5
#define CLK_AFE_ADC					6
#define CLK_AFE_DAC					7
#define CLK_AFE_DAC_PREDIS				8
#define CLK_AFE_TML					9
#define CLK_AFE_NLE					10
#define CLK_AFE_GENERAL3_ASRC				11
#define CLK_AFE_CONNSYS_I2S_ASRC			12
#define CLK_AFE_GENERAL1_ASRC				13
#define CLK_AFE_GENERAL2_ASRC				14
#define CLK_AFE_DAC_HIRES				15
#define CLK_AFE_ADC_HIRES				16
#define CLK_AFE_ADC_HIRES_TML				17
#define CLK_AFE_ADDA6_ADC				18
#define CLK_AFE_ADDA6_ADC_HIRES				19
#define CLK_AFE_3RD_DAC					20
#define CLK_AFE_3RD_DAC_PREDIS				21
#define CLK_AFE_3RD_DAC_TML				22
#define CLK_AFE_3RD_DAC_HIRES				23
#define CLK_AFE_I2S5_BCLK				24
#define CLK_AFE_I2S6_BCLK				25
#define CLK_AFE_I2S7_BCLK				26
#define CLK_AFE_I2S8_BCLK				27
#define CLK_AFE_I2S9_BCLK				28
#define CLK_AFE_ETDM_IN0_BCLK				29
#define CLK_AFE_ETDM_OUT0_BCLK				30
#define CLK_AFE_I2S1_BCLK				31
#define CLK_AFE_I2S2_BCLK				32
#define CLK_AFE_I2S3_BCLK				33
#define CLK_AFE_I2S4_BCLK				34
#define CLK_AFE_ETDM_IN1_BCLK				35
#define CLK_AFE_ETDM_OUT1_BCLK				36
#define CLK_AFE_NR_CLK					37

/* MMINFRA_CONFIG */
#define CLK_MMINFRA_GCE_D				0
#define CLK_MMINFRA_GCE_M				1
#define CLK_MMINFRA_SMI					2
#define CLK_MMINFRA_GCE_26M				3
#define CLK_MMINFRA_CONFIG_NR_CLK			4

/* GCE_D */
#define CLK_GCE_D_TOP					0
#define CLK_GCE_D_NR_CLK				1

/* GCE_M */
#define CLK_GCE_M_TOP					0
#define CLK_GCE_M_NR_CLK				1

/* MDPSYS_CONFIG */
#define CLK_MDP_MUTEX0					0
#define CLK_MDP_APB_BUS					1
#define CLK_MDP_SMI0					2
#define CLK_MDP_RDMA0					3
#define CLK_MDP_HDR0					4
#define CLK_MDP_AAL0					5
#define CLK_MDP_RSZ0					6
#define CLK_MDP_TDSHP0					7
#define CLK_MDP_COLOR0					8
#define CLK_MDP_WROT0					9
#define CLK_MDP_FAKE_ENG0				10
#define CLK_MDP_DLI_ASYNC0				11
#define CLK_MDP_RDMA1					12
#define CLK_MDP_HDR1					13
#define CLK_MDP_AAL1					14
#define CLK_MDP_RSZ1					15
#define CLK_MDP_TDSHP1					16
#define CLK_MDP_COLOR1					17
#define CLK_MDP_WROT1					18
#define CLK_MDP_DLO_ASYNC0				19
#define CLK_MDP_HRE_TOP_MDPSYS				20
#define CLK_MDP_NR_CLK					21

#endif /* _DT_BINDINGS_CLK_MT6879_H */
