// Seed: 3899296758
module module_0;
  always @(posedge id_1) begin
    id_1[1] = 1;
  end
  wire id_2;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri id_3
    , id_14,
    input wire id_4
    , id_15,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    input tri id_8,
    input tri0 id_9,
    input wor id_10,
    output wand id_11,
    input tri0 id_12
);
  wire id_16;
  module_0();
  final $display(id_14);
  or (id_1, id_10, id_12, id_14, id_15, id_16, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
endmodule
