
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Running command `read_verilog bigmul_unit_csa.v; synth_ice40 -top bigmul_unit_csa; stat; stat -tech cmos' --

1. Executing Verilog-2005 frontend: bigmul_unit_csa.v
Parsing Verilog input from `bigmul_unit_csa.v' to AST representation.
Generating RTLIL representation for module `\bigmul_unit_csa'.
Warning: Replacing memory \resultCache with list of registers. See bigmul_unit_csa.v:301, bigmul_unit_csa.v:276
Successfully finished Verilog frontend.

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Analyzing design hierarchy..
Top module:  \bigmul_unit_csa

2.2.2. Analyzing design hierarchy..
Top module:  \bigmul_unit_csa
Removed 0 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1414$1013 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1353$1006 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1273$1002 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1212$995 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1138$992 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1088$989 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1017$986 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:967$983 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:803$975 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:742$968 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:662$964 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:601$957 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:527$954 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:477$951 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:406$948 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:356$945 in module SB_DFFSR.
Marked 36 switch rules as full_case in process $proc$bigmul_unit_csa.v:295$141 in module bigmul_unit_csa.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 321 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1016'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1012'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1005'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1001'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$994'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$991'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$988'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$985'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$982'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$980'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$978'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$974'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$967'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$963'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$956'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$953'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$950'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$947'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$944'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$942'.
  Set init value: \Q = 1'0
Found init rule in `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
  Set init value: \busy = 1'0
  Set init value: \compute_done = 1'0
  Set init value: \acc0 = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \acc1 = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \acc2 = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \s_diag = 0
  Set init value: \i_min = 0
  Set init value: \i_max = 0
  Set init value: \k_iter = 0
  Set init value: \produced_total = 0
  Set init value: \retired_total = 0
  Set init value: \i = 128
  Set init value: \resultCache[0] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[1] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[2] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[3] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[4] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[5] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[6] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[7] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[8] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[9] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[10] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[11] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[12] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[13] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[14] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[15] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[16] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[17] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[18] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[19] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[20] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[21] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[22] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[23] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[24] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[25] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[26] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[27] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[28] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[29] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[30] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[31] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[32] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[33] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[34] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[35] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[36] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[37] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[38] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[39] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[40] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[41] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[42] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[43] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[44] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[45] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[46] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[47] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[48] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[49] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[50] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[51] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[52] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[53] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[54] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[55] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[56] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[57] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[58] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[59] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[60] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[61] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[62] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[63] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[64] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[65] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[66] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[67] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[68] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[69] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[70] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[71] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[72] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[73] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[74] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[75] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[76] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[77] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[78] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[79] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[80] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[81] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[82] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[83] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[84] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[85] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[86] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[87] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[88] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[89] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[90] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[91] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[92] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[93] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[94] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[95] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[96] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[97] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[98] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[99] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[100] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[101] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[102] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[103] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[104] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[105] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[106] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[107] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[108] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[109] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[110] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[111] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[112] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[113] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[114] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[115] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[116] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[117] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[118] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[119] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[120] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[121] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[122] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[123] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[124] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[125] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[126] = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \resultCache[127] = 64'0000000000000000000000000000000000000000000000000000000000000000

2.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1414$1013'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1273$1002'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1138$992'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1017$986'.
Found async reset \S in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:803$975'.
Found async reset \R in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:662$964'.
Found async reset \S in `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:527$954'.
Found async reset \R in `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:406$948'.
Found async reset \rstn in `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.

2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~53 debug messages>

2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1016'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1414$1013'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1012'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1353$1006'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1005'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1273$1002'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1001'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1212$995'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$994'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1138$992'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$991'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1088$989'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$988'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1017$986'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$985'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:967$983'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$982'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:922$981'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$980'.
Creating decoders for process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:882$979'.
Creating decoders for process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$978'.
Creating decoders for process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:803$975'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$974'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:742$968'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$967'.
Creating decoders for process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:662$964'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$963'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:601$957'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$956'.
Creating decoders for process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:527$954'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$953'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:477$951'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$950'.
Creating decoders for process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:406$948'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$947'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:356$945'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$944'.
Creating decoders for process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:311$943'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$942'.
Creating decoders for process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$941'.
Creating decoders for process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
Creating decoders for process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
     1/643: $5$mem2reg_wr$\resultCache$bigmul_unit_csa.v:373$12_ADDR[6:0]$493
     2/643: $5$mem2reg_wr$\resultCache$bigmul_unit_csa.v:373$12_DATA[63:0]$494
     3/643: $4$mem2reg_wr$\resultCache$bigmul_unit_csa.v:373$12_DATA[63:0]$489
     4/643: $4$mem2reg_wr$\resultCache$bigmul_unit_csa.v:373$12_ADDR[6:0]$488
     5/643: $3$mem2reg_wr$\resultCache$bigmul_unit_csa.v:373$12_DATA[63:0]$485
     6/643: $3$mem2reg_wr$\resultCache$bigmul_unit_csa.v:373$12_ADDR[6:0]$484
     7/643: $5\acc2[63:0]
     8/643: $5\acc1[63:0]
     9/643: $5\acc0[63:0]
    10/643: $3$mem2reg_wr$\resultCache$bigmul_unit_csa.v:365$11_ADDR[6:0]$482
    11/643: $3$mem2reg_wr$\resultCache$bigmul_unit_csa.v:365$11_DATA[63:0]$483
    12/643: $4\acc2[63:0]
    13/643: $4\acc1[63:0]
    14/643: $4\acc0[63:0]
    15/643: $3\acc_add_u192$func$bigmul_unit_csa.v:359$9.sum[191:0]$478
    16/643: $3\acc_add_u192$func$bigmul_unit_csa.v:359$9.old[191:0]$477
    17/643: $3\acc_add_u192$func$bigmul_unit_csa.v:359$9.hi2[63:0]$476
    18/643: $3\acc_add_u192$func$bigmul_unit_csa.v:359$9.hi[63:0]$475
    19/643: $3\acc_add_u192$func$bigmul_unit_csa.v:359$9.lo[63:0]$474
    20/643: $27\produced_total[31:0]
    21/643: $27\processed[31:0]
    22/643: $27\k_iter[31:0]
    23/643: $27\b2[63:0]
    24/643: $27\c1[63:0]
    25/643: $27\b1[63:0]
    26/643: $27\t1[127:0]
    27/643: $27\c0[63:0]
    28/643: $27\b0[63:0]
    29/643: $27\t0[127:0]
    30/643: $27\hi[63:0]
    31/643: $27\lo[63:0]
    32/643: $27\prod[127:0]
    33/643: $27\Bj[63:0]
    34/643: $27\Ai[63:0]
    35/643: $27\jj[31:0]
    36/643: $27\ii[31:0]
    37/643: $26\produced_total[31:0]
    38/643: $26\processed[31:0]
    39/643: $26\k_iter[31:0]
    40/643: $26\b2[63:0]
    41/643: $26\c1[63:0]
    42/643: $26\b1[63:0]
    43/643: $26\t1[127:0]
    44/643: $26\c0[63:0]
    45/643: $26\b0[63:0]
    46/643: $26\t0[127:0]
    47/643: $26\hi[63:0]
    48/643: $26\lo[63:0]
    49/643: $26\prod[127:0]
    50/643: $26\Bj[63:0]
    51/643: $26\Ai[63:0]
    52/643: $26\jj[31:0]
    53/643: $26\ii[31:0]
    54/643: $25\produced_total[31:0]
    55/643: $25\processed[31:0]
    56/643: $25\k_iter[31:0]
    57/643: $25\b2[63:0]
    58/643: $25\c1[63:0]
    59/643: $25\b1[63:0]
    60/643: $25\t1[127:0]
    61/643: $25\c0[63:0]
    62/643: $25\b0[63:0]
    63/643: $25\t0[127:0]
    64/643: $25\hi[63:0]
    65/643: $25\lo[63:0]
    66/643: $25\prod[127:0]
    67/643: $25\Bj[63:0]
    68/643: $25\Ai[63:0]
    69/643: $25\jj[31:0]
    70/643: $25\ii[31:0]
    71/643: $24\produced_total[31:0]
    72/643: $24\processed[31:0]
    73/643: $24\k_iter[31:0]
    74/643: $24\b2[63:0]
    75/643: $24\c1[63:0]
    76/643: $24\b1[63:0]
    77/643: $24\t1[127:0]
    78/643: $24\c0[63:0]
    79/643: $24\b0[63:0]
    80/643: $24\t0[127:0]
    81/643: $24\hi[63:0]
    82/643: $24\lo[63:0]
    83/643: $24\prod[127:0]
    84/643: $24\Bj[63:0]
    85/643: $24\Ai[63:0]
    86/643: $24\jj[31:0]
    87/643: $24\ii[31:0]
    88/643: $23\produced_total[31:0]
    89/643: $23\processed[31:0]
    90/643: $23\k_iter[31:0]
    91/643: $23\b2[63:0]
    92/643: $23\c1[63:0]
    93/643: $23\b1[63:0]
    94/643: $23\t1[127:0]
    95/643: $23\c0[63:0]
    96/643: $23\b0[63:0]
    97/643: $23\t0[127:0]
    98/643: $23\hi[63:0]
    99/643: $23\lo[63:0]
   100/643: $23\prod[127:0]
   101/643: $23\Bj[63:0]
   102/643: $23\Ai[63:0]
   103/643: $23\jj[31:0]
   104/643: $23\ii[31:0]
   105/643: $22\produced_total[31:0]
   106/643: $22\processed[31:0]
   107/643: $22\k_iter[31:0]
   108/643: $22\b2[63:0]
   109/643: $22\c1[63:0]
   110/643: $22\b1[63:0]
   111/643: $22\t1[127:0]
   112/643: $22\c0[63:0]
   113/643: $22\b0[63:0]
   114/643: $22\t0[127:0]
   115/643: $22\hi[63:0]
   116/643: $22\lo[63:0]
   117/643: $22\prod[127:0]
   118/643: $22\Bj[63:0]
   119/643: $22\Ai[63:0]
   120/643: $22\jj[31:0]
   121/643: $22\ii[31:0]
   122/643: $21\produced_total[31:0]
   123/643: $21\processed[31:0]
   124/643: $21\k_iter[31:0]
   125/643: $21\b2[63:0]
   126/643: $21\c1[63:0]
   127/643: $21\b1[63:0]
   128/643: $21\t1[127:0]
   129/643: $21\c0[63:0]
   130/643: $21\b0[63:0]
   131/643: $21\t0[127:0]
   132/643: $21\hi[63:0]
   133/643: $21\lo[63:0]
   134/643: $21\prod[127:0]
   135/643: $21\Bj[63:0]
   136/643: $21\Ai[63:0]
   137/643: $21\jj[31:0]
   138/643: $21\ii[31:0]
   139/643: $20\produced_total[31:0]
   140/643: $20\processed[31:0]
   141/643: $20\k_iter[31:0]
   142/643: $20\b2[63:0]
   143/643: $20\c1[63:0]
   144/643: $20\b1[63:0]
   145/643: $20\t1[127:0]
   146/643: $20\c0[63:0]
   147/643: $20\b0[63:0]
   148/643: $20\t0[127:0]
   149/643: $20\hi[63:0]
   150/643: $20\lo[63:0]
   151/643: $20\prod[127:0]
   152/643: $20\Bj[63:0]
   153/643: $20\Ai[63:0]
   154/643: $20\jj[31:0]
   155/643: $20\ii[31:0]
   156/643: $19\produced_total[31:0]
   157/643: $19\processed[31:0]
   158/643: $19\k_iter[31:0]
   159/643: $19\b2[63:0]
   160/643: $19\c1[63:0]
   161/643: $19\b1[63:0]
   162/643: $19\t1[127:0]
   163/643: $19\c0[63:0]
   164/643: $19\b0[63:0]
   165/643: $19\t0[127:0]
   166/643: $19\hi[63:0]
   167/643: $19\lo[63:0]
   168/643: $19\prod[127:0]
   169/643: $19\Bj[63:0]
   170/643: $19\Ai[63:0]
   171/643: $19\jj[31:0]
   172/643: $19\ii[31:0]
   173/643: $18\produced_total[31:0]
   174/643: $18\processed[31:0]
   175/643: $18\k_iter[31:0]
   176/643: $18\b2[63:0]
   177/643: $18\c1[63:0]
   178/643: $18\b1[63:0]
   179/643: $18\t1[127:0]
   180/643: $18\c0[63:0]
   181/643: $18\b0[63:0]
   182/643: $18\t0[127:0]
   183/643: $18\hi[63:0]
   184/643: $18\lo[63:0]
   185/643: $18\prod[127:0]
   186/643: $18\Bj[63:0]
   187/643: $18\Ai[63:0]
   188/643: $18\jj[31:0]
   189/643: $18\ii[31:0]
   190/643: $17\produced_total[31:0]
   191/643: $17\processed[31:0]
   192/643: $17\k_iter[31:0]
   193/643: $17\b2[63:0]
   194/643: $17\c1[63:0]
   195/643: $17\b1[63:0]
   196/643: $17\t1[127:0]
   197/643: $17\c0[63:0]
   198/643: $17\b0[63:0]
   199/643: $17\t0[127:0]
   200/643: $17\hi[63:0]
   201/643: $17\lo[63:0]
   202/643: $17\prod[127:0]
   203/643: $17\Bj[63:0]
   204/643: $17\Ai[63:0]
   205/643: $17\jj[31:0]
   206/643: $17\ii[31:0]
   207/643: $16\produced_total[31:0]
   208/643: $16\processed[31:0]
   209/643: $16\k_iter[31:0]
   210/643: $16\b2[63:0]
   211/643: $16\c1[63:0]
   212/643: $16\b1[63:0]
   213/643: $16\t1[127:0]
   214/643: $16\c0[63:0]
   215/643: $16\b0[63:0]
   216/643: $16\t0[127:0]
   217/643: $16\hi[63:0]
   218/643: $16\lo[63:0]
   219/643: $16\prod[127:0]
   220/643: $16\Bj[63:0]
   221/643: $16\Ai[63:0]
   222/643: $16\jj[31:0]
   223/643: $16\ii[31:0]
   224/643: $15\produced_total[31:0]
   225/643: $15\processed[31:0]
   226/643: $15\k_iter[31:0]
   227/643: $15\b2[63:0]
   228/643: $15\c1[63:0]
   229/643: $15\b1[63:0]
   230/643: $15\t1[127:0]
   231/643: $15\c0[63:0]
   232/643: $15\b0[63:0]
   233/643: $15\t0[127:0]
   234/643: $15\hi[63:0]
   235/643: $15\lo[63:0]
   236/643: $15\prod[127:0]
   237/643: $15\Bj[63:0]
   238/643: $15\Ai[63:0]
   239/643: $15\jj[31:0]
   240/643: $15\ii[31:0]
   241/643: $14\produced_total[31:0]
   242/643: $14\processed[31:0]
   243/643: $14\k_iter[31:0]
   244/643: $14\b2[63:0]
   245/643: $14\c1[63:0]
   246/643: $14\b1[63:0]
   247/643: $14\t1[127:0]
   248/643: $14\c0[63:0]
   249/643: $14\b0[63:0]
   250/643: $14\t0[127:0]
   251/643: $14\hi[63:0]
   252/643: $14\lo[63:0]
   253/643: $14\prod[127:0]
   254/643: $14\Bj[63:0]
   255/643: $14\Ai[63:0]
   256/643: $14\jj[31:0]
   257/643: $14\ii[31:0]
   258/643: $13\produced_total[31:0]
   259/643: $13\processed[31:0]
   260/643: $13\k_iter[31:0]
   261/643: $13\b2[63:0]
   262/643: $13\c1[63:0]
   263/643: $13\b1[63:0]
   264/643: $13\t1[127:0]
   265/643: $13\c0[63:0]
   266/643: $13\b0[63:0]
   267/643: $13\t0[127:0]
   268/643: $13\hi[63:0]
   269/643: $13\lo[63:0]
   270/643: $13\prod[127:0]
   271/643: $13\Bj[63:0]
   272/643: $13\Ai[63:0]
   273/643: $13\jj[31:0]
   274/643: $13\ii[31:0]
   275/643: $12\produced_total[31:0]
   276/643: $12\processed[31:0]
   277/643: $12\k_iter[31:0]
   278/643: $12\b2[63:0]
   279/643: $12\c1[63:0]
   280/643: $12\b1[63:0]
   281/643: $12\t1[127:0]
   282/643: $12\c0[63:0]
   283/643: $12\b0[63:0]
   284/643: $12\t0[127:0]
   285/643: $12\hi[63:0]
   286/643: $12\lo[63:0]
   287/643: $12\prod[127:0]
   288/643: $12\Bj[63:0]
   289/643: $12\Ai[63:0]
   290/643: $12\jj[31:0]
   291/643: $12\ii[31:0]
   292/643: $11\produced_total[31:0]
   293/643: $11\processed[31:0]
   294/643: $11\k_iter[31:0]
   295/643: $11\b2[63:0]
   296/643: $11\c1[63:0]
   297/643: $11\b1[63:0]
   298/643: $11\t1[127:0]
   299/643: $11\c0[63:0]
   300/643: $11\b0[63:0]
   301/643: $11\t0[127:0]
   302/643: $11\hi[63:0]
   303/643: $11\lo[63:0]
   304/643: $11\prod[127:0]
   305/643: $11\Bj[63:0]
   306/643: $11\Ai[63:0]
   307/643: $11\jj[31:0]
   308/643: $11\ii[31:0]
   309/643: $10\produced_total[31:0]
   310/643: $10\processed[31:0]
   311/643: $10\k_iter[31:0]
   312/643: $10\b2[63:0]
   313/643: $10\c1[63:0]
   314/643: $10\b1[63:0]
   315/643: $10\t1[127:0]
   316/643: $10\c0[63:0]
   317/643: $10\b0[63:0]
   318/643: $10\t0[127:0]
   319/643: $10\hi[63:0]
   320/643: $10\lo[63:0]
   321/643: $10\prod[127:0]
   322/643: $10\Bj[63:0]
   323/643: $10\Ai[63:0]
   324/643: $10\jj[31:0]
   325/643: $10\ii[31:0]
   326/643: $9\produced_total[31:0]
   327/643: $9\processed[31:0]
   328/643: $9\k_iter[31:0]
   329/643: $9\b2[63:0]
   330/643: $9\c1[63:0]
   331/643: $9\b1[63:0]
   332/643: $9\t1[127:0]
   333/643: $9\c0[63:0]
   334/643: $9\b0[63:0]
   335/643: $9\t0[127:0]
   336/643: $9\hi[63:0]
   337/643: $9\lo[63:0]
   338/643: $9\prod[127:0]
   339/643: $9\Bj[63:0]
   340/643: $9\Ai[63:0]
   341/643: $9\jj[31:0]
   342/643: $9\ii[31:0]
   343/643: $8\produced_total[31:0]
   344/643: $8\processed[31:0]
   345/643: $8\k_iter[31:0]
   346/643: $8\b2[63:0]
   347/643: $8\c1[63:0]
   348/643: $8\b1[63:0]
   349/643: $8\t1[127:0]
   350/643: $8\c0[63:0]
   351/643: $8\b0[63:0]
   352/643: $8\t0[127:0]
   353/643: $8\hi[63:0]
   354/643: $8\lo[63:0]
   355/643: $8\prod[127:0]
   356/643: $8\Bj[63:0]
   357/643: $8\Ai[63:0]
   358/643: $8\jj[31:0]
   359/643: $8\ii[31:0]
   360/643: $7\produced_total[31:0]
   361/643: $7\processed[31:0]
   362/643: $7\k_iter[31:0]
   363/643: $7\b2[63:0]
   364/643: $7\c1[63:0]
   365/643: $7\b1[63:0]
   366/643: $7\t1[127:0]
   367/643: $7\c0[63:0]
   368/643: $7\b0[63:0]
   369/643: $7\t0[127:0]
   370/643: $7\hi[63:0]
   371/643: $7\lo[63:0]
   372/643: $7\prod[127:0]
   373/643: $7\Bj[63:0]
   374/643: $7\Ai[63:0]
   375/643: $7\jj[31:0]
   376/643: $7\ii[31:0]
   377/643: $6\produced_total[31:0]
   378/643: $6\processed[31:0]
   379/643: $6\k_iter[31:0]
   380/643: $6\b2[63:0]
   381/643: $6\c1[63:0]
   382/643: $6\b1[63:0]
   383/643: $6\t1[127:0]
   384/643: $6\c0[63:0]
   385/643: $6\b0[63:0]
   386/643: $6\t0[127:0]
   387/643: $6\hi[63:0]
   388/643: $6\lo[63:0]
   389/643: $6\prod[127:0]
   390/643: $6\Bj[63:0]
   391/643: $6\Ai[63:0]
   392/643: $6\jj[31:0]
   393/643: $6\ii[31:0]
   394/643: $5\produced_total[31:0]
   395/643: $5\processed[31:0]
   396/643: $5\k_iter[31:0]
   397/643: $5\b2[63:0]
   398/643: $5\c1[63:0]
   399/643: $5\b1[63:0]
   400/643: $5\t1[127:0]
   401/643: $5\c0[63:0]
   402/643: $5\b0[63:0]
   403/643: $5\t0[127:0]
   404/643: $5\hi[63:0]
   405/643: $5\lo[63:0]
   406/643: $5\prod[127:0]
   407/643: $5\Bj[63:0]
   408/643: $5\Ai[63:0]
   409/643: $5\jj[31:0]
   410/643: $5\ii[31:0]
   411/643: $4\produced_total[31:0]
   412/643: $4\processed[31:0]
   413/643: $4\k_iter[31:0]
   414/643: $4\b2[63:0]
   415/643: $4\c1[63:0]
   416/643: $4\b1[63:0]
   417/643: $4\t1[127:0]
   418/643: $4\c0[63:0]
   419/643: $4\b0[63:0]
   420/643: $4\t0[127:0]
   421/643: $4\hi[63:0]
   422/643: $4\lo[63:0]
   423/643: $4\prod[127:0]
   424/643: $4\Bj[63:0]
   425/643: $4\Ai[63:0]
   426/643: $4\jj[31:0]
   427/643: $4\ii[31:0]
   428/643: $3\produced_total[31:0]
   429/643: $3\processed[31:0]
   430/643: $3\k_iter[31:0]
   431/643: $3\b2[63:0]
   432/643: $3\c1[63:0]
   433/643: $3\b1[63:0]
   434/643: $3\t1[127:0]
   435/643: $3\c0[63:0]
   436/643: $3\b0[63:0]
   437/643: $3\t0[127:0]
   438/643: $3\hi[63:0]
   439/643: $3\lo[63:0]
   440/643: $3\prod[127:0]
   441/643: $3\Bj[63:0]
   442/643: $3\Ai[63:0]
   443/643: $3\jj[31:0]
   444/643: $3\ii[31:0]
   445/643: $2$mem2reg_wr$\resultCache$bigmul_unit_csa.v:373$12_DATA[63:0]$172
   446/643: $2$mem2reg_wr$\resultCache$bigmul_unit_csa.v:373$12_ADDR[6:0]$171
   447/643: $2$mem2reg_wr$\resultCache$bigmul_unit_csa.v:365$11_DATA[63:0]$170
   448/643: $2$mem2reg_wr$\resultCache$bigmul_unit_csa.v:365$11_ADDR[6:0]$169
   449/643: $2\acc_add_u192$func$bigmul_unit_csa.v:359$9.sum[191:0]$168
   450/643: $2\acc_add_u192$func$bigmul_unit_csa.v:359$9.old[191:0]$167
   451/643: $2\acc_add_u192$func$bigmul_unit_csa.v:359$9.hi2[63:0]$166
   452/643: $2\acc_add_u192$func$bigmul_unit_csa.v:359$9.hi[63:0]$165
   453/643: $2\acc_add_u192$func$bigmul_unit_csa.v:359$9.lo[63:0]$164
   454/643: $2\b2[63:0]
   455/643: $2\b1[63:0]
   456/643: $2\b0[63:0]
   457/643: $2\jj[31:0]
   458/643: $2\ii[31:0]
   459/643: $2\processed[31:0]
   460/643: $2\hi[63:0]
   461/643: $2\lo[63:0]
   462/643: $2\c0[63:0]
   463/643: $2\c1[63:0]
   464/643: $2\t1[127:0]
   465/643: $2\t0[127:0]
   466/643: $2\prod[127:0]
   467/643: $2\Bj[63:0]
   468/643: $2\Ai[63:0]
   469/643: $2\t[31:0]
   470/643: $2\produced_total[31:0]
   471/643: $2\k_iter[31:0]
   472/643: $3\acc2[63:0]
   473/643: $3\acc1[63:0]
   474/643: $3\acc0[63:0]
   475/643: $2\i[31:0]
   476/643: $2\acc2[63:0]
   477/643: $2\acc1[63:0]
   478/643: $2\acc0[63:0]
   479/643: $1$mem2reg_wr$\resultCache$bigmul_unit_csa.v:373$12_DATA[63:0]$160
   480/643: $1$mem2reg_wr$\resultCache$bigmul_unit_csa.v:373$12_ADDR[6:0]$159
   481/643: $1$mem2reg_wr$\resultCache$bigmul_unit_csa.v:365$11_DATA[63:0]$158
   482/643: $1$mem2reg_wr$\resultCache$bigmul_unit_csa.v:365$11_ADDR[6:0]$157
   483/643: $1\acc_add_u192$func$bigmul_unit_csa.v:359$9.sum[191:0]$156
   484/643: $1\acc_add_u192$func$bigmul_unit_csa.v:359$9.old[191:0]$155
   485/643: $1\acc_add_u192$func$bigmul_unit_csa.v:359$9.hi2[63:0]$154
   486/643: $1\acc_add_u192$func$bigmul_unit_csa.v:359$9.hi[63:0]$153
   487/643: $1\acc_add_u192$func$bigmul_unit_csa.v:359$9.lo[63:0]$152
   488/643: $1\b2[63:0]
   489/643: $1\b1[63:0]
   490/643: $1\b0[63:0]
   491/643: $1\jj[31:0]
   492/643: $1\ii[31:0]
   493/643: $1\processed[31:0]
   494/643: $1\hi[63:0]
   495/643: $1\lo[63:0]
   496/643: $1\c0[63:0]
   497/643: $1\c1[63:0]
   498/643: $1\t1[127:0]
   499/643: $1\t0[127:0]
   500/643: $1\prod[127:0]
   501/643: $1\Bj[63:0]
   502/643: $1\Ai[63:0]
   503/643: $1\t[31:0]
   504/643: $1\produced_total[31:0]
   505/643: $1\k_iter[31:0]
   506/643: $1\acc2[63:0]
   507/643: $1\acc1[63:0]
   508/643: $1\acc0[63:0]
   509/643: $1\i[31:0]
   510/643: $0\resultCache[127][63:0]
   511/643: $0\resultCache[126][63:0]
   512/643: $0\resultCache[125][63:0]
   513/643: $0\resultCache[124][63:0]
   514/643: $0\resultCache[123][63:0]
   515/643: $0\resultCache[122][63:0]
   516/643: $0\resultCache[121][63:0]
   517/643: $0\resultCache[120][63:0]
   518/643: $0\resultCache[119][63:0]
   519/643: $0\resultCache[118][63:0]
   520/643: $0\resultCache[117][63:0]
   521/643: $0\resultCache[116][63:0]
   522/643: $0\resultCache[115][63:0]
   523/643: $0\resultCache[114][63:0]
   524/643: $0\resultCache[113][63:0]
   525/643: $0\resultCache[112][63:0]
   526/643: $0\resultCache[111][63:0]
   527/643: $0\resultCache[110][63:0]
   528/643: $0\resultCache[109][63:0]
   529/643: $0\resultCache[108][63:0]
   530/643: $0\resultCache[107][63:0]
   531/643: $0\resultCache[106][63:0]
   532/643: $0\resultCache[105][63:0]
   533/643: $0\resultCache[104][63:0]
   534/643: $0\resultCache[103][63:0]
   535/643: $0\resultCache[102][63:0]
   536/643: $0\resultCache[101][63:0]
   537/643: $0\resultCache[100][63:0]
   538/643: $0\resultCache[99][63:0]
   539/643: $0\resultCache[98][63:0]
   540/643: $0\resultCache[97][63:0]
   541/643: $0\resultCache[96][63:0]
   542/643: $0\resultCache[95][63:0]
   543/643: $0\resultCache[94][63:0]
   544/643: $0\resultCache[93][63:0]
   545/643: $0\resultCache[92][63:0]
   546/643: $0\resultCache[91][63:0]
   547/643: $0\resultCache[90][63:0]
   548/643: $0\resultCache[89][63:0]
   549/643: $0\resultCache[88][63:0]
   550/643: $0\resultCache[87][63:0]
   551/643: $0\resultCache[86][63:0]
   552/643: $0\resultCache[85][63:0]
   553/643: $0\resultCache[84][63:0]
   554/643: $0\resultCache[83][63:0]
   555/643: $0\resultCache[82][63:0]
   556/643: $0\resultCache[81][63:0]
   557/643: $0\resultCache[80][63:0]
   558/643: $0\resultCache[79][63:0]
   559/643: $0\resultCache[78][63:0]
   560/643: $0\resultCache[77][63:0]
   561/643: $0\resultCache[76][63:0]
   562/643: $0\resultCache[75][63:0]
   563/643: $0\resultCache[74][63:0]
   564/643: $0\resultCache[73][63:0]
   565/643: $0\resultCache[72][63:0]
   566/643: $0\resultCache[71][63:0]
   567/643: $0\resultCache[70][63:0]
   568/643: $0\resultCache[69][63:0]
   569/643: $0\resultCache[68][63:0]
   570/643: $0\resultCache[67][63:0]
   571/643: $0\resultCache[66][63:0]
   572/643: $0\resultCache[65][63:0]
   573/643: $0\resultCache[64][63:0]
   574/643: $0\resultCache[63][63:0]
   575/643: $0\resultCache[62][63:0]
   576/643: $0\resultCache[61][63:0]
   577/643: $0\resultCache[60][63:0]
   578/643: $0\resultCache[59][63:0]
   579/643: $0\resultCache[58][63:0]
   580/643: $0\resultCache[57][63:0]
   581/643: $0\resultCache[56][63:0]
   582/643: $0\resultCache[55][63:0]
   583/643: $0\resultCache[54][63:0]
   584/643: $0\resultCache[53][63:0]
   585/643: $0\resultCache[52][63:0]
   586/643: $0\resultCache[51][63:0]
   587/643: $0\resultCache[50][63:0]
   588/643: $0\resultCache[49][63:0]
   589/643: $0\resultCache[48][63:0]
   590/643: $0\resultCache[47][63:0]
   591/643: $0\resultCache[46][63:0]
   592/643: $0\resultCache[45][63:0]
   593/643: $0\resultCache[44][63:0]
   594/643: $0\resultCache[43][63:0]
   595/643: $0\resultCache[42][63:0]
   596/643: $0\resultCache[41][63:0]
   597/643: $0\resultCache[40][63:0]
   598/643: $0\resultCache[39][63:0]
   599/643: $0\resultCache[38][63:0]
   600/643: $0\resultCache[37][63:0]
   601/643: $0\resultCache[36][63:0]
   602/643: $0\resultCache[35][63:0]
   603/643: $0\resultCache[34][63:0]
   604/643: $0\resultCache[33][63:0]
   605/643: $0\resultCache[32][63:0]
   606/643: $0\resultCache[31][63:0]
   607/643: $0\resultCache[30][63:0]
   608/643: $0\resultCache[29][63:0]
   609/643: $0\resultCache[28][63:0]
   610/643: $0\resultCache[27][63:0]
   611/643: $0\resultCache[26][63:0]
   612/643: $0\resultCache[25][63:0]
   613/643: $0\resultCache[24][63:0]
   614/643: $0\resultCache[23][63:0]
   615/643: $0\resultCache[22][63:0]
   616/643: $0\resultCache[21][63:0]
   617/643: $0\resultCache[20][63:0]
   618/643: $0\resultCache[19][63:0]
   619/643: $0\resultCache[18][63:0]
   620/643: $0\resultCache[17][63:0]
   621/643: $0\resultCache[16][63:0]
   622/643: $0\resultCache[15][63:0]
   623/643: $0\resultCache[14][63:0]
   624/643: $0\resultCache[13][63:0]
   625/643: $0\resultCache[12][63:0]
   626/643: $0\resultCache[11][63:0]
   627/643: $0\resultCache[10][63:0]
   628/643: $0\resultCache[9][63:0]
   629/643: $0\resultCache[8][63:0]
   630/643: $0\resultCache[7][63:0]
   631/643: $0\resultCache[6][63:0]
   632/643: $0\resultCache[5][63:0]
   633/643: $0\resultCache[4][63:0]
   634/643: $0\resultCache[3][63:0]
   635/643: $0\resultCache[2][63:0]
   636/643: $0\resultCache[1][63:0]
   637/643: $0\resultCache[0][63:0]
   638/643: $0\retired_total[31:0]
   639/643: $0\i_max[31:0]
   640/643: $0\i_min[31:0]
   641/643: $0\s_diag[31:0]
   642/643: $0\compute_done[0:0]
   643/643: $0\busy[0:0]

2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$13_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$14_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$15_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$16_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$17_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$18_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$19_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$20_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$21_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$22_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$23_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$24_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$25_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$26_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$27_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$28_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$29_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$30_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$31_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$32_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$33_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$34_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$35_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$36_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$37_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$38_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$39_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$40_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$41_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$42_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$43_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$44_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$45_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$46_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$47_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$48_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$49_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$50_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$51_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$52_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$53_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$54_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$55_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$56_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$57_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$58_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$59_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$60_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$61_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$62_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$63_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$64_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$65_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$66_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$67_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$68_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$69_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$70_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$71_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$72_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$73_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$74_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$75_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$76_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$77_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$78_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$79_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$80_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$81_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$82_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$83_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$84_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$85_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$86_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$87_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$88_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$89_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$90_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$91_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$92_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$93_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$94_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$95_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$96_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$97_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$98_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$99_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$100_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$101_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$102_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$103_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$104_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$105_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$106_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$107_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$108_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$109_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$110_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$111_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$112_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$113_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$114_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$115_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$116_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$117_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$118_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$119_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$120_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$121_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$122_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$123_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$124_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$125_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$126_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$127_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$128_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$129_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$130_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$131_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$132_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$133_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$134_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$135_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$136_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$137_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$138_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheA$bigmul_unit_csa.v:273$139_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
No latch inferred for signal `\bigmul_unit_csa.$memwr$\cacheB$bigmul_unit_csa.v:274$140_EN' from process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.

2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1414$1013'.
  created $adff cell `$procdff$22750' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1353$1006'.
  created $dff cell `$procdff$22751' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1273$1002'.
  created $adff cell `$procdff$22752' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1212$995'.
  created $dff cell `$procdff$22753' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1138$992'.
  created $adff cell `$procdff$22754' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1088$989'.
  created $dff cell `$procdff$22755' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1017$986'.
  created $adff cell `$procdff$22756' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:967$983'.
  created $dff cell `$procdff$22757' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:922$981'.
  created $dff cell `$procdff$22758' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:882$979'.
  created $dff cell `$procdff$22759' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:803$975'.
  created $adff cell `$procdff$22760' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:742$968'.
  created $dff cell `$procdff$22761' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:662$964'.
  created $adff cell `$procdff$22762' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:601$957'.
  created $dff cell `$procdff$22763' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:527$954'.
  created $adff cell `$procdff$22764' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:477$951'.
  created $dff cell `$procdff$22765' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:406$948'.
  created $adff cell `$procdff$22766' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:356$945'.
  created $dff cell `$procdff$22767' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:311$943'.
  created $dff cell `$procdff$22768' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$941'.
  created $dff cell `$procdff$22769' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\busy' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22770' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\compute_done' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22771' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\acc0' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22772' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\acc1' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22773' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\acc2' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22774' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\s_diag' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22775' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\i_min' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22776' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\i_max' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22777' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\k_iter' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22778' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\produced_total' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22779' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\retired_total' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22780' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\i' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22781' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\t' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22784' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\Ai' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22787' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\Bj' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22790' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\prod' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22793' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\t0' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22796' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\t1' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22799' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\c1' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22802' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\c0' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22805' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\lo' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22808' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\hi' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22811' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\processed' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22814' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\ii' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22817' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\jj' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22820' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\b0' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22823' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\b1' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22826' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\b2' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $dff cell `$procdff$22829' with positive edge clock.
Creating register for signal `\bigmul_unit_csa.\acc_add_u192$func$bigmul_unit_csa.v:359$9.lo' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22830' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\acc_add_u192$func$bigmul_unit_csa.v:359$9.hi' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22831' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\acc_add_u192$func$bigmul_unit_csa.v:359$9.hi2' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22832' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\acc_add_u192$func$bigmul_unit_csa.v:359$9.old' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22833' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\acc_add_u192$func$bigmul_unit_csa.v:359$9.sum' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22834' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[0]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22835' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[1]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22836' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[2]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22837' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[3]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22838' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[4]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22839' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[5]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22840' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[6]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22841' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[7]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22842' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[8]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22843' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[9]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22844' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[10]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22845' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[11]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22846' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[12]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22847' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[13]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22848' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[14]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22849' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[15]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22850' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[16]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22851' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[17]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22852' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[18]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22853' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[19]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22854' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[20]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22855' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[21]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22856' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[22]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22857' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[23]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22858' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[24]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22859' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[25]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22860' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[26]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22861' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[27]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22862' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[28]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22863' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[29]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22864' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[30]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22865' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[31]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22866' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[32]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22867' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[33]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22868' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[34]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22869' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[35]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22870' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[36]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22871' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[37]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22872' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[38]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22873' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[39]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22874' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[40]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22875' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[41]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22876' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[42]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22877' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[43]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22878' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[44]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22879' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[45]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22880' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[46]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22881' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[47]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22882' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[48]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22883' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[49]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22884' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[50]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22885' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[51]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22886' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[52]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22887' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[53]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22888' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[54]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22889' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[55]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22890' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[56]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22891' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[57]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22892' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[58]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22893' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[59]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22894' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[60]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22895' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[61]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22896' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[62]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22897' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[63]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22898' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[64]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22899' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[65]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22900' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[66]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22901' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[67]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22902' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[68]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22903' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[69]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22904' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[70]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22905' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[71]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22906' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[72]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22907' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[73]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22908' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[74]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22909' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[75]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22910' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[76]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22911' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[77]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22912' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[78]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22913' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[79]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22914' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[80]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22915' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[81]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22916' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[82]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22917' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[83]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22918' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[84]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22919' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[85]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22920' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[86]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22921' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[87]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22922' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[88]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22923' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[89]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22924' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[90]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22925' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[91]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22926' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[92]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22927' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[93]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22928' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[94]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22929' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[95]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22930' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[96]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22931' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[97]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22932' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[98]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22933' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[99]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22934' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[100]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22935' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[101]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22936' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[102]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22937' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[103]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22938' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[104]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22939' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[105]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22940' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[106]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22941' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[107]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22942' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[108]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22943' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[109]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22944' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[110]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22945' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[111]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22946' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[112]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22947' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[113]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22948' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[114]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22949' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[115]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22950' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[116]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22951' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[117]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22952' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[118]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22953' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[119]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22954' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[120]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22955' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[121]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22956' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[122]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22957' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[123]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22958' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[124]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22959' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[125]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22960' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[126]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22961' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.\resultCache[127]' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22962' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.$mem2reg_wr$\resultCache$bigmul_unit_csa.v:365$11_ADDR' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22963' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.$mem2reg_wr$\resultCache$bigmul_unit_csa.v:365$11_DATA' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22964' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.$mem2reg_wr$\resultCache$bigmul_unit_csa.v:373$12_ADDR' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22965' with positive edge clock and negative level reset.
Creating register for signal `\bigmul_unit_csa.$mem2reg_wr$\resultCache$bigmul_unit_csa.v:373$12_DATA' using process `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
  created $adff cell `$procdff$22966' with positive edge clock and negative level reset.

2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1016'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1414$1013'.
Removing empty process `SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1414$1013'.
Removing empty process `SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1012'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1353$1006'.
Removing empty process `SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1353$1006'.
Removing empty process `SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1005'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1273$1002'.
Removing empty process `SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1273$1002'.
Removing empty process `SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1001'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1212$995'.
Removing empty process `SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1212$995'.
Removing empty process `SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$994'.
Removing empty process `SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1138$992'.
Removing empty process `SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$991'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1088$989'.
Removing empty process `SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1088$989'.
Removing empty process `SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$988'.
Removing empty process `SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1017$986'.
Removing empty process `SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$985'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:967$983'.
Removing empty process `SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:967$983'.
Removing empty process `SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$982'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:922$981'.
Removing empty process `SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:922$981'.
Removing empty process `SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$980'.
Removing empty process `SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:882$979'.
Removing empty process `SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$978'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:803$975'.
Removing empty process `SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:803$975'.
Removing empty process `SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$974'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:742$968'.
Removing empty process `SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:742$968'.
Removing empty process `SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$967'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:662$964'.
Removing empty process `SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:662$964'.
Removing empty process `SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$963'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:601$957'.
Removing empty process `SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:601$957'.
Removing empty process `SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$956'.
Removing empty process `SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:527$954'.
Removing empty process `SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$953'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:477$951'.
Removing empty process `SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:477$951'.
Removing empty process `SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$950'.
Removing empty process `SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:406$948'.
Removing empty process `SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$947'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:356$945'.
Removing empty process `SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:356$945'.
Removing empty process `SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$944'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:311$943'.
Removing empty process `SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:311$943'.
Removing empty process `SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$942'.
Removing empty process `SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$941'.
Removing empty process `bigmul_unit_csa.$proc$bigmul_unit_csa.v:0$644'.
Found and cleaned up 35 empty switches in `\bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
Removing empty process `bigmul_unit_csa.$proc$bigmul_unit_csa.v:295$141'.
Cleaned up 53 empty switches.

2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.
<suppressed ~611 debug messages>

2.4. Executing FLATTEN pass (flatten design).

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.
<suppressed ~9 debug messages>

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..
Removed 2601 unused cells and 5146 unused wires.
<suppressed ~2764 debug messages>

2.9. Executing CHECK pass (checking for obvious problems).
Checking module bigmul_unit_csa...
Found and reported 0 problems.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bigmul_unit_csa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bigmul_unit_csa.
Performed a total of 0 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
Removed a total of 0 cells.

2.10.6. Executing OPT_DFF pass (perform DFF optimizations).

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

2.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.10.9. Rerunning OPT passes. (Maybe there is more to do..)

2.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bigmul_unit_csa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

2.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bigmul_unit_csa.
Performed a total of 0 changes.

2.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
Removed a total of 0 cells.

2.10.13. Executing OPT_DFF pass (perform DFF optimizations).

2.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..

2.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.10.16. Finished OPT passes. (There is nothing left to do.)

2.11. Executing FSM pass (extract and optimize FSM).

2.11.1. Executing FSM_DETECT pass (finding FSMs in design).

2.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..

2.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
Removed a total of 0 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bigmul_unit_csa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bigmul_unit_csa.
Performed a total of 0 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
Removed a total of 0 cells.

2.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$22778 ($adff) from module bigmul_unit_csa (D = $procmux$3961_Y, Q = \k_iter).

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

2.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.12.9. Rerunning OPT passes. (Maybe there is more to do..)

2.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bigmul_unit_csa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

2.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bigmul_unit_csa.
Performed a total of 0 changes.

2.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
Removed a total of 0 cells.

2.12.13. Executing OPT_DFF pass (perform DFF optimizations).

2.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..

2.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.12.16. Finished OPT passes. (There is nothing left to do.)

2.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$182 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$194 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$206 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$218 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$230 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$242 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$254 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$266 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$278 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$290 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$302 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$314 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$326 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$338 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$350 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$362 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$374 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$386 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$398 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$410 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$422 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$434 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$446 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$458 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:352$470 ($add).
Removed top 30 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:377$497 ($add).
Removed top 31 bits (of 32) from port B of cell bigmul_unit_csa.$add$bigmul_unit_csa.v:380$504 ($add).
Removed top 31 bits (of 32) from port B of cell bigmul_unit_csa.$sub$bigmul_unit_csa.v:380$505 ($sub).

2.14. Executing PEEPOPT pass (run peephole optimizers).

2.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..

2.16. Executing SHARE pass (SAT-based resource sharing).

2.17. Executing TECHMAP pass (map to technology primitives).

2.17.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~114 debug messages>

2.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..

2.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module bigmul_unit_csa:
  creating $macc model for $add$bigmul_unit_csa.v:352$182 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$194 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$206 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$218 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$230 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$242 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$254 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$266 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$278 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$290 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$302 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$314 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$326 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$338 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$350 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$362 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$374 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$386 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$398 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$410 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$422 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$434 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$446 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$458 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:352$470 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:377$497 ($add).
  creating $macc model for $add$bigmul_unit_csa.v:380$504 ($add).
  creating $macc model for $sub$bigmul_unit_csa.v:380$505 ($sub).
  creating $macc model for $sub$bigmul_unit_csa.v:382$514 ($sub).
  creating $alu model for $macc $sub$bigmul_unit_csa.v:382$514.
  creating $alu model for $macc $sub$bigmul_unit_csa.v:380$505.
  creating $alu model for $macc $add$bigmul_unit_csa.v:380$504.
  creating $alu model for $macc $add$bigmul_unit_csa.v:377$497.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$470.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$458.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$446.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$434.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$422.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$410.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$398.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$386.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$374.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$362.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$350.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$338.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$326.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$314.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$302.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$290.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$278.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$266.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$254.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$242.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$230.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$218.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$206.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$194.
  creating $alu model for $macc $add$bigmul_unit_csa.v:352$182.
  creating $alu model for $gt$bigmul_unit_csa.v:364$481 ($gt): new $alu
  creating $alu model for $gt$bigmul_unit_csa.v:382$511 ($gt): merged with $sub$bigmul_unit_csa.v:382$514.
  creating $alu model for $le$bigmul_unit_csa.v:326$173 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$185 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$197 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$209 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$221 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$233 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$245 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$257 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$269 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$281 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$293 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$305 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$317 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$329 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$341 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$353 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$365 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$377 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$389 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$401 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$413 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$425 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$437 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$449 ($le): new $alu
  creating $alu model for $le$bigmul_unit_csa.v:326$461 ($le): new $alu
  creating $alu model for $lt$bigmul_unit_csa.v:380$506 ($lt): merged with $sub$bigmul_unit_csa.v:382$514.
  creating $alu cell for $le$bigmul_unit_csa.v:326$461: $auto$alumacc.cc:485:replace_alu$22995
  creating $alu cell for $le$bigmul_unit_csa.v:326$449: $auto$alumacc.cc:485:replace_alu$23006
  creating $alu cell for $le$bigmul_unit_csa.v:326$437: $auto$alumacc.cc:485:replace_alu$23017
  creating $alu cell for $le$bigmul_unit_csa.v:326$425: $auto$alumacc.cc:485:replace_alu$23028
  creating $alu cell for $le$bigmul_unit_csa.v:326$413: $auto$alumacc.cc:485:replace_alu$23039
  creating $alu cell for $le$bigmul_unit_csa.v:326$401: $auto$alumacc.cc:485:replace_alu$23050
  creating $alu cell for $le$bigmul_unit_csa.v:326$389: $auto$alumacc.cc:485:replace_alu$23061
  creating $alu cell for $le$bigmul_unit_csa.v:326$377: $auto$alumacc.cc:485:replace_alu$23072
  creating $alu cell for $le$bigmul_unit_csa.v:326$365: $auto$alumacc.cc:485:replace_alu$23083
  creating $alu cell for $le$bigmul_unit_csa.v:326$353: $auto$alumacc.cc:485:replace_alu$23094
  creating $alu cell for $le$bigmul_unit_csa.v:326$341: $auto$alumacc.cc:485:replace_alu$23105
  creating $alu cell for $le$bigmul_unit_csa.v:326$329: $auto$alumacc.cc:485:replace_alu$23116
  creating $alu cell for $le$bigmul_unit_csa.v:326$317: $auto$alumacc.cc:485:replace_alu$23127
  creating $alu cell for $le$bigmul_unit_csa.v:326$305: $auto$alumacc.cc:485:replace_alu$23138
  creating $alu cell for $le$bigmul_unit_csa.v:326$293: $auto$alumacc.cc:485:replace_alu$23149
  creating $alu cell for $le$bigmul_unit_csa.v:326$281: $auto$alumacc.cc:485:replace_alu$23160
  creating $alu cell for $le$bigmul_unit_csa.v:326$269: $auto$alumacc.cc:485:replace_alu$23171
  creating $alu cell for $le$bigmul_unit_csa.v:326$257: $auto$alumacc.cc:485:replace_alu$23182
  creating $alu cell for $le$bigmul_unit_csa.v:326$245: $auto$alumacc.cc:485:replace_alu$23193
  creating $alu cell for $le$bigmul_unit_csa.v:326$233: $auto$alumacc.cc:485:replace_alu$23204
  creating $alu cell for $le$bigmul_unit_csa.v:326$221: $auto$alumacc.cc:485:replace_alu$23215
  creating $alu cell for $le$bigmul_unit_csa.v:326$209: $auto$alumacc.cc:485:replace_alu$23226
  creating $alu cell for $le$bigmul_unit_csa.v:326$197: $auto$alumacc.cc:485:replace_alu$23237
  creating $alu cell for $le$bigmul_unit_csa.v:326$185: $auto$alumacc.cc:485:replace_alu$23248
  creating $alu cell for $le$bigmul_unit_csa.v:326$173: $auto$alumacc.cc:485:replace_alu$23259
  creating $alu cell for $gt$bigmul_unit_csa.v:364$481: $auto$alumacc.cc:485:replace_alu$23270
  creating $alu cell for $add$bigmul_unit_csa.v:352$182: $auto$alumacc.cc:485:replace_alu$23283
  creating $alu cell for $add$bigmul_unit_csa.v:352$194: $auto$alumacc.cc:485:replace_alu$23286
  creating $alu cell for $add$bigmul_unit_csa.v:352$206: $auto$alumacc.cc:485:replace_alu$23289
  creating $alu cell for $add$bigmul_unit_csa.v:352$218: $auto$alumacc.cc:485:replace_alu$23292
  creating $alu cell for $add$bigmul_unit_csa.v:352$230: $auto$alumacc.cc:485:replace_alu$23295
  creating $alu cell for $add$bigmul_unit_csa.v:352$242: $auto$alumacc.cc:485:replace_alu$23298
  creating $alu cell for $add$bigmul_unit_csa.v:352$254: $auto$alumacc.cc:485:replace_alu$23301
  creating $alu cell for $add$bigmul_unit_csa.v:352$266: $auto$alumacc.cc:485:replace_alu$23304
  creating $alu cell for $add$bigmul_unit_csa.v:352$278: $auto$alumacc.cc:485:replace_alu$23307
  creating $alu cell for $add$bigmul_unit_csa.v:352$290: $auto$alumacc.cc:485:replace_alu$23310
  creating $alu cell for $add$bigmul_unit_csa.v:352$302: $auto$alumacc.cc:485:replace_alu$23313
  creating $alu cell for $add$bigmul_unit_csa.v:352$314: $auto$alumacc.cc:485:replace_alu$23316
  creating $alu cell for $add$bigmul_unit_csa.v:352$326: $auto$alumacc.cc:485:replace_alu$23319
  creating $alu cell for $add$bigmul_unit_csa.v:352$338: $auto$alumacc.cc:485:replace_alu$23322
  creating $alu cell for $add$bigmul_unit_csa.v:352$350: $auto$alumacc.cc:485:replace_alu$23325
  creating $alu cell for $add$bigmul_unit_csa.v:352$362: $auto$alumacc.cc:485:replace_alu$23328
  creating $alu cell for $add$bigmul_unit_csa.v:352$374: $auto$alumacc.cc:485:replace_alu$23331
  creating $alu cell for $add$bigmul_unit_csa.v:352$386: $auto$alumacc.cc:485:replace_alu$23334
  creating $alu cell for $add$bigmul_unit_csa.v:352$398: $auto$alumacc.cc:485:replace_alu$23337
  creating $alu cell for $add$bigmul_unit_csa.v:352$410: $auto$alumacc.cc:485:replace_alu$23340
  creating $alu cell for $add$bigmul_unit_csa.v:352$422: $auto$alumacc.cc:485:replace_alu$23343
  creating $alu cell for $add$bigmul_unit_csa.v:352$434: $auto$alumacc.cc:485:replace_alu$23346
  creating $alu cell for $add$bigmul_unit_csa.v:352$446: $auto$alumacc.cc:485:replace_alu$23349
  creating $alu cell for $add$bigmul_unit_csa.v:352$458: $auto$alumacc.cc:485:replace_alu$23352
  creating $alu cell for $add$bigmul_unit_csa.v:352$470: $auto$alumacc.cc:485:replace_alu$23355
  creating $alu cell for $add$bigmul_unit_csa.v:377$497: $auto$alumacc.cc:485:replace_alu$23358
  creating $alu cell for $add$bigmul_unit_csa.v:380$504: $auto$alumacc.cc:485:replace_alu$23361
  creating $alu cell for $sub$bigmul_unit_csa.v:380$505: $auto$alumacc.cc:485:replace_alu$23364
  creating $alu cell for $sub$bigmul_unit_csa.v:382$514, $gt$bigmul_unit_csa.v:382$511, $lt$bigmul_unit_csa.v:380$506: $auto$alumacc.cc:485:replace_alu$23367
  created 55 $alu and 0 $macc cells.

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.
<suppressed ~7 debug messages>

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
Removed a total of 0 cells.

2.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bigmul_unit_csa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

2.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bigmul_unit_csa.
Performed a total of 0 changes.

2.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
Removed a total of 0 cells.

2.21.6. Executing OPT_DFF pass (perform DFF optimizations).

2.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..
Removed 2 unused cells and 30 unused wires.
<suppressed ~3 debug messages>

2.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.21.9. Rerunning OPT passes. (Maybe there is more to do..)

2.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bigmul_unit_csa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

2.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bigmul_unit_csa.
Performed a total of 0 changes.

2.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
Removed a total of 0 cells.

2.21.13. Executing OPT_DFF pass (perform DFF optimizations).

2.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..

2.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.21.16. Finished OPT passes. (There is nothing left to do.)

2.22. Executing MEMORY pass.

2.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..

2.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..

2.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..

2.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

2.25. Executing TECHMAP pass (map to technology primitives).

2.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

2.25.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

2.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.26. Executing ICE40_BRAMINIT pass.

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.
<suppressed ~25 debug messages>

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
Removed a total of 0 cells.

2.27.3. Executing OPT_DFF pass (perform DFF optimizations).

2.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

2.27.5. Finished fast OPT passes.

2.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
Removed a total of 0 cells.

2.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bigmul_unit_csa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

2.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bigmul_unit_csa.
Performed a total of 0 changes.

2.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
Removed a total of 0 cells.

2.29.6. Executing OPT_DFF pass (perform DFF optimizations).

2.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..

2.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.29.9. Finished OPT passes. (There is nothing left to do.)

2.30. Executing ICE40_WRAPCARRY pass (wrap carries).

2.31. Executing TECHMAP pass (map to technology primitives).

2.31.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.31.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ice40_alu for cells of type $alu.
Using template $paramod$6412f7f13655de512a17af2c71a87b50b4a57324\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ice40_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~658 debug messages>

2.32. Executing OPT pass (performing simple optimizations).

2.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.
<suppressed ~2787 debug messages>

2.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
<suppressed ~2577 debug messages>
Removed a total of 859 cells.

2.32.3. Executing OPT_DFF pass (perform DFF optimizations).

2.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..
Removed 864 unused cells and 963 unused wires.
<suppressed ~865 debug messages>

2.32.5. Finished fast OPT passes.

2.33. Executing ICE40_OPT pass (performing simple optimizations).

2.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23283.slice[0].carry: CO=\k_iter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23286.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23248.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23289.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23237.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23292.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23226.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23295.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23215.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23298.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23204.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23301.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23193.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23304.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23182.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23307.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23171.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23310.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23160.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23313.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23149.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23316.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23138.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23319.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23127.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23322.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23116.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23325.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23105.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23328.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23094.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23331.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23083.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23334.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23072.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23337.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23061.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23340.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23050.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23343.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23039.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23346.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23028.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23349.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23017.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23352.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23006.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23355.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$22995.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23358.slice[0].carry: CO=\s_diag [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23361.slice[0].carry: CO=\s_diag [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23364.slice[0].carry: CO=\operand_size [0]

2.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.33.4. Executing OPT_DFF pass (perform DFF optimizations).

2.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..

2.33.6. Rerunning OPT passes. (Removed registers in this run.)

2.33.7. Running ICE40 specific optimizations.

2.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
Removed a total of 0 cells.

2.33.10. Executing OPT_DFF pass (perform DFF optimizations).

2.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..

2.33.12. Finished OPT passes. (There is nothing left to do.)

2.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.35. Executing TECHMAP pass (map to technology primitives).

2.35.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
No more expansions possible.
<suppressed ~120 debug messages>

2.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23283.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23286.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23289.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23292.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23295.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23298.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23301.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23304.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23307.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23310.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23313.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23316.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23319.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23322.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23325.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23328.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23331.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23334.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23337.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23340.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23343.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23346.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23349.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23352.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23355.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23358.slice[0].carry ($lut).
Mapping bigmul_unit_csa.$auto$alumacc.cc:485:replace_alu$23364.slice[0].carry ($lut).

2.38. Executing ICE40_OPT pass (performing simple optimizations).

2.38.1. Running ICE40 specific optimizations.

2.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.
<suppressed ~380 debug messages>

2.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
<suppressed ~294 debug messages>
Removed a total of 98 cells.

2.38.4. Executing OPT_DFF pass (perform DFF optimizations).

2.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..
Removed 0 unused cells and 727 unused wires.
<suppressed ~1 debug messages>

2.38.6. Rerunning OPT passes. (Removed registers in this run.)

2.38.7. Running ICE40 specific optimizations.

2.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bigmul_unit_csa.

2.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bigmul_unit_csa'.
Removed a total of 0 cells.

2.38.10. Executing OPT_DFF pass (perform DFF optimizations).

2.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bigmul_unit_csa..

2.38.12. Finished OPT passes. (There is nothing left to do.)

2.39. Executing TECHMAP pass (map to technology primitives).

2.39.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.40. Executing ABC pass (technology mapping using ABC).

2.40.1. Extracting gate netlist of module `\bigmul_unit_csa' to `<abc-temp-dir>/input.blif'..
Extracted 3128 gates and 4240 wires to a netlist network with 1110 inputs and 963 outputs.

2.40.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =    1550.
ABC: Participating nodes from both networks       =    3124.
ABC: Participating nodes from the first network   =    1549. (  72.48 % of nodes)
ABC: Participating nodes from the second network  =    1575. (  73.70 % of nodes)
ABC: Node pairs (any polarity)                    =    1549. (  72.48 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1461. (  68.37 % of names can be moved)
ABC: Total runtime =     0.90 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2136
ABC RESULTS:        internal signals:     2167
ABC RESULTS:           input signals:     1110
ABC RESULTS:          output signals:      963
Removing temp directory.

2.41. Executing ICE40_WRAPCARRY pass (wrap carries).

2.42. Executing TECHMAP pass (map to technology primitives).

2.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 834 unused cells and 2335 unused wires.

2.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3062
  1-LUT               65
  2-LUT               85
  3-LUT             1848
  4-LUT             1064
  with \SB_CARRY    (#0)  900
  with \SB_CARRY    (#1)  898

Eliminating LUTs.
Number of LUTs:     3062
  1-LUT               65
  2-LUT               85
  3-LUT             1848
  4-LUT             1064
  with \SB_CARRY    (#0)  900
  with \SB_CARRY    (#1)  898

Combining LUTs.
Number of LUTs:     2793
  1-LUT               65
  2-LUT               71
  3-LUT             1338
  4-LUT             1319
  with \SB_CARRY    (#0)  900
  with \SB_CARRY    (#1)  898

Eliminated 0 LUTs.
Combined 269 LUTs.
<suppressed ~23419 debug messages>

2.44. Executing TECHMAP pass (map to technology primitives).

2.44.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$629288805861db2492386648ff94cc9e61d6fd7b\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$4f8066b1ac1b63eb4f02643acff28e860271e033\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod$12fb017f90e7463fe74789d2ec23494cce2be24a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$4f69d4d033e11c2ad5507aac664c04ab2a1cdc76\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3342 debug messages>
Removed 0 unused cells and 6327 unused wires.

2.45. Executing AUTONAME pass.
Renamed 281216 objects in module bigmul_unit_csa (372 iterations).
<suppressed ~5228 debug messages>

2.46. Executing HIERARCHY pass (managing design hierarchy).

2.46.1. Analyzing design hierarchy..
Top module:  \bigmul_unit_csa

2.46.2. Analyzing design hierarchy..
Top module:  \bigmul_unit_csa
Removed 0 unused modules.

2.47. Printing statistics.

=== bigmul_unit_csa ===

   Number of wires:                642
   Number of wire bits:           6331
   Number of public wires:         642
   Number of public wire bits:    6331
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4595
     SB_CARRY                     1704
     SB_DFFER                       32
     SB_DFFR                        66
     SB_LUT4                      2793

2.48. Executing CHECK pass (checking for obvious problems).
Checking module bigmul_unit_csa...
Found and reported 0 problems.

3. Printing statistics.

=== bigmul_unit_csa ===

   Number of wires:                642
   Number of wire bits:           6331
   Number of public wires:         642
   Number of public wire bits:    6331
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4595
     SB_CARRY                     1704
     SB_DFFER                       32
     SB_DFFR                        66
     SB_LUT4                      2793

4. Printing statistics.

=== bigmul_unit_csa ===

   Number of wires:                642
   Number of wire bits:           6331
   Number of public wires:         642
   Number of public wire bits:    6331
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4595
     SB_CARRY                     1704
     SB_DFFER                       32
     SB_DFFR                        66
     SB_LUT4                      2793

   Estimated number of transistors:          0+

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 80cc6683d0, CPU: user 10.60s system 0.16s, MEM: 118.45 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 18% 1x abc (2 sec), 17% 21x opt_expr (2 sec), ...
