// Seed: 1590633921
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_5;
  assign id_4 = -1'h0 && id_5[-1] ? 1'd0 >>> 1 : -1;
endmodule
module module_0 #(
    parameter id_0 = 32'd31,
    parameter id_3 = 32'd39
) (
    input tri0 _id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wire _id_3,
    output tri1 id_4,
    output wire id_5,
    input wand module_1,
    output supply0 id_7,
    output uwire id_8
);
  wire [1 : (  id_0  ==?  1  ?  id_0 : id_3  )] id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
