@TIME_DOMAIN continuous

MODULE main
VAR
    c: clock;
    loc: {l0, l1};
INIT
    loc = l0 & c = 0;

INVAR
    (loc = l0 -> c <= 5) &
    (loc = l1 -> c < 15);

TRANS
    ((loc = l0 & next(loc) = l1)  -> (c >= 5 & next(c) = 0)) &
    ((loc = l1 & next(loc) = l0)  -> (c > 3 & next(c) = c));
TRANS
    next(loc) != loc;
LTLSPEC
    G (loc = l0 -> (time_until(loc = l1) <= 5))
LTLSPEC
    G (loc = l0 -> (F[0,5] loc = l1))
LTLSPEC
    G(loc = l0 & next(loc) = l1 -> (G[0,3] loc = l1))
