\hypertarget{group___a_d_c__interrupts__definition}{}\section{A\+DC Interrupts Definition}
\label{group___a_d_c__interrupts__definition}\index{ADC Interrupts Definition@{ADC Interrupts Definition}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}\label{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}} 
\#define {\bfseries A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+E\+O\+C\+IE}})
\item 
\mbox{\Hypertarget{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}\label{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}} 
\#define {\bfseries A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+IE}})
\item 
\mbox{\Hypertarget{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}\label{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}} 
\#define {\bfseries A\+D\+C\+\_\+\+I\+T\+\_\+\+J\+E\+OC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+E\+O\+C\+IE}})
\item 
\mbox{\Hypertarget{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}\label{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}} 
\#define {\bfseries A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+O\+V\+R\+IE}})
\end{DoxyCompactItemize}


\subsection{Detailed Description}
