Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Apr 28 17:18:55 2018
| Host         : DESKTOP-55SCUS4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rom_read_wrapper_control_sets_placed.rpt
| Design       : rom_read_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |   101 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            1 |
|      4 |            6 |
|      6 |            1 |
|      8 |            1 |
|     12 |            4 |
|     13 |            1 |
|     14 |            2 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             116 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              76 |           26 |
| Yes          | No                    | No                     |             338 |           94 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                            |                1 |              2 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_lite_sm_cs[5]_i_1_n_0                                              | rom_read_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_rst_a                                                |                1 |              3 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | rom_read_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_rst_a                                                |                2 |              4 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | rom_read_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              4 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              4 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              4 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              4 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              4 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | rom_read_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |              8 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                2 |             12 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                            |                5 |             12 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                6 |             12 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                3 |             12 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                4 |             13 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                            |                3 |             14 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                3 |             14 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                3 |             16 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                9 |             20 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                            |                7 |             20 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |               10 |             32 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                            |               10 |             33 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |                6 |             33 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |               11 |             33 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |                8 |             33 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |               10 |             45 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |               11 |             45 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | rom_read_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               17 |             60 |
|  rom_read_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                            |               35 |            117 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


