<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1576499324">
  <File Type="VDS-TIMING-PB" Name="bram_reader_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="bram_reader_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="bram_reader.dcp"/>
  <File Type="RDS-UTIL-PB" Name="bram_reader_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="bram_reader_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="bram_reader_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="bram_reader.vds"/>
  <File Type="REPORTS-TCL" Name="bram_reader_reports.tcl"/>
  <File Type="PA-TCL" Name="bram_reader.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_bram/design_bram.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_bram/hdl/design_bram_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/bram_reader.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="bram_reader"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/lab_ps_pl_test_help/pynq_constrain.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab_ps_pl_test_help/pynq_constrain.xdc"/>
        <Attr Name="ImportTime" Val="1570702947"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_bram_axi_bram_ctrl_0_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_bram_rst_ps7_0_50M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_bram_axi_smc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_bram_axi_bram_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_bram_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_bram_blk_mem_gen_0_0"/>
</GenRun>
