/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  reg [11:0] _02_;
  wire [12:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [18:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[174] ? in_data[186] : in_data[112];
  assign celloutsig_0_0z = ~in_data[35];
  assign celloutsig_0_9z = ~celloutsig_0_4z;
  assign celloutsig_0_19z = ~_00_;
  assign celloutsig_1_2z = ~in_data[110];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 12'h000;
    else _02_ <= { in_data[65:59], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z };
  reg [12:0] _10_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 13'h0000;
    else _10_ <= { celloutsig_0_11z[10:4], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_7z };
  assign { _03_[12:6], _00_, _03_[4:0] } = _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 3'h0;
    else _01_ <= in_data[25:23];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_1z } == { celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_22z = _02_[11:8] == { in_data[64:62], celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[190:186], celloutsig_1_4z } == { in_data[131:127], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[122], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } === in_data[129:125];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z } === in_data[103:101];
  assign celloutsig_0_1z = { in_data[43:40], celloutsig_0_0z } <= { in_data[9:6], celloutsig_0_0z };
  assign celloutsig_0_7z = { _02_[9:5], _01_, celloutsig_0_0z } && { in_data[50], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_11z[8:5], celloutsig_0_14z } && { celloutsig_0_17z[3:2], celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_1_9z = { in_data[117:108], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z } || { in_data[179:159], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_3z = { in_data[21:19], celloutsig_0_1z, _01_ } || { _01_[2:1], celloutsig_0_0z, _01_, celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_8z } || { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_1_16z = in_data[148:133] || { celloutsig_1_15z[13:1], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_10z } || { celloutsig_1_15z[15:14], celloutsig_1_10z };
  assign celloutsig_0_5z = in_data[65:59] || { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, _01_ };
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z } || { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_10z = { _02_[10:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_5z } || in_data[60:46];
  assign celloutsig_1_1z = { in_data[148:139], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } || { in_data[172:160], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[191:187], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } || { in_data[174:168], celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[132:119], celloutsig_1_1z, celloutsig_1_5z } || { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_11z = - { _02_[9], celloutsig_0_7z, celloutsig_0_7z, _01_, celloutsig_0_8z, celloutsig_0_1z, _01_ };
  assign celloutsig_0_17z = - _03_[10:6];
  assign celloutsig_1_7z = - { in_data[129:125], celloutsig_1_0z };
  assign celloutsig_1_10z = & { celloutsig_1_9z, celloutsig_1_7z[2], celloutsig_1_3z };
  assign celloutsig_1_11z = & { celloutsig_1_9z, celloutsig_1_7z[2], celloutsig_1_3z, celloutsig_1_0z, in_data[106:102] };
  assign celloutsig_1_12z = & { celloutsig_1_7z[5:4], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_18z = & { celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_15z = { in_data[113:106], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_13z } >> { in_data[141:136], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_13z = ~((celloutsig_1_6z & celloutsig_1_6z) | celloutsig_1_0z);
  assign celloutsig_0_14z = ~((celloutsig_0_4z & in_data[13]) | celloutsig_0_4z);
  assign _03_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
