// Seed: 4077794256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  logic [7:0] id_5, id_6 = (id_6);
  initial $display(1, -1);
  always id_3 = id_2;
  wire id_7;
  assign id_5[1] = 1;
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri id_2,
    output supply0 id_3
);
  parameter id_5 = 1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
endmodule
