// Seed: 4049915969
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5,
    output id_6
);
  assign id_6 = 1;
  assign id_6 = 1;
  assign id_6 = id_0;
endmodule
