<!DOCTYPE html>
<html lang="ko">

<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Processor Architecture ‚Äì ACAS</title>
  <link rel="stylesheet" href="../assets/css/style.css" />
  <link rel="icon" href="../assets/images/favicon.jpg" type="image/jpg">
</head>

<body>
  <!-- (Ìó§ÎçîÎäî Í∏∞Ï°¥Í≥º ÎèôÏùºÌïòÍ≤å container ÏïàÏóê nav Ìè¨Ìï®) -->
  <header>
    <div class="container">
      <div class="logo">
        <a href="../index.html">
          <img src="../assets/images/logo.png" alt="ACAS">
        </a>
      </div>
      <nav>
        <ul>
          <li><a href="../index.html">Home</a></li>
          <li><a href="../news.html">News</a></li>
          <li><a href="../members.html">Members</a></li>
          <li><a href="../research.html" class="active">Research</a></li>
          <li><a href="../publications.html">Publications</a></li>
          <li><a href="../memories.html">Memories</a></li>
        </ul>
      </nav>
    </div>
  </header>

  <main>
    <div class="container">
      <h1>Processor Architecture</h1>
      <div class="research-item">
        <div class="research-text">
          <h2>Processor Architecture</h2>
          <p>Our research dives into the design and optimization of cutting-edge processor architectures, 
            including CPUs, GPUs, NPUs, and DPUs. Our primary goal is to maximize high-performance computing potential 
            while meticulously balancing it with energy efficiency. Beyond performance, 
            we're dedicated to building fault-tolerant and secure architectures, 
            ensuring our systems are not just fast, but also highly reliable and resilient against errors, 
            promoting unwavering stability and swift recovery.</p>
        </div>
        <div class="research-image">
          <img src="../assets/images/processor4.PNG" alt="Processor Architecture">
        </div>
      </div>

      <section class="publications">
        <h2>Related Publications (Processor Architecture)</h2>
        <ul class="publication-list">
          <li class="publication-item">
            <div><span class="pub-tag CA">CA</span><span class="pub-tag tier">Top-tier Conf.</span></div>
            <a href="#">Exploiting Inter-block Entropy to Enhance the Compressibility of Blocks with Diverse Data</a>
            <div class="publication-meta"><strong>IEEE HPCA</strong> ¬∑ Seoul (Apr 2022)</div>
            <div class="publication-authors">Jinkwon Kim ¬∑ Mincheol Kang ¬∑ <strong>Jeongkyu Hong</strong> ¬∑ Soontae Kim
            </div>
          </li>
          <li class="publication-item">
            <div><span class="pub-tag CA">CA</span><span class="pub-tag tier">Top-tier Jnl.</span></div>
            <a href="#">CID: Co-Architecting Instruction-Cache and Decompression System for Embedded Systems</a>
            <div class="publication-meta"><strong>IEEE Transactions on Computers</strong> 70 (7): 1132-1145 (Mar 2021)
            </div>
            <div class="publication-authors">Jinkwon Kim ¬∑ Seokin Hong ¬∑ <strong>Jeongkyu Hong</strong> ¬∑ Soontae Kim
            </div>
          </li>
          <li class="publication-item">
            <div><span class="pub-tag CA">CA</span><span class="pub-tag JOURNAL">Journal</span></div>
            <a href="#">ETS: Efficient Task Scheduler for Per-Core DVFS-Enabled Multicore Processors</a>
            <div class="publication-meta"><strong>JICCE</strong> 18 (4) (Dec 2020)</div>
            <div class="publication-authors"><strong>Jeongkyu Hong</strong></div>
          </li>
          <li class="publication-item">
            <div><span class="pub-tag CA">CA</span><span class="pub-tag JOURNAL">Journal</span></div>
            <a href="#">MH-Cache: A Multi-retention STT-RAM LLC for Mobile Hardware Rendering Systems</a>
            <div class="publication-meta"><strong>ACM TACO</strong> 16 (3) (Aug 2019)</div>
            <div class="publication-authors">Jungwoo Park ¬∑ Myoungjun Lee ¬∑ Soontae Kim ¬∑ Minho Ju ¬∑ <strong>Jeongkyu
                Hong</strong></div>
          </li>
          <li class="publication-item">
            <div><span class="pub-tag CA">CA</span><span class="pub-tag tier">Top-tier Jnl.</span></div>
            <a href="#">Smart ECC Allocation Cache Utilizing Cache-Data Space</a>
            <div class="publication-meta"><strong>IEEE Transactions on Computers</strong> 66 (2): 368-374 (Feb 2017)
            </div>
            <div class="publication-authors"><strong>Jeongkyu Hong</strong> ¬∑ Soontae Kim</div>
          </li>
          <li class="publication-item">
            <div><span class="pub-tag CA">CA</span><span class="pub-tag JOURNAL">Journal</span></div>
            <a href="#">Flexible ECC Management for Low-Cost Transient-Error Protection of Last-Level Caches</a>
            <div class="publication-meta"><strong>IEEE TVLSI</strong> 24 (6): 2152-2164 (Jun 2016)</div>
            <div class="publication-authors"><strong>Jeongkyu Hong</strong> ¬∑ Soontae Kim</div>
          </li>
          <li class="publication-item">
            <div><span class="pub-tag CA">CA</span><span class="pub-tag JOURNAL">Journal</span></div>
            <a href="#">Exploiting Same Tag Bits to Improve the Reliability of Cache Memories</a>
            <div class="publication-meta"><strong>IEEE TVLSI</strong> 23 (2): 254-265 (Feb 2015)</div>
            <div class="publication-authors"><strong>Jeongkyu Hong</strong> ¬∑ Jesung Kim ¬∑ Soontae Kim</div>
          </li>
          <li class="publication-item">
            <div><span class="pub-tag CA">CA</span><span class="pub-tag CONF">Conf.</span></div>
            <a href="#">ECC String: Flexible ECC Management for Low-Cost Error Protection of L2 Caches</a>
            <div class="publication-meta"><strong>IEEE ICCD</strong> ¬∑ Montreal, Canada (Oct 2012)</div>
            <div class="publication-authors"><strong>Jeongkyu Hong</strong> ¬∑ Soontae Kim</div>
          </li>
        </ul>
      </section>
    </div>
  </main>
  <footer class="footer-banner">
    <div class="footer-content">
      <div class="footer-left">
        <h3>ACAS</h3>
        <p>ACAS Lab is a computer architecture and system research group<br> in the School of Electrical and Computer
          Engineering<br> at University of Seoul (UoS).</p>
        <div class="social-icons">
          <a href="../index.html" title="Home Page">üåê</a>
          <a href="#" id="copyEmail" title="Copy Email Address">‚úâÔ∏è</a>
        </div>
      </div>
      <div class="footer-center">
        <h4>Location</h4>
        <p>üìç 163, Seoulsiripdae-ro, Dongdaemun-gu, Seoul,<br>Republic of Korea,
          University of Seoul<br>
          Information & Technology Building Room #613</p>
      </div>
      <div class="footer-right">
        <h4>Contact us</h4>
        <p><a href="mailto:jhong@uos.ac.kr" id="copyEmailText">jhong@uos.ac.kr</a><br>
        Office:R#606, Info.&Tech. Bldg </p>
      </div>
    </div>
  </footer>

  <script src="../assets/js/main.js"></script>
</body>

</html>