/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_11z;
  reg [4:0] celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [15:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [16:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[173] ? in_data[145] : in_data[185];
  assign celloutsig_1_3z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_1_18z = ~((celloutsig_1_12z | celloutsig_1_7z) & (celloutsig_1_14z[3] | celloutsig_1_13z));
  assign celloutsig_0_11z = celloutsig_0_6z[3] ^ celloutsig_0_2z[9];
  assign celloutsig_1_11z = { in_data[148:146], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_7z } & { celloutsig_1_5z[8:1], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_3z = celloutsig_0_1z & celloutsig_0_1z;
  assign celloutsig_0_4z = { celloutsig_0_2z[5:0], celloutsig_0_3z } / { 1'h1, celloutsig_0_2z[5:1], celloutsig_0_1z };
  assign celloutsig_0_25z = celloutsig_0_4z[4:2] === celloutsig_0_3z[4:2];
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z } >= celloutsig_1_5z[9:2];
  assign celloutsig_1_10z = { celloutsig_1_2z[1:0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z } >= { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_4z = { in_data[170:167], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z } >= { in_data[112], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_5z[8:0], celloutsig_1_8z } <= { celloutsig_1_11z[7:5], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_1_12z = ! { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_19z = ! { celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_1_8z = celloutsig_1_0z ? { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z } : { in_data[105:102], celloutsig_1_6z };
  assign celloutsig_1_7z = { celloutsig_1_2z[3:0], celloutsig_1_4z } != { celloutsig_1_5z[4:2], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_8z[3:1] != celloutsig_1_5z[6:4];
  assign celloutsig_1_1z = in_data[148:146] != in_data[186:184];
  assign celloutsig_0_24z = celloutsig_0_11z & in_data[54];
  assign celloutsig_1_5z = { in_data[180:172], celloutsig_1_1z } << { in_data[191:184], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_2z = { in_data[108:107], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } << in_data[186:182];
  assign celloutsig_0_2z = in_data[86:71] >>> in_data[39:24];
  assign celloutsig_0_6z = celloutsig_0_4z[8:0] >>> celloutsig_0_4z[9:1];
  always_latch
    if (clkin_data[64]) celloutsig_1_14z = 17'h00000;
    else if (clkin_data[0]) celloutsig_1_14z = { celloutsig_1_5z[7:4], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_1z = in_data[91:87];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
