// Seed: 2078207098
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_4(
      id_2, id_2, 1
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    output tri0 id_5,
    input wand id_6,
    input supply1 id_7,
    output tri1 id_8,
    output wor id_9,
    input supply1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    output tri0 id_14,
    output wire id_15,
    input supply0 id_16,
    output wire id_17,
    output wor id_18,
    input supply0 id_19,
    input supply1 id_20
);
  tri id_22 = 1'b0;
  id_23(
      id_13 == id_7
  );
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22
  );
  supply1 id_24;
  assign #1 id_14 = id_20;
  wire id_25;
  assign id_24 = id_7;
endmodule
