INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmadec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmadec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmreg
INFO: [VRFC 10-311] analyzing module fpmreg1
INFO: [VRFC 10-311] analyzing module fpmregres
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmul
INFO: [VRFC 10-2458] undeclared symbol Dnf, assumed default net type wire [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmul_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-2845] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module mux2
WARNING: [VRFC 10-2845] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module dreg_of_uf
INFO: [VRFC 10-311] analyzing module dreg_en
INFO: [VRFC 10-311] analyzing module Dreg_rst
INFO: [VRFC 10-311] analyzing module dreg_full
INFO: [VRFC 10-311] analyzing module sl_one
INFO: [VRFC 10-311] analyzing module fpmul_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmwrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/system.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
