Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec  8 17:25:04 2019
| Host         : LAPTOP-129QD18V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.254        0.000                      0                 1822        0.026        0.000                      0                 1822        4.020        0.000                       0                   794  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.254        0.000                      0                 1822        0.026        0.000                      0                 1822        4.020        0.000                       0                   794  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 3.158ns (41.752%)  route 4.406ns (58.248%))
  Logic Levels:           10  (CARRY4=4 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.699     2.993    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y95         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     3.511 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=10, routed)          1.233     4.744    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/Q[13]
    SLICE_X35Y92         LUT4 (Prop_lut4_I2_O)        0.152     4.896 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_9/O
                         net (fo=1, routed)           0.672     5.568    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_9_n_0
    SLICE_X34Y92         LUT4 (Prop_lut4_I1_O)        0.326     5.894 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_5/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.149 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry/O[3]
                         net (fo=2, routed)           0.580     6.729    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_n_4
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.307     7.036 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__15_carry_i_1/O
                         net (fo=1, routed)           0.000     7.036    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__15_carry_i_1_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.284 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__15_carry/O[3]
                         net (fo=2, routed)           0.653     7.937    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/C[3]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.306     8.243 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry_i_1/O
                         net (fo=1, routed)           0.000     8.243    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry_i_1_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.644 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry/CO[3]
                         net (fo=1, routed)           0.000     8.644    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.866 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry__0/O[0]
                         net (fo=2, routed)           0.732     9.598    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry__0_n_7
    SLICE_X30Y89         LUT6 (Prop_lut6_I2_O)        0.299     9.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/axi_rdata[5]_i_4/O
                         net (fo=1, routed)           0.535    10.433    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/axi_rdata[5]_i_4_n_0
    SLICE_X32Y91         LUT5 (Prop_lut5_I4_O)        0.124    10.557 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    10.557    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X32Y91         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.478    12.657    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X32Y91         FDRE (Setup_fdre_C_D)        0.079    12.811    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 3.158ns (44.805%)  route 3.890ns (55.195%))
  Logic Levels:           10  (CARRY4=4 LUT4=4 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.699     2.993    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y95         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     3.511 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=10, routed)          1.233     4.744    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/Q[13]
    SLICE_X35Y92         LUT4 (Prop_lut4_I2_O)        0.152     4.896 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_9/O
                         net (fo=1, routed)           0.672     5.568    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_9_n_0
    SLICE_X34Y92         LUT4 (Prop_lut4_I1_O)        0.326     5.894 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_5/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.149 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry/O[3]
                         net (fo=2, routed)           0.580     6.729    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_n_4
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.307     7.036 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__15_carry_i_1/O
                         net (fo=1, routed)           0.000     7.036    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__15_carry_i_1_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.284 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__15_carry/O[3]
                         net (fo=2, routed)           0.653     7.937    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/C[3]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.306     8.243 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry_i_1/O
                         net (fo=1, routed)           0.000     8.243    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry_i_1_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.644 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry/CO[3]
                         net (fo=1, routed)           0.000     8.644    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.866 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry__0/O[0]
                         net (fo=2, routed)           0.587     9.453    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry__0_n_7
    SLICE_X30Y89         LUT5 (Prop_lut5_I2_O)        0.299     9.752 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.165     9.917    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/axi_rdata[4]_i_4_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I4_O)        0.124    10.041 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    10.041    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X30Y89         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.523    12.702    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y89         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X30Y89         FDRE (Setup_fdre_C_D)        0.077    12.889    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 2.878ns (44.121%)  route 3.645ns (55.879%))
  Logic Levels:           9  (CARRY4=3 LUT4=4 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.699     2.993    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y95         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     3.511 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=10, routed)          1.233     4.744    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/Q[13]
    SLICE_X35Y92         LUT4 (Prop_lut4_I2_O)        0.152     4.896 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_9/O
                         net (fo=1, routed)           0.672     5.568    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_9_n_0
    SLICE_X34Y92         LUT4 (Prop_lut4_I1_O)        0.326     5.894 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_5/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.149 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry/O[3]
                         net (fo=2, routed)           0.580     6.729    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_n_4
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.307     7.036 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__15_carry_i_1/O
                         net (fo=1, routed)           0.000     7.036    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__15_carry_i_1_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.284 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__15_carry/O[3]
                         net (fo=2, routed)           0.653     7.937    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/C[3]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.306     8.243 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry_i_1/O
                         net (fo=1, routed)           0.000     8.243    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry_i_1_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.491 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry/O[3]
                         net (fo=3, routed)           0.507     8.998    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry_n_4
    SLICE_X31Y89         LUT6 (Prop_lut6_I3_O)        0.306     9.304 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.000     9.304    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/axi_rdata[3]_i_2_n_0
    SLICE_X31Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     9.516 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.516    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X31Y89         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.523    12.702    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X31Y89         FDRE (Setup_fdre_C_D)        0.064    12.876    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.989ns (46.679%)  route 3.414ns (53.321%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.699     2.993    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y95         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     3.511 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=10, routed)          1.235     4.746    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/Q[13]
    SLICE_X35Y92         LUT4 (Prop_lut4_I0_O)        0.152     4.898 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_14/O
                         net (fo=1, routed)           0.521     5.418    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_14_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.332     5.750 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_6/O
                         net (fo=1, routed)           0.000     5.750    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_i_6_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry/O[2]
                         net (fo=2, routed)           0.432     6.432    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S_carry_n_5
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.301     6.733 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__15_carry_i_2/O
                         net (fo=1, routed)           0.000     6.733    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__15_carry_i_2_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.981 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__15_carry/O[2]
                         net (fo=2, routed)           0.404     7.385    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/C[2]
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.302     7.687 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry_i_2/O
                         net (fo=1, routed)           0.000     7.687    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry_i_2_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.935 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry/O[2]
                         net (fo=2, routed)           0.444     8.380    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S__31_carry_n_5
    SLICE_X31Y89         LUT6 (Prop_lut6_I4_O)        0.302     8.682 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/axi_rdata[2]_i_4/O
                         net (fo=1, routed)           0.379     9.060    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/S[2]
    SLICE_X33Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.184 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.000     9.184    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/axi_rdata[2]_i_2_n_0
    SLICE_X33Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     9.396 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/conv_i/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.396    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X33Y89         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.477    12.656    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X33Y89         FDRE (Setup_fdre_C_D)        0.064    12.795    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.116ns (20.208%)  route 4.406ns (79.792%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=18, routed)          1.023     4.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[1]
    SLICE_X34Y101        LUT2 (Prop_lut2_I1_O)        0.146     4.826 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           1.108     5.933    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y101        LUT4 (Prop_lut4_I2_O)        0.328     6.261 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          1.699     7.960    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y89         LUT5 (Prop_lut5_I0_O)        0.124     8.084 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.577     8.661    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X31Y90         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.523    12.702    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.472    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.116ns (20.208%)  route 4.406ns (79.792%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=18, routed)          1.023     4.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[1]
    SLICE_X34Y101        LUT2 (Prop_lut2_I1_O)        0.146     4.826 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           1.108     5.933    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y101        LUT4 (Prop_lut4_I2_O)        0.328     6.261 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          1.699     7.960    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y89         LUT5 (Prop_lut5_I0_O)        0.124     8.084 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.577     8.661    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X31Y90         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.523    12.702    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.472    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.116ns (20.208%)  route 4.406ns (79.792%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=18, routed)          1.023     4.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[1]
    SLICE_X34Y101        LUT2 (Prop_lut2_I1_O)        0.146     4.826 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           1.108     5.933    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y101        LUT4 (Prop_lut4_I2_O)        0.328     6.261 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          1.699     7.960    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y89         LUT5 (Prop_lut5_I0_O)        0.124     8.084 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.577     8.661    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X31Y90         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.523    12.702    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.472    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.116ns (20.208%)  route 4.406ns (79.792%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=18, routed)          1.023     4.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[1]
    SLICE_X34Y101        LUT2 (Prop_lut2_I1_O)        0.146     4.826 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           1.108     5.933    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y101        LUT4 (Prop_lut4_I2_O)        0.328     6.261 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          1.699     7.960    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y89         LUT5 (Prop_lut5_I0_O)        0.124     8.084 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.577     8.661    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X31Y90         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.523    12.702    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X31Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.472    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 1.116ns (20.488%)  route 4.331ns (79.512%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=18, routed)          1.023     4.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[1]
    SLICE_X34Y101        LUT2 (Prop_lut2_I1_O)        0.146     4.826 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           1.108     5.933    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y101        LUT4 (Prop_lut4_I2_O)        0.328     6.261 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          1.716     7.977    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y89         LUT5 (Prop_lut5_I0_O)        0.124     8.101 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg4[7]_i_1/O
                         net (fo=8, routed)           0.485     8.586    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0
    SLICE_X33Y92         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.478    12.657    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg4_reg[1]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X33Y92         FDRE (Setup_fdre_C_CE)      -0.205    12.427    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg4_reg[1]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg4_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 1.116ns (20.488%)  route 4.331ns (79.512%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=18, routed)          1.023     4.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[1]
    SLICE_X34Y101        LUT2 (Prop_lut2_I1_O)        0.146     4.826 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           1.108     5.933    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y101        LUT4 (Prop_lut4_I2_O)        0.328     6.261 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          1.716     7.977    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y89         LUT5 (Prop_lut5_I0_O)        0.124     8.101 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg4[7]_i_1/O
                         net (fo=8, routed)           0.485     8.586    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0
    SLICE_X33Y92         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg4_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         1.478    12.657    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg4_reg[6]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X33Y92         FDRE (Setup_fdre_C_CE)      -0.205    12.427    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg4_reg[6]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  3.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.230ns (47.450%)  route 0.255ns (52.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.255     1.292    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.102     1.394 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.394    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1_n_0
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.107     1.368    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.128%)  route 0.312ns (68.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=9, routed)           0.312     1.366    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[16]
    SLICE_X31Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.070     1.332    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.737%)  route 0.259ns (61.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.659     0.995    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.259     1.418    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.358    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.576     0.912    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.056     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.169%)  route 0.178ns (55.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.178     1.311    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.833%)  route 0.173ns (55.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.558     0.894    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.173     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X32Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.558     0.894    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.115     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X32Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.468%)  route 0.169ns (54.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.655     0.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.169     1.301    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.282ns (47.124%)  route 0.316ns (52.876%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.559     0.895    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=1, routed)           0.316     1.375    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X32Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.420 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.420    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[31]_i_2_n_0
    SLICE_X32Y100        MUXF7 (Prop_muxf7_I0_O)      0.073     1.493 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     1.493    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X32Y100        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=794, routed)         0.912     1.278    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y101   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y101   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y101   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y88    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y95    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg2_reg[20]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y104   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK



