{
    "id": "164873639",
    "title": "Automatic Synthesis of FPGA Processor Arrays from Loop Algorithms",
    "venue": "The Journal of Supercomputing",
    "year": 2003,
    "authors": [
        {
            "name": "Marcus Bednara",
            "id": "2080147058",
            "org": "Computer Engineering Laboratory, University of Paderborn, Germany bednara@date.upb.de#TAB#"
        },
        {
            "name": "Jurgen Teich",
            "id": "2017911276",
            "org": "Computer Engineering Laboratory, University of Paderborn, Germany teich@date.upb.de#TAB#"
        }
    ],
    "fields_of_study": [
        "Electronic design automation",
        "Field-programmable gate array",
        "Design flow",
        "Parallel computing",
        "Array data structure",
        "Computer architecture",
        "VHDL",
        "Computer science",
        "Processor array",
        "FPGA prototype",
        "Reconfigurable computing"
    ],
    "references": [
        "1487433818",
        "1504751168",
        "1602600491",
        "2054472284",
        "2082711009",
        "2100402679",
        "2107470992",
        "2141628696"
    ]
}