make -C /home/s316792/project/cv32e40p_tftlab_2023/sbst
make[1]: Entering directory `/home/s316792/project/cv32e40p_tftlab_2023/sbst'
/opt/riscv/bin/riscv32-unknown-elf-gcc -march=rv32imc -o sbst.elf -w -Os -g -nostdlib \
	-Xlinker -Map=sbst.map \
	-T link.ld \
	-static \
	crt0.S main.c syscalls.c vectors.S tests/test2.S tests/test1.S  \
	-I /opt/riscv/riscv32-unknown-elf/include \
	-L /opt/riscv/riscv32-unknown-elf/lib \
	-lc -lm -lgcc
/opt/riscv/bin/riscv32-unknown-elf-objcopy -O verilog sbst.elf sbst.hex
sed -i 's/@0020/@001C/; s/@0021/@001D/; s/@0022/@001E/; s/@0023/@001F/' sbst.hex
make[1]: Leaving directory `/home/s316792/project/cv32e40p_tftlab_2023/sbst'
cd /home/s316792/project/cv32e40p_tftlab_2023/run/questasim && \
vlib work_rtl
** Warning: (vlib-34) Library already exists at "work_rtl".
Errors: 0, Warnings: 1
cd /home/s316792/project/cv32e40p_tftlab_2023/run/questasim && \
vlog -work work_rtl -pedanticerrors -suppress 2577 -suppress 2583 -define CV32E40P_TRACE_EXECUTION \
	-f /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../cv32e40p_manifest.flist /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/include/perturbation_pkg.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/cv32e40p_random_interrupt_generator.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/dp_ram.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/tb_top.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/cv32e40p_tb_subsystem.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/riscv_rvalid_stall.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/riscv_gnt_stall.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/amo_shim.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/mm_ram.sv
QuestaSim-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
Start time: 10:56:15 on Jan 12,2024
vlog -work work_rtl -pedanticerrors -suppress 2577 -suppress 2583 -define CV32E40P_TRACE_EXECUTION -f /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../cv32e40p_manifest.flist /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/include/perturbation_pkg.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/cv32e40p_random_interrupt_generator.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/dp_ram.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/tb_top.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/cv32e40p_tb_subsystem.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/riscv_rvalid_stall.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/riscv_gnt_stall.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/amo_shim.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/mm_ram.sv 
-- Compiling package cv32e40p_apu_core_pkg
-- Compiling package cv32e40p_fpu_pkg
-- Compiling package cv32e40p_pkg
-- Compiling module cv32e40p_if_stage
-- Importing package cv32e40p_pkg
-- Compiling module cv32e40p_cs_registers
-- Compiling module cv32e40p_register_file
-- Compiling module cv32e40p_load_store_unit
-- Compiling module cv32e40p_id_stage
-- Importing package cv32e40p_apu_core_pkg
-- Importing package cv32e40p_fpu_pkg
-- Compiling module cv32e40p_aligner
-- Compiling module cv32e40p_decoder
-- Compiling module cv32e40p_compressed_decoder
-- Compiling module cv32e40p_fifo
-- Compiling module cv32e40p_prefetch_buffer
-- Compiling module cv32e40p_hwloop_regs
-- Compiling module cv32e40p_mult
-- Compiling module cv32e40p_int_controller
-- Compiling module cv32e40p_ex_stage
-- Compiling module cv32e40p_alu_div
-- Compiling module cv32e40p_alu
-- Compiling module cv32e40p_ff_one
-- Compiling module cv32e40p_popcnt
-- Compiling module cv32e40p_apu_disp
-- Compiling module cv32e40p_controller
-- Compiling module cv32e40p_obi_interface
-- Compiling module cv32e40p_prefetch_controller
-- Compiling module cv32e40p_sleep_unit
-- Compiling module cv32e40p_core
-- Compiling module cv32e40p_top
-- Compiling module cv32e40p_clock_gate
-- Compiling package cv32e40p_tracer_pkg
** Note: (vlog-2286) /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../bhv/cv32e40p_tracer.sv(25): Using implicit +incdir+/eda/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling module cv32e40p_tracer
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package cv32e40p_tracer_pkg
** Warning: ** while parsing file included at /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../bhv/cv32e40p_tb_wrapper.sv(35)
** at /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../bhv/cv32e40p_tracer.sv(432): (vlog-13365) Ignoring dynamic type senstivity for 'trace_ex_delay' inside always procedure.
-- Compiling module cv32e40p_tb_wrapper
-- Compiling package perturbation_pkg
-- Compiling module cv32e40p_random_interrupt_generator
-- Importing package perturbation_pkg
-- Compiling module dp_ram
-- Compiling module tb_top
-- Compiling module cv32e40p_tb_subsystem
-- Compiling module riscv_rvalid_stall
-- Compiling module riscv_gnt_stall
-- Compiling module amo_shim
-- Compiling module mm_ram

Top level modules:
	cv32e40p_tb_wrapper
	tb_top
End time: 10:56:16 on Jan 12,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
cd /home/s316792/project/cv32e40p_tftlab_2023/run/questasim && \
vopt -work work_rtl  -debugdb -fsmdebug -pedanticerrors -suppress 2732 +acc  \
	tb_top -o tb_top_vopt
QuestaSim-64 vopt 2022.4 Compiler 2022.10 Oct 18 2022
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
Start time: 10:56:16 on Jan 12,2024
vopt -work work_rtl -debugdb -fsmdebug -pedanticerrors -suppress 2732 "+acc" tb_top -o tb_top_vopt 

Top level modules:
	tb_top

Analyzing design...
-- Loading module tb_top
-- Loading module cv32e40p_tb_subsystem
-- Loading module cv32e40p_top
-- Importing package cv32e40p_apu_core_pkg
-- Loading module cv32e40p_core
-- Importing package cv32e40p_pkg
-- Loading module cv32e40p_sleep_unit
-- Loading module cv32e40p_clock_gate
-- Loading module cv32e40p_if_stage
-- Loading module cv32e40p_prefetch_buffer
-- Loading module cv32e40p_prefetch_controller
-- Loading module cv32e40p_fifo
-- Loading module cv32e40p_obi_interface
-- Loading module cv32e40p_aligner
-- Loading module cv32e40p_compressed_decoder
-- Loading module cv32e40p_id_stage
-- Importing package cv32e40p_fpu_pkg
-- Loading module cv32e40p_register_file
-- Loading module cv32e40p_decoder
-- Loading module cv32e40p_controller
-- Loading module cv32e40p_int_controller
-- Loading module cv32e40p_ex_stage
-- Loading module cv32e40p_alu
-- Loading module cv32e40p_popcnt
-- Loading module cv32e40p_ff_one
-- Loading module cv32e40p_alu_div
-- Loading module cv32e40p_mult
-- Loading module cv32e40p_load_store_unit
-- Loading module cv32e40p_cs_registers
-- Loading module mm_ram
-- Loading module amo_shim
-- Loading module dp_ram
-- Loading module riscv_rvalid_stall
-- Importing package perturbation_pkg
-- Loading module riscv_gnt_stall
-- Loading module cv32e40p_random_interrupt_generator
Incremental compilation check found no design-units have changed.
Optimized design name is tb_top_vopt
End time: 10:56:16 on Jan 12,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1, Suppressed Errors: 2
cd /home/s316792/project/cv32e40p_tftlab_2023/run/questasim && \
vlib work_gate_timing
** Warning: (vlib-34) Library already exists at "work_gate_timing".
Errors: 0, Warnings: 1
cd /home/s316792/project/cv32e40p_tftlab_2023/run/questasim && \
vlog -work work_gate_timing \
	 \
	/home/s316792/project/cv32e40p_tftlab_2023/syn/techlib/NangateOpenCellLibrary.v
QuestaSim-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
Start time: 10:56:16 on Jan 12,2024
vlog -work work_gate_timing /home/s316792/project/cv32e40p_tftlab_2023/syn/techlib/NangateOpenCellLibrary.v 
-- Compiling module AND2_X1
-- Compiling module AND2_X2
-- Compiling module AND2_X4
-- Compiling module AND3_X1
-- Compiling module AND3_X2
-- Compiling module AND3_X4
-- Compiling module AND4_X1
-- Compiling module AND4_X2
-- Compiling module AND4_X4
-- Compiling module ANTENNA_X1
-- Compiling module AOI211_X1
-- Compiling module AOI211_X2
-- Compiling module AOI211_X4
-- Compiling module AOI21_X1
-- Compiling module AOI21_X2
-- Compiling module AOI21_X4
-- Compiling module AOI221_X1
-- Compiling module AOI221_X2
-- Compiling module AOI221_X4
-- Compiling module AOI222_X1
-- Compiling module AOI222_X2
-- Compiling module AOI222_X4
-- Compiling module AOI22_X1
-- Compiling module AOI22_X2
-- Compiling module AOI22_X4
-- Compiling module BUF_X1
-- Compiling module BUF_X16
-- Compiling module BUF_X2
-- Compiling module BUF_X32
-- Compiling module BUF_X4
-- Compiling module BUF_X8
-- Compiling module CLKBUF_X1
-- Compiling module CLKBUF_X2
-- Compiling module CLKBUF_X3
-- Compiling UDP seq_CLKGATETST_X1
-- Compiling module CLKGATETST_X1
-- Compiling UDP seq_CLKGATETST_X2
-- Compiling module CLKGATETST_X2
-- Compiling UDP seq_CLKGATETST_X4
-- Compiling module CLKGATETST_X4
-- Compiling UDP seq_CLKGATETST_X8
-- Compiling module CLKGATETST_X8
-- Compiling UDP seq_CLKGATE_X1
-- Compiling module CLKGATE_X1
-- Compiling UDP seq_CLKGATE_X2
-- Compiling module CLKGATE_X2
-- Compiling UDP seq_CLKGATE_X4
-- Compiling module CLKGATE_X4
-- Compiling UDP seq_CLKGATE_X8
-- Compiling module CLKGATE_X8
-- Compiling UDP seq_DFFRS_X1
-- Compiling module DFFRS_X1
-- Compiling UDP seq_DFFRS_X2
-- Compiling module DFFRS_X2
-- Compiling UDP seq_DFFR_X1
-- Compiling module DFFR_X1
-- Compiling UDP seq_DFFR_X2
-- Compiling module DFFR_X2
-- Compiling UDP seq_DFFS_X1
-- Compiling module DFFS_X1
-- Compiling UDP seq_DFFS_X2
-- Compiling module DFFS_X2
-- Compiling UDP seq_DFF_X1
-- Compiling module DFF_X1
-- Compiling UDP seq_DFF_X2
-- Compiling module DFF_X2
-- Compiling UDP seq_DLH_X1
-- Compiling module DLH_X1
-- Compiling UDP seq_DLH_X2
-- Compiling module DLH_X2
-- Compiling UDP seq_DLL_X1
-- Compiling module DLL_X1
-- Compiling UDP seq_DLL_X2
-- Compiling module DLL_X2
-- Compiling module FA_X1
-- Compiling module FILLCELL_X1
-- Compiling module FILLCELL_X2
-- Compiling module FILLCELL_X4
-- Compiling module FILLCELL_X8
-- Compiling module FILLCELL_X16
-- Compiling module FILLCELL_X32
-- Compiling module HA_X1
-- Compiling module INV_X1
-- Compiling module INV_X16
-- Compiling module INV_X2
-- Compiling module INV_X32
-- Compiling module INV_X4
-- Compiling module INV_X8
-- Compiling module LOGIC0_X1
-- Compiling module LOGIC1_X1
-- Compiling module MUX2_X1
-- Compiling module MUX2_X2
-- Compiling module NAND2_X1
-- Compiling module NAND2_X2
-- Compiling module NAND2_X4
-- Compiling module NAND3_X1
-- Compiling module NAND3_X2
-- Compiling module NAND3_X4
-- Compiling module NAND4_X1
-- Compiling module NAND4_X2
-- Compiling module NAND4_X4
-- Compiling module NOR2_X1
-- Compiling module NOR2_X2
-- Compiling module NOR2_X4
-- Compiling module NOR3_X1
-- Compiling module NOR3_X2
-- Compiling module NOR3_X4
-- Compiling module NOR4_X1
-- Compiling module NOR4_X2
-- Compiling module NOR4_X4
-- Compiling module OAI211_X1
-- Compiling module OAI211_X2
-- Compiling module OAI211_X4
-- Compiling module OAI21_X1
-- Compiling module OAI21_X2
-- Compiling module OAI21_X4
-- Compiling module OAI221_X1
-- Compiling module OAI221_X2
-- Compiling module OAI221_X4
-- Compiling module OAI222_X1
-- Compiling module OAI222_X2
-- Compiling module OAI222_X4
-- Compiling module OAI22_X1
-- Compiling module OAI22_X2
-- Compiling module OAI22_X4
-- Compiling module OAI33_X1
-- Compiling module OR2_X1
-- Compiling module OR2_X2
-- Compiling module OR2_X4
-- Compiling module OR3_X1
-- Compiling module OR3_X2
-- Compiling module OR3_X4
-- Compiling module OR4_X1
-- Compiling module OR4_X2
-- Compiling module OR4_X4
-- Compiling UDP seq_SDFFRS_X1
-- Compiling module SDFFRS_X1
-- Compiling UDP seq_SDFFRS_X2
-- Compiling module SDFFRS_X2
-- Compiling UDP seq_SDFFR_X1
-- Compiling module SDFFR_X1
-- Compiling UDP seq_SDFFR_X2
-- Compiling module SDFFR_X2
-- Compiling UDP seq_SDFFS_X1
-- Compiling module SDFFS_X1
-- Compiling UDP seq_SDFFS_X2
-- Compiling module SDFFS_X2
-- Compiling UDP seq_SDFF_X1
-- Compiling module SDFF_X1
-- Compiling UDP seq_SDFF_X2
-- Compiling module SDFF_X2
-- Compiling module TBUF_X1
-- Compiling module TBUF_X16
-- Compiling module TBUF_X2
-- Compiling module TBUF_X4
-- Compiling module TBUF_X8
-- Compiling module TINV_X1
-- Compiling UDP seq_TLAT_X1
-- Compiling module TLAT_X1
-- Compiling module XNOR2_X1
-- Compiling module XNOR2_X2
-- Compiling module XOR2_X1
-- Compiling module XOR2_X2
-- Compiling UDP ng_xbuf

Top level modules:
	AND2_X1
	AND2_X2
	AND2_X4
	AND3_X1
	AND3_X2
	AND3_X4
	AND4_X1
	AND4_X2
	AND4_X4
	ANTENNA_X1
	AOI211_X1
	AOI211_X2
	AOI211_X4
	AOI21_X1
	AOI21_X2
	AOI21_X4
	AOI221_X1
	AOI221_X2
	AOI221_X4
	AOI222_X1
	AOI222_X2
	AOI222_X4
	AOI22_X1
	AOI22_X2
	AOI22_X4
	BUF_X1
	BUF_X16
	BUF_X2
	BUF_X32
	BUF_X4
	BUF_X8
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3
	CLKGATETST_X1
	CLKGATETST_X2
	CLKGATETST_X4
	CLKGATETST_X8
	CLKGATE_X1
	CLKGATE_X2
	CLKGATE_X4
	CLKGATE_X8
	DFFRS_X1
	DFFRS_X2
	DFFR_X1
	DFFR_X2
	DFFS_X1
	DFFS_X2
	DFF_X1
	DFF_X2
	DLH_X1
	DLH_X2
	DLL_X1
	DLL_X2
	FA_X1
	FILLCELL_X1
	FILLCELL_X2
	FILLCELL_X4
	FILLCELL_X8
	FILLCELL_X16
	FILLCELL_X32
	HA_X1
	INV_X1
	INV_X16
	INV_X2
	INV_X32
	INV_X4
	INV_X8
	LOGIC0_X1
	LOGIC1_X1
	MUX2_X1
	MUX2_X2
	NAND2_X1
	NAND2_X2
	NAND2_X4
	NAND3_X1
	NAND3_X2
	NAND3_X4
	NAND4_X1
	NAND4_X2
	NAND4_X4
	NOR2_X1
	NOR2_X2
	NOR2_X4
	NOR3_X1
	NOR3_X2
	NOR3_X4
	NOR4_X1
	NOR4_X2
	NOR4_X4
	OAI211_X1
	OAI211_X2
	OAI211_X4
	OAI21_X1
	OAI21_X2
	OAI21_X4
	OAI221_X1
	OAI221_X2
	OAI221_X4
	OAI222_X1
	OAI222_X2
	OAI222_X4
	OAI22_X1
	OAI22_X2
	OAI22_X4
	OAI33_X1
	OR2_X1
	OR2_X2
	OR2_X4
	OR3_X1
	OR3_X2
	OR3_X4
	OR4_X1
	OR4_X2
	OR4_X4
	SDFFRS_X1
	SDFFRS_X2
	SDFFR_X1
	SDFFR_X2
	SDFFS_X1
	SDFFS_X2
	SDFF_X1
	SDFF_X2
	TBUF_X1
	TBUF_X16
	TBUF_X2
	TBUF_X4
	TBUF_X8
	TINV_X1
	TLAT_X1
	XNOR2_X1
	XNOR2_X2
	XOR2_X1
	XOR2_X2
End time: 10:56:16 on Jan 12,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
cd /home/s316792/project/cv32e40p_tftlab_2023/run/questasim && \
vlog -sv -work work_gate_timing -cover t \
	-timescale "1 ns/ 1 ps" \
	-pedanticerrors -suppress 2577 -suppress 2583 -define CV32E40P_TRACE_EXECUTION \
	+incdir+/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/include \
	+incdir+/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../bhv \
	+incdir+/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../bhv/include \
	+incdir+/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../sva \
	/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/include/cv32e40p_apu_core_pkg.sv \
	/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/include/cv32e40p_fpu_pkg.sv \
	/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/include/cv32e40p_pkg.sv \
	+define+GATE_LEVEL_TOP=cv32e40p_top \
	/home/s316792/project/cv32e40p_tftlab_2023/syn/out/cv32e40p_top.v \
	/home/s316792/project/cv32e40p_tftlab_2023/syn/techlib/NangateOpenCellLibrary_cv32e40p_clock_gate.sv \
	/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../bhv/include/cv32e40p_tracer_pkg.sv \
	/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../bhv/cv32e40p_tb_wrapper.sv \
	/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/include/perturbation_pkg.sv \
	/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/cv32e40p_random_interrupt_generator.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/dp_ram.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/tb_top.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/cv32e40p_tb_subsystem.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/riscv_rvalid_stall.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/riscv_gnt_stall.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/amo_shim.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/mm_ram.sv
QuestaSim-64 vlog 2022.4 Compiler 2022.10 Oct 18 2022
Start time: 10:56:16 on Jan 12,2024
vlog -sv -work work_gate_timing -cover t -timescale 1 ns/ 1 ps -pedanticerrors -suppress 2577 -suppress 2583 -define CV32E40P_TRACE_EXECUTION "+incdir+/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/include" "+incdir+/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../bhv" "+incdir+/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../bhv/include" "+incdir+/home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../sva" /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/include/cv32e40p_apu_core_pkg.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/include/cv32e40p_fpu_pkg.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/include/cv32e40p_pkg.sv "+define+GATE_LEVEL_TOP=cv32e40p_top" /home/s316792/project/cv32e40p_tftlab_2023/syn/out/cv32e40p_top.v /home/s316792/project/cv32e40p_tftlab_2023/syn/techlib/NangateOpenCellLibrary_cv32e40p_clock_gate.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../bhv/include/cv32e40p_tracer_pkg.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../bhv/cv32e40p_tb_wrapper.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/include/perturbation_pkg.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/cv32e40p_random_interrupt_generator.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/dp_ram.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/tb_top.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/cv32e40p_tb_subsystem.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/riscv_rvalid_stall.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/riscv_gnt_stall.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/amo_shim.sv /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/mm_ram.sv 
-- Compiling package cv32e40p_apu_core_pkg
-- Compiling package cv32e40p_fpu_pkg
-- Compiling package cv32e40p_pkg
-- Compiling module cv32e40p_clock_gate_0
-- Compiling module cv32e40p_sleep_unit_1_0
-- Compiling module cv32e40p_prefetch_controller_1_0
-- Compiling module cv32e40p_fifo_0_32_2_0
-- Compiling module cv32e40p_obi_interface_2_0
-- Compiling module cv32e40p_prefetch_buffer_1_0
-- Compiling module cv32e40p_aligner_0
-- Compiling module cv32e40p_compressed_decoder_1_0
-- Compiling module cv32e40p_if_stage_1_0
-- Compiling module cv32e40p_register_file_1_0
-- Compiling module cv32e40p_decoder_1_0
-- Compiling module cv32e40p_controller_1_0
-- Compiling module cv32e40p_int_controller_1_0
-- Compiling module cv32e40p_id_stage_1_0
-- Compiling module cv32e40p_popcnt_0
-- Compiling module cv32e40p_ff_one_0
-- Compiling module cv32e40p_alu_div_0
-- Compiling module cv32e40p_alu_0
-- Compiling module cv32e40p_mult_0
-- Compiling module cv32e40p_ex_stage_1_0
-- Compiling module cv32e40p_obi_interface_1_0
-- Compiling module cv32e40p_load_store_unit_1_0
-- Compiling module cv32e40p_cs_registers_1_0
-- Compiling module cv32e40p_core_1_0
-- Compiling module cv32e40p_top
-- Compiling module cv32e40p_clock_gate
-- Compiling package cv32e40p_tracer_pkg
-- Importing package cv32e40p_pkg
** Note: (vlog-2286) /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../bhv/cv32e40p_tracer.sv(25): Using implicit +incdir+/eda/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling module cv32e40p_tracer
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package cv32e40p_tracer_pkg
** Warning: ** while parsing file included at /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../bhv/cv32e40p_tb_wrapper.sv(35)
** at /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/../../rtl/../bhv/cv32e40p_tracer.sv(432): (vlog-13365) Ignoring dynamic type senstivity for 'trace_ex_delay' inside always procedure.
-- Compiling module cv32e40p_tb_wrapper
-- Compiling package perturbation_pkg
-- Compiling module cv32e40p_random_interrupt_generator
-- Importing package perturbation_pkg
-- Compiling module dp_ram
-- Compiling module tb_top
-- Compiling module cv32e40p_tb_subsystem
-- Compiling module riscv_rvalid_stall
-- Compiling module riscv_gnt_stall
-- Compiling module amo_shim
-- Compiling module mm_ram

Top level modules:
	cv32e40p_clock_gate
	cv32e40p_tb_wrapper
	tb_top
End time: 10:56:18 on Jan 12,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 1
cd /home/s316792/project/cv32e40p_tftlab_2023/run/questasim && \
vopt -work work_gate_timing \
	-debugdb -fsmdebug -pedanticerrors -suppress 2732 +acc  -sdftyp /wrapper_i/top_i=/home/s316792/project/cv32e40p_tftlab_2023/syn/out/cv32e40p_top.sdf \
	tb_top -o tb_top_vopt     
QuestaSim-64 vopt 2022.4 Compiler 2022.10 Oct 18 2022
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
Start time: 10:56:18 on Jan 12,2024
vopt -work work_gate_timing -debugdb -fsmdebug -pedanticerrors -suppress 2732 "+acc" -sdftyp "/wrapper_i/top_i=/home/s316792/project/cv32e40p_tftlab_2023/syn/out/cv32e40p_top.sdf" tb_top -o tb_top_vopt 

Top level modules:
	tb_top

Analyzing design...
-- Loading module tb_top
-- Loading module cv32e40p_tb_subsystem
-- Loading module cv32e40p_top
-- Loading module cv32e40p_core_1_0
-- Loading module cv32e40p_sleep_unit_1_0
-- Loading module cv32e40p_clock_gate_0
-- Loading module DFFR_X1
-- Loading UDP seq_DFFR_X1
-- Loading UDP ng_xbuf
-- Loading module OR2_X1
-- Loading module OR3_X1
-- Loading module NOR3_X1
-- Loading module cv32e40p_if_stage_1_0
-- Loading module cv32e40p_prefetch_buffer_1_0
-- Loading module cv32e40p_prefetch_controller_1_0
-- Loading module BUF_X1
-- Loading module AND2_X2
-- Loading module INV_X1
-- Loading module AOI21_X1
-- Loading module CLKBUF_X1
-- Loading module BUF_X2
-- Loading module NOR2_X1
-- Loading module NAND2_X1
-- Loading module AND2_X1
-- Loading module INV_X2
-- Loading module OAI21_X1
-- Loading module NAND3_X1
-- Loading module AND3_X1
-- Loading module AOI221_X1
-- Loading module NOR4_X1
-- Loading module OR3_X2
-- Loading module AND4_X1
-- Loading module OAI221_X1
-- Loading module NAND4_X1
-- Loading module AOI211_X1
-- Loading module OAI211_X1
-- Loading module AOI22_X1
-- Loading module NOR2_X4
-- Loading module OAI22_X1
-- Loading module XNOR2_X1
-- Loading module MUX2_X1
-- Loading module cv32e40p_fifo_0_32_2_0
-- Loading module NOR2_X2
-- Loading module cv32e40p_obi_interface_2_0
-- Loading module cv32e40p_aligner_0
-- Loading module DFFR_X2
-- Loading UDP seq_DFFR_X2
-- Loading module OR2_X4
-- Loading module OR2_X2
-- Loading module XOR2_X1
-- Loading module cv32e40p_compressed_decoder_1_0
-- Loading module NAND2_X2
-- Loading module NOR3_X2
-- Loading module AOI211_X2
-- Loading module OR4_X1
-- Loading module CLKBUF_X2
-- Loading module INV_X4
-- Loading module cv32e40p_id_stage_1_0
-- Loading module cv32e40p_register_file_1_0
-- Loading module OAI222_X1
-- Loading module cv32e40p_decoder_1_0
-- Loading module AOI222_X1
-- Loading module cv32e40p_controller_1_0
-- Loading module DFFS_X1
-- Loading UDP seq_DFFS_X1
-- Loading module AND4_X2
-- Loading module cv32e40p_int_controller_1_0
-- Loading module NOR3_X4
-- Loading module FA_X1
-- Loading module cv32e40p_ex_stage_1_0
-- Loading module cv32e40p_alu_0
-- Loading module cv32e40p_popcnt_0
-- Loading module cv32e40p_ff_one_0
-- Loading module NOR4_X2
-- Loading module cv32e40p_alu_div_0
-- Loading module INV_X8
-- Loading module AOI22_X2
-- Loading module OAI211_X2
-- Loading module OAI21_X2
-- Loading module cv32e40p_mult_0
-- Loading module OAI221_X2
-- Loading module XOR2_X2
-- Loading module HA_X1
-- Loading module cv32e40p_load_store_unit_1_0
-- Loading module cv32e40p_obi_interface_1_0
-- Loading module cv32e40p_cs_registers_1_0
-- Loading module NAND4_X2
-- Loading module mm_ram
-- Loading module amo_shim
-- Loading module dp_ram
-- Loading module riscv_rvalid_stall
-- Importing package perturbation_pkg
-- Loading module riscv_gnt_stall
-- Importing package cv32e40p_pkg
-- Loading module cv32e40p_random_interrupt_generator
Incremental compilation check found no design-units have changed.
Optimized design name is tb_top_vopt
End time: 10:56:19 on Jan 12,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1, Suppressed Errors: 7
make -C /home/s316792/project/cv32e40p_tftlab_2023/sbst
make[1]: Entering directory `/home/s316792/project/cv32e40p_tftlab_2023/sbst'
make[1]: Nessuna operazione da eseguire per «all».
make[1]: Leaving directory `/home/s316792/project/cv32e40p_tftlab_2023/sbst'
cd /home/s316792/project/cv32e40p_tftlab_2023/run/questasim && \
vsim -c \
	-suppress 3015 -suppress 3448 -suppress 16107 +dumpports+nocollapse -debugdb \
	-work work_gate_timing tb_top_vopt \
	"+firmware=/home/s316792/project/cv32e40p_tftlab_2023/sbst/sbst.hex" \
	+dumpports+nocollapse \
	-do /home/s316792/project/cv32e40p_tftlab_2023/tcl/vsim.tcl
Reading pref.tcl

# 2022.4

# vsim -c -suppress 3015 -suppress 3448 -suppress 16107 "+dumpports+nocollapse" -debugdb -work work_gate_timing tb_top_vopt "+firmware=/home/s316792/project/cv32e40p_tftlab_2023/sbst/sbst.hex" "+dumpports+nocollapse" -do "/home/s316792/project/cv32e40p_tftlab_2023/tcl/vsim.tcl" 
# Start time: 10:56:20 on Jan 12,2024
# Loading /tmp/s316792@po.polito.it_dpi_27848/linux_x86_64_gcc-7.4.0/export_tramp.so
# //  Questa Sim-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.cv32e40p_tb_subsystem(fast)
# Loading work.cv32e40p_top(fast)
# Loading work.cv32e40p_core_1_0(fast)
# Loading work.cv32e40p_sleep_unit_1_0(fast)
# Loading work.cv32e40p_clock_gate_0(fast)
# Loading work.DFFR_X1(fast)
# Loading work.OR2_X1(fast)
# Loading work.OR3_X1(fast)
# Loading work.NOR3_X1(fast)
# Loading work.cv32e40p_if_stage_1_0(fast)
# Loading work.cv32e40p_prefetch_buffer_1_0(fast)
# Loading work.cv32e40p_prefetch_controller_1_0(fast)
# Loading work.BUF_X1(fast)
# Loading work.AND2_X2(fast)
# Loading work.INV_X1(fast)
# Loading work.AOI21_X1(fast)
# Loading work.CLKBUF_X1(fast)
# Loading work.BUF_X2(fast)
# Loading work.NOR2_X1(fast)
# Loading work.NAND2_X1(fast)
# Loading work.AND2_X1(fast)
# Loading work.INV_X2(fast)
# Loading work.OAI21_X1(fast)
# Loading work.NAND3_X1(fast)
# Loading work.AND3_X1(fast)
# Loading work.AOI221_X1(fast)
# Loading work.NOR4_X1(fast)
# Loading work.OR3_X2(fast)
# Loading work.AND4_X1(fast)
# Loading work.OAI221_X1(fast)
# Loading work.NAND4_X1(fast)
# Loading work.AOI211_X1(fast)
# Loading work.OAI211_X1(fast)
# Loading work.AOI22_X1(fast)
# Loading work.NOR2_X4(fast)
# Loading work.OAI22_X1(fast)
# Loading work.XNOR2_X1(fast)
# Loading work.MUX2_X1(fast)
# Loading work.cv32e40p_fifo_0_32_2_0(fast)
# Loading work.NOR2_X2(fast)
# Loading work.cv32e40p_obi_interface_2_0(fast)
# Loading work.cv32e40p_aligner_0(fast)
# Loading work.DFFR_X2(fast)
# Loading work.OR2_X4(fast)
# Loading work.OR2_X2(fast)
# Loading work.XOR2_X1(fast)
# Loading work.cv32e40p_compressed_decoder_1_0(fast)
# Loading work.NAND2_X2(fast)
# Loading work.NOR3_X2(fast)
# Loading work.AOI211_X2(fast)
# Loading work.OR4_X1(fast)
# Loading work.CLKBUF_X2(fast)
# Loading work.INV_X4(fast)
# Loading work.cv32e40p_id_stage_1_0(fast)
# Loading work.cv32e40p_register_file_1_0(fast)
# Loading work.OAI222_X1(fast)
# Loading work.cv32e40p_decoder_1_0(fast)
# Loading work.AOI222_X1(fast)
# Loading work.cv32e40p_controller_1_0(fast)
# Loading work.DFFS_X1(fast)
# Loading work.AND4_X2(fast)
# Loading work.cv32e40p_int_controller_1_0(fast)
# Loading work.NOR3_X4(fast)
# Loading work.FA_X1(fast)
# Loading work.cv32e40p_ex_stage_1_0(fast)
# Loading work.cv32e40p_alu_0(fast)
# Loading work.cv32e40p_popcnt_0(fast)
# Loading work.cv32e40p_ff_one_0(fast)
# Loading work.NOR4_X2(fast)
# Loading work.cv32e40p_alu_div_0(fast)
# Loading work.INV_X8(fast)
# Loading work.AOI22_X2(fast)
# Loading work.OAI211_X2(fast)
# Loading work.OAI21_X2(fast)
# Loading work.cv32e40p_mult_0(fast)
# Loading work.OAI221_X2(fast)
# Loading work.XOR2_X2(fast)
# Loading work.HA_X1(fast)
# Loading work.cv32e40p_load_store_unit_1_0(fast)
# Loading work.cv32e40p_obi_interface_1_0(fast)
# Loading work.cv32e40p_cs_registers_1_0(fast)
# Loading work.NAND4_X2(fast)
# Loading work.mm_ram(fast)
# Loading work.amo_shim(fast)
# Loading work.dp_ram(fast)
# Loading work.perturbation_pkg(fast)
# Loading work.riscv_rvalid_stall(fast)
# Loading work.cv32e40p_pkg(fast)
# Loading work.riscv_gnt_stall(fast)
# Loading work.cv32e40p_random_interrupt_generator(fast)
# Loading instances from /home/s316792/project/cv32e40p_tftlab_2023/syn/out/cv32e40p_top.sdf
# Compiling /tmp/s316792@po.polito.it_dpi_27848/linux_x86_64_gcc-7.4.0/exportwrapper.c
# Loading /tmp/s316792@po.polito.it_dpi_27848/linux_x86_64_gcc-7.4.0/vsim_auto_compile.so
# Loading timing data from /home/s316792/project/cv32e40p_tftlab_2023/syn/out/cv32e40p_top.sdf
# ** Warning: (vsim-8756) Instance 'tb_top.wrapper_i.top_i.core_i.cs_registers_i.mepc_q_reg_11_' - Negative timing check limits detected in simulation with cells modeled without delayed copies of data or reference signals.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top File: /home/s316792/project/cv32e40p_tftlab_2023/syn/techlib/NangateOpenCellLibrary.v Line: 2168
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top File: /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/tb_top.sv
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# do /home/s316792/project/cv32e40p_tftlab_2023/tcl/vsim.tcl
# 1
# EXIT SUCCESS
# ** Note: $finish    : /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/tb_top.sv(140)
#    Time: 3950 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/tb_top.sv line 140
# Stopped at /home/s316792/project/cv32e40p_tftlab_2023/example_tb/core/tb_top.sv line 140
# End time: 10:56:27 on Jan 12,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1, Suppressed Warnings: 2545
make: Nessuna operazione da eseguire per «zoix/compile-timing».
