// Seed: 4102884327
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input id_4,
    output logic id_5,
    input id_6
);
  generate
    if (1) begin
      assign id_3[1] = id_1;
    end
  endgenerate
endmodule
