// Seed: 3374005311
module module_0;
endmodule
module module_1 (
    output uwire id_0
);
  reg  id_2;
  wire id_3;
  reg  id_4;
  reg  id_5;
  final id_2 <= 1;
  assign id_5 = 1;
  wire id_6;
  wire id_7;
  module_0();
  always_comb begin
    $display(id_7);
    @(posedge id_5 or 1 or negedge id_2 or id_4 or posedge 1 or posedge id_4)
    #1 begin
      integer id_8;
    end
  end
  assign id_3 = id_7;
  wire id_9;
  wire id_10;
  assign id_9 = id_6;
endmodule
module module_2 (
    output supply1 id_0,
    input supply1 id_1,
    input wor id_2,
    output wand id_3
    , id_17,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input uwire id_7,
    input tri id_8,
    input supply0 id_9,
    output wand id_10,
    output uwire id_11,
    input tri0 id_12,
    output supply1 id_13,
    output wand id_14,
    input wor id_15
);
  assign id_14 = 1;
  module_0();
endmodule
