
ADC_Driver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002740  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000042  00800060  00002740  000027d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000015  008000a2  008000a2  00002816  2**0
                  ALLOC
  3 .stab         00003564  00000000  00000000  00002818  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000015ab  00000000  00000000  00005d7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00007327  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00007467  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000075d7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00009220  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000a10b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000aeb8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000b018  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000b2a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000ba73  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 be 07 	jmp	0xf7c	; 0xf7c <__vector_1>
       8:	0c 94 eb 07 	jmp	0xfd6	; 0xfd6 <__vector_2>
       c:	0c 94 18 08 	jmp	0x1030	; 0x1030 <__vector_3>
      10:	0c 94 71 06 	jmp	0xce2	; 0xce2 <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e4       	ldi	r30, 0x40	; 64
      68:	f7 e2       	ldi	r31, 0x27	; 39
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 3a       	cpi	r26, 0xA2	; 162
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a2 ea       	ldi	r26, 0xA2	; 162
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a7 3b       	cpi	r26, 0xB7	; 183
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <main>
      8a:	0c 94 9e 13 	jmp	0x273c	; 0x273c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 67 13 	jmp	0x26ce	; 0x26ce <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 83 13 	jmp	0x2706	; 0x2706 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 73 13 	jmp	0x26e6	; 0x26e6 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 8f 13 	jmp	0x271e	; 0x271e <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 73 13 	jmp	0x26e6	; 0x26e6 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 8f 13 	jmp	0x271e	; 0x271e <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 67 13 	jmp	0x26ce	; 0x26ce <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 83 13 	jmp	0x2706	; 0x2706 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 73 13 	jmp	0x26e6	; 0x26e6 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 8f 13 	jmp	0x271e	; 0x271e <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 73 13 	jmp	0x26e6	; 0x26e6 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 8f 13 	jmp	0x271e	; 0x271e <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 73 13 	jmp	0x26e6	; 0x26e6 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 8f 13 	jmp	0x271e	; 0x271e <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 77 13 	jmp	0x26ee	; 0x26ee <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 93 13 	jmp	0x2726	; 0x2726 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <TIM2_Init>:
u32_t preload;

void (* func_ptr)(void);

void TIM2_Init(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	// CTC Mode
	CleartBit(TCCR2_Register, WGM20);
     b4e:	a5 e4       	ldi	r26, 0x45	; 69
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	e5 e4       	ldi	r30, 0x45	; 69
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	8f 7b       	andi	r24, 0xBF	; 191
     b5a:	8c 93       	st	X, r24
	SetBit(TCCR2_Register, WGM21);
     b5c:	a5 e4       	ldi	r26, 0x45	; 69
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	e5 e4       	ldi	r30, 0x45	; 69
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	88 60       	ori	r24, 0x08	; 8
     b68:	8c 93       	st	X, r24

	// Enable Overflow Interrupt
	SetBit(TIMSK_Register, OCIE2);
     b6a:	a9 e5       	ldi	r26, 0x59	; 89
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	e9 e5       	ldi	r30, 0x59	; 89
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	80 68       	ori	r24, 0x80	; 128
     b76:	8c 93       	st	X, r24


}
     b78:	cf 91       	pop	r28
     b7a:	df 91       	pop	r29
     b7c:	08 95       	ret

00000b7e <TIM2_SetValueUS>:

void TIM2_SetValueUS(u32_t us)
{
     b7e:	df 93       	push	r29
     b80:	cf 93       	push	r28
     b82:	00 d0       	rcall	.+0      	; 0xb84 <TIM2_SetValueUS+0x6>
     b84:	00 d0       	rcall	.+0      	; 0xb86 <TIM2_SetValueUS+0x8>
     b86:	cd b7       	in	r28, 0x3d	; 61
     b88:	de b7       	in	r29, 0x3e	; 62
     b8a:	69 83       	std	Y+1, r22	; 0x01
     b8c:	7a 83       	std	Y+2, r23	; 0x02
     b8e:	8b 83       	std	Y+3, r24	; 0x03
     b90:	9c 83       	std	Y+4, r25	; 0x04
	// Prescaler 8
	// Timer Freq = 1MHz
	// Tick_Time = 1uS
	// OVF Time = 2^(8 bits) * 1uS = 256uS

	TCNT2_Register = 0;
     b92:	e4 e4       	ldi	r30, 0x44	; 68
     b94:	f0 e0       	ldi	r31, 0x00	; 0
     b96:	10 82       	st	Z, r1
    NoCounts = 255 ;
     b98:	8f ef       	ldi	r24, 0xFF	; 255
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	80 93 ab 00 	sts	0x00AB, r24
     ba4:	90 93 ac 00 	sts	0x00AC, r25
     ba8:	a0 93 ad 00 	sts	0x00AD, r26
     bac:	b0 93 ae 00 	sts	0x00AE, r27
     bb0:	13 c0       	rjmp	.+38     	; 0xbd8 <TIM2_SetValueUS+0x5a>
    while((us % NoCounts)!=0)
    {
    	NoCounts-- ;
     bb2:	80 91 ab 00 	lds	r24, 0x00AB
     bb6:	90 91 ac 00 	lds	r25, 0x00AC
     bba:	a0 91 ad 00 	lds	r26, 0x00AD
     bbe:	b0 91 ae 00 	lds	r27, 0x00AE
     bc2:	01 97       	sbiw	r24, 0x01	; 1
     bc4:	a1 09       	sbc	r26, r1
     bc6:	b1 09       	sbc	r27, r1
     bc8:	80 93 ab 00 	sts	0x00AB, r24
     bcc:	90 93 ac 00 	sts	0x00AC, r25
     bd0:	a0 93 ad 00 	sts	0x00AD, r26
     bd4:	b0 93 ae 00 	sts	0x00AE, r27
	// Tick_Time = 1uS
	// OVF Time = 2^(8 bits) * 1uS = 256uS

	TCNT2_Register = 0;
    NoCounts = 255 ;
    while((us % NoCounts)!=0)
     bd8:	20 91 ab 00 	lds	r18, 0x00AB
     bdc:	30 91 ac 00 	lds	r19, 0x00AC
     be0:	40 91 ad 00 	lds	r20, 0x00AD
     be4:	50 91 ae 00 	lds	r21, 0x00AE
     be8:	89 81       	ldd	r24, Y+1	; 0x01
     bea:	9a 81       	ldd	r25, Y+2	; 0x02
     bec:	ab 81       	ldd	r26, Y+3	; 0x03
     bee:	bc 81       	ldd	r27, Y+4	; 0x04
     bf0:	bc 01       	movw	r22, r24
     bf2:	cd 01       	movw	r24, r26
     bf4:	0e 94 45 13 	call	0x268a	; 0x268a <__udivmodsi4>
     bf8:	dc 01       	movw	r26, r24
     bfa:	cb 01       	movw	r24, r22
     bfc:	00 97       	sbiw	r24, 0x00	; 0
     bfe:	a1 05       	cpc	r26, r1
     c00:	b1 05       	cpc	r27, r1
     c02:	b9 f6       	brne	.-82     	; 0xbb2 <TIM2_SetValueUS+0x34>
    {
    	NoCounts-- ;
    }
    OCR2_Register = NoCounts ;
     c04:	e3 e4       	ldi	r30, 0x43	; 67
     c06:	f0 e0       	ldi	r31, 0x00	; 0
     c08:	80 91 ab 00 	lds	r24, 0x00AB
     c0c:	90 91 ac 00 	lds	r25, 0x00AC
     c10:	a0 91 ad 00 	lds	r26, 0x00AD
     c14:	b0 91 ae 00 	lds	r27, 0x00AE
     c18:	80 83       	st	Z, r24
    NoCounts = us / NoCounts ;
     c1a:	20 91 ab 00 	lds	r18, 0x00AB
     c1e:	30 91 ac 00 	lds	r19, 0x00AC
     c22:	40 91 ad 00 	lds	r20, 0x00AD
     c26:	50 91 ae 00 	lds	r21, 0x00AE
     c2a:	89 81       	ldd	r24, Y+1	; 0x01
     c2c:	9a 81       	ldd	r25, Y+2	; 0x02
     c2e:	ab 81       	ldd	r26, Y+3	; 0x03
     c30:	bc 81       	ldd	r27, Y+4	; 0x04
     c32:	bc 01       	movw	r22, r24
     c34:	cd 01       	movw	r24, r26
     c36:	0e 94 45 13 	call	0x268a	; 0x268a <__udivmodsi4>
     c3a:	da 01       	movw	r26, r20
     c3c:	c9 01       	movw	r24, r18
     c3e:	80 93 ab 00 	sts	0x00AB, r24
     c42:	90 93 ac 00 	sts	0x00AC, r25
     c46:	a0 93 ad 00 	sts	0x00AD, r26
     c4a:	b0 93 ae 00 	sts	0x00AE, r27
	// Set Clock Source (Prescaler: 8)
	CleartBit(TCCR2_Register, CS20);
     c4e:	a5 e4       	ldi	r26, 0x45	; 69
     c50:	b0 e0       	ldi	r27, 0x00	; 0
     c52:	e5 e4       	ldi	r30, 0x45	; 69
     c54:	f0 e0       	ldi	r31, 0x00	; 0
     c56:	80 81       	ld	r24, Z
     c58:	8e 7f       	andi	r24, 0xFE	; 254
     c5a:	8c 93       	st	X, r24
	SetBit(TCCR2_Register, CS21);
     c5c:	a5 e4       	ldi	r26, 0x45	; 69
     c5e:	b0 e0       	ldi	r27, 0x00	; 0
     c60:	e5 e4       	ldi	r30, 0x45	; 69
     c62:	f0 e0       	ldi	r31, 0x00	; 0
     c64:	80 81       	ld	r24, Z
     c66:	82 60       	ori	r24, 0x02	; 2
     c68:	8c 93       	st	X, r24
	CleartBit(TCCR2_Register, CS22);
     c6a:	a5 e4       	ldi	r26, 0x45	; 69
     c6c:	b0 e0       	ldi	r27, 0x00	; 0
     c6e:	e5 e4       	ldi	r30, 0x45	; 69
     c70:	f0 e0       	ldi	r31, 0x00	; 0
     c72:	80 81       	ld	r24, Z
     c74:	8b 7f       	andi	r24, 0xFB	; 251
     c76:	8c 93       	st	X, r24
}
     c78:	0f 90       	pop	r0
     c7a:	0f 90       	pop	r0
     c7c:	0f 90       	pop	r0
     c7e:	0f 90       	pop	r0
     c80:	cf 91       	pop	r28
     c82:	df 91       	pop	r29
     c84:	08 95       	ret

00000c86 <TIM2_Disable>:

void TIM2_Disable(void)
{
     c86:	df 93       	push	r29
     c88:	cf 93       	push	r28
     c8a:	cd b7       	in	r28, 0x3d	; 61
     c8c:	de b7       	in	r29, 0x3e	; 62
	// Disable Timer (No clk)
	CleartBit(TCCR2_Register, CS20);
     c8e:	a5 e4       	ldi	r26, 0x45	; 69
     c90:	b0 e0       	ldi	r27, 0x00	; 0
     c92:	e5 e4       	ldi	r30, 0x45	; 69
     c94:	f0 e0       	ldi	r31, 0x00	; 0
     c96:	80 81       	ld	r24, Z
     c98:	8e 7f       	andi	r24, 0xFE	; 254
     c9a:	8c 93       	st	X, r24
	CleartBit(TCCR2_Register, CS21);
     c9c:	a5 e4       	ldi	r26, 0x45	; 69
     c9e:	b0 e0       	ldi	r27, 0x00	; 0
     ca0:	e5 e4       	ldi	r30, 0x45	; 69
     ca2:	f0 e0       	ldi	r31, 0x00	; 0
     ca4:	80 81       	ld	r24, Z
     ca6:	8d 7f       	andi	r24, 0xFD	; 253
     ca8:	8c 93       	st	X, r24
	CleartBit(TCCR2_Register, CS22);
     caa:	a5 e4       	ldi	r26, 0x45	; 69
     cac:	b0 e0       	ldi	r27, 0x00	; 0
     cae:	e5 e4       	ldi	r30, 0x45	; 69
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	80 81       	ld	r24, Z
     cb4:	8b 7f       	andi	r24, 0xFB	; 251
     cb6:	8c 93       	st	X, r24
}
     cb8:	cf 91       	pop	r28
     cba:	df 91       	pop	r29
     cbc:	08 95       	ret

00000cbe <TIM2_SetOVFCallback>:

void TIM2_SetOVFCallback(void (* ptr)(void))
{
     cbe:	df 93       	push	r29
     cc0:	cf 93       	push	r28
     cc2:	00 d0       	rcall	.+0      	; 0xcc4 <TIM2_SetOVFCallback+0x6>
     cc4:	cd b7       	in	r28, 0x3d	; 61
     cc6:	de b7       	in	r29, 0x3e	; 62
     cc8:	9a 83       	std	Y+2, r25	; 0x02
     cca:	89 83       	std	Y+1, r24	; 0x01
	func_ptr = ptr;
     ccc:	89 81       	ldd	r24, Y+1	; 0x01
     cce:	9a 81       	ldd	r25, Y+2	; 0x02
     cd0:	90 93 b0 00 	sts	0x00B0, r25
     cd4:	80 93 af 00 	sts	0x00AF, r24
}
     cd8:	0f 90       	pop	r0
     cda:	0f 90       	pop	r0
     cdc:	cf 91       	pop	r28
     cde:	df 91       	pop	r29
     ce0:	08 95       	ret

00000ce2 <__vector_4>:

void __vector_4(void)
{
     ce2:	1f 92       	push	r1
     ce4:	0f 92       	push	r0
     ce6:	0f b6       	in	r0, 0x3f	; 63
     ce8:	0f 92       	push	r0
     cea:	11 24       	eor	r1, r1
     cec:	2f 93       	push	r18
     cee:	3f 93       	push	r19
     cf0:	4f 93       	push	r20
     cf2:	5f 93       	push	r21
     cf4:	6f 93       	push	r22
     cf6:	7f 93       	push	r23
     cf8:	8f 93       	push	r24
     cfa:	9f 93       	push	r25
     cfc:	af 93       	push	r26
     cfe:	bf 93       	push	r27
     d00:	ef 93       	push	r30
     d02:	ff 93       	push	r31
     d04:	df 93       	push	r29
     d06:	cf 93       	push	r28
     d08:	cd b7       	in	r28, 0x3d	; 61
     d0a:	de b7       	in	r29, 0x3e	; 62
	static u32_t counter = 0;
	if(counter == NoCounts)
     d0c:	20 91 a2 00 	lds	r18, 0x00A2
     d10:	30 91 a3 00 	lds	r19, 0x00A3
     d14:	40 91 a4 00 	lds	r20, 0x00A4
     d18:	50 91 a5 00 	lds	r21, 0x00A5
     d1c:	80 91 ab 00 	lds	r24, 0x00AB
     d20:	90 91 ac 00 	lds	r25, 0x00AC
     d24:	a0 91 ad 00 	lds	r26, 0x00AD
     d28:	b0 91 ae 00 	lds	r27, 0x00AE
     d2c:	28 17       	cp	r18, r24
     d2e:	39 07       	cpc	r19, r25
     d30:	4a 07       	cpc	r20, r26
     d32:	5b 07       	cpc	r21, r27
     d34:	81 f4       	brne	.+32     	; 0xd56 <__vector_4+0x74>
	{
		func_ptr();
     d36:	e0 91 af 00 	lds	r30, 0x00AF
     d3a:	f0 91 b0 00 	lds	r31, 0x00B0
     d3e:	09 95       	icall
		counter = 0;
     d40:	10 92 a2 00 	sts	0x00A2, r1
     d44:	10 92 a3 00 	sts	0x00A3, r1
     d48:	10 92 a4 00 	sts	0x00A4, r1
     d4c:	10 92 a5 00 	sts	0x00A5, r1
		TCNT2_Register = 0;
     d50:	e4 e4       	ldi	r30, 0x44	; 68
     d52:	f0 e0       	ldi	r31, 0x00	; 0
     d54:	10 82       	st	Z, r1
	}
	counter++;
     d56:	80 91 a2 00 	lds	r24, 0x00A2
     d5a:	90 91 a3 00 	lds	r25, 0x00A3
     d5e:	a0 91 a4 00 	lds	r26, 0x00A4
     d62:	b0 91 a5 00 	lds	r27, 0x00A5
     d66:	01 96       	adiw	r24, 0x01	; 1
     d68:	a1 1d       	adc	r26, r1
     d6a:	b1 1d       	adc	r27, r1
     d6c:	80 93 a2 00 	sts	0x00A2, r24
     d70:	90 93 a3 00 	sts	0x00A3, r25
     d74:	a0 93 a4 00 	sts	0x00A4, r26
     d78:	b0 93 a5 00 	sts	0x00A5, r27
}
     d7c:	cf 91       	pop	r28
     d7e:	df 91       	pop	r29
     d80:	ff 91       	pop	r31
     d82:	ef 91       	pop	r30
     d84:	bf 91       	pop	r27
     d86:	af 91       	pop	r26
     d88:	9f 91       	pop	r25
     d8a:	8f 91       	pop	r24
     d8c:	7f 91       	pop	r23
     d8e:	6f 91       	pop	r22
     d90:	5f 91       	pop	r21
     d92:	4f 91       	pop	r20
     d94:	3f 91       	pop	r19
     d96:	2f 91       	pop	r18
     d98:	0f 90       	pop	r0
     d9a:	0f be       	out	0x3f, r0	; 63
     d9c:	0f 90       	pop	r0
     d9e:	1f 90       	pop	r1
     da0:	18 95       	reti

00000da2 <GIE_Enable>:
#include "GIE_private.h"
#include "GIE_interface.h"


void GIE_Enable(void)
{
     da2:	df 93       	push	r29
     da4:	cf 93       	push	r28
     da6:	cd b7       	in	r28, 0x3d	; 61
     da8:	de b7       	in	r29, 0x3e	; 62
	SetBit(SREG_Register, I_Bit);
     daa:	af e5       	ldi	r26, 0x5F	; 95
     dac:	b0 e0       	ldi	r27, 0x00	; 0
     dae:	ef e5       	ldi	r30, 0x5F	; 95
     db0:	f0 e0       	ldi	r31, 0x00	; 0
     db2:	80 81       	ld	r24, Z
     db4:	80 68       	ori	r24, 0x80	; 128
     db6:	8c 93       	st	X, r24
}
     db8:	cf 91       	pop	r28
     dba:	df 91       	pop	r29
     dbc:	08 95       	ret

00000dbe <GIE_Disable>:

void GIE_Disable(void)
{
     dbe:	df 93       	push	r29
     dc0:	cf 93       	push	r28
     dc2:	cd b7       	in	r28, 0x3d	; 61
     dc4:	de b7       	in	r29, 0x3e	; 62
	CleartBit(SREG_Register, I_Bit);
     dc6:	af e5       	ldi	r26, 0x5F	; 95
     dc8:	b0 e0       	ldi	r27, 0x00	; 0
     dca:	ef e5       	ldi	r30, 0x5F	; 95
     dcc:	f0 e0       	ldi	r31, 0x00	; 0
     dce:	80 81       	ld	r24, Z
     dd0:	8f 77       	andi	r24, 0x7F	; 127
     dd2:	8c 93       	st	X, r24
}
     dd4:	cf 91       	pop	r28
     dd6:	df 91       	pop	r29
     dd8:	08 95       	ret

00000dda <EXTI_Init>:
#include "EXTI_pirvate.h"



void EXTI_Init()
{
     dda:	df 93       	push	r29
     ddc:	cf 93       	push	r28
     dde:	cd b7       	in	r28, 0x3d	; 61
     de0:	de b7       	in	r29, 0x3e	; 62
	CleartBit(MCUCR_Register ,ISC01);
#elif EXTI0_MODE  == EXTI_FALLING
	CleartBit(MCUCR_Register ,ISC00);
	SetBit(MCUCR_Register ,ISC01);
#elif EXTI0_MODE  == EXTI_RISING
	SetBit(MCUCR_Register ,ISC00);
     de2:	a5 e5       	ldi	r26, 0x55	; 85
     de4:	b0 e0       	ldi	r27, 0x00	; 0
     de6:	e5 e5       	ldi	r30, 0x55	; 85
     de8:	f0 e0       	ldi	r31, 0x00	; 0
     dea:	80 81       	ld	r24, Z
     dec:	81 60       	ori	r24, 0x01	; 1
     dee:	8c 93       	st	X, r24
	SetBit(MCUCR_Register ,ISC01);
     df0:	a5 e5       	ldi	r26, 0x55	; 85
     df2:	b0 e0       	ldi	r27, 0x00	; 0
     df4:	e5 e5       	ldi	r30, 0x55	; 85
     df6:	f0 e0       	ldi	r31, 0x00	; 0
     df8:	80 81       	ld	r24, Z
     dfa:	82 60       	ori	r24, 0x02	; 2
     dfc:	8c 93       	st	X, r24
	CleartBit(MCUCR_Register ,ISC11);
#elif EXTI1_MODE  == EXTI_ON_CHANGE
	SetBit(MCUCR_Register ,ISC00));
	CleartBit(MCUCR_Register ,ISC11);
#elif EXTI1_MODE  == EXTI_FALLING
	CleartBit(MCUCR_Register ,ISC00);
     dfe:	a5 e5       	ldi	r26, 0x55	; 85
     e00:	b0 e0       	ldi	r27, 0x00	; 0
     e02:	e5 e5       	ldi	r30, 0x55	; 85
     e04:	f0 e0       	ldi	r31, 0x00	; 0
     e06:	80 81       	ld	r24, Z
     e08:	8e 7f       	andi	r24, 0xFE	; 254
     e0a:	8c 93       	st	X, r24
	SetBit(MCUCR_Register ,ISC11);
     e0c:	a5 e5       	ldi	r26, 0x55	; 85
     e0e:	b0 e0       	ldi	r27, 0x00	; 0
     e10:	e5 e5       	ldi	r30, 0x55	; 85
     e12:	f0 e0       	ldi	r31, 0x00	; 0
     e14:	80 81       	ld	r24, Z
     e16:	88 60       	ori	r24, 0x08	; 8
     e18:	8c 93       	st	X, r24


#if EXTI2_MODE  == EXTI_FALLING
	CleartBit(MCUCSR_Register ,ISC2);
#elif EXTI2_MODE  == EXTI_RISING
	SetBit(MCUCSR_Register ,ISC2);
     e1a:	a4 e5       	ldi	r26, 0x54	; 84
     e1c:	b0 e0       	ldi	r27, 0x00	; 0
     e1e:	e4 e5       	ldi	r30, 0x54	; 84
     e20:	f0 e0       	ldi	r31, 0x00	; 0
     e22:	80 81       	ld	r24, Z
     e24:	80 64       	ori	r24, 0x40	; 64
     e26:	8c 93       	st	X, r24

#endif

}
     e28:	cf 91       	pop	r28
     e2a:	df 91       	pop	r29
     e2c:	08 95       	ret

00000e2e <EXTI_Enable>:


void EXTI_Enable(u8_t EXTI_Num)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	00 d0       	rcall	.+0      	; 0xe34 <EXTI_Enable+0x6>
     e34:	0f 92       	push	r0
     e36:	cd b7       	in	r28, 0x3d	; 61
     e38:	de b7       	in	r29, 0x3e	; 62
     e3a:	89 83       	std	Y+1, r24	; 0x01
	switch(EXTI_Num)
     e3c:	89 81       	ldd	r24, Y+1	; 0x01
     e3e:	28 2f       	mov	r18, r24
     e40:	30 e0       	ldi	r19, 0x00	; 0
     e42:	3b 83       	std	Y+3, r19	; 0x03
     e44:	2a 83       	std	Y+2, r18	; 0x02
     e46:	8a 81       	ldd	r24, Y+2	; 0x02
     e48:	9b 81       	ldd	r25, Y+3	; 0x03
     e4a:	81 30       	cpi	r24, 0x01	; 1
     e4c:	91 05       	cpc	r25, r1
     e4e:	89 f0       	breq	.+34     	; 0xe72 <EXTI_Enable+0x44>
     e50:	2a 81       	ldd	r18, Y+2	; 0x02
     e52:	3b 81       	ldd	r19, Y+3	; 0x03
     e54:	22 30       	cpi	r18, 0x02	; 2
     e56:	31 05       	cpc	r19, r1
     e58:	a1 f0       	breq	.+40     	; 0xe82 <EXTI_Enable+0x54>
     e5a:	8a 81       	ldd	r24, Y+2	; 0x02
     e5c:	9b 81       	ldd	r25, Y+3	; 0x03
     e5e:	00 97       	sbiw	r24, 0x00	; 0
     e60:	b9 f4       	brne	.+46     	; 0xe90 <EXTI_Enable+0x62>
	{
	case EXTI0 : SetBit(GICR_Register ,INT0);break ;
     e62:	ab e5       	ldi	r26, 0x5B	; 91
     e64:	b0 e0       	ldi	r27, 0x00	; 0
     e66:	eb e5       	ldi	r30, 0x5B	; 91
     e68:	f0 e0       	ldi	r31, 0x00	; 0
     e6a:	80 81       	ld	r24, Z
     e6c:	80 64       	ori	r24, 0x40	; 64
     e6e:	8c 93       	st	X, r24
     e70:	0f c0       	rjmp	.+30     	; 0xe90 <EXTI_Enable+0x62>
	case EXTI1 : SetBit(GICR_Register ,INT1);break ;
     e72:	ab e5       	ldi	r26, 0x5B	; 91
     e74:	b0 e0       	ldi	r27, 0x00	; 0
     e76:	eb e5       	ldi	r30, 0x5B	; 91
     e78:	f0 e0       	ldi	r31, 0x00	; 0
     e7a:	80 81       	ld	r24, Z
     e7c:	80 68       	ori	r24, 0x80	; 128
     e7e:	8c 93       	st	X, r24
     e80:	07 c0       	rjmp	.+14     	; 0xe90 <EXTI_Enable+0x62>
	case EXTI2 : SetBit(GICR_Register ,INT2);break ;
     e82:	ab e5       	ldi	r26, 0x5B	; 91
     e84:	b0 e0       	ldi	r27, 0x00	; 0
     e86:	eb e5       	ldi	r30, 0x5B	; 91
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	80 81       	ld	r24, Z
     e8c:	80 62       	ori	r24, 0x20	; 32
     e8e:	8c 93       	st	X, r24
	}
}
     e90:	0f 90       	pop	r0
     e92:	0f 90       	pop	r0
     e94:	0f 90       	pop	r0
     e96:	cf 91       	pop	r28
     e98:	df 91       	pop	r29
     e9a:	08 95       	ret

00000e9c <EXTI_Disable>:

void EXTI_Disable(u8_t EXTI_Num)
{
     e9c:	df 93       	push	r29
     e9e:	cf 93       	push	r28
     ea0:	00 d0       	rcall	.+0      	; 0xea2 <EXTI_Disable+0x6>
     ea2:	0f 92       	push	r0
     ea4:	cd b7       	in	r28, 0x3d	; 61
     ea6:	de b7       	in	r29, 0x3e	; 62
     ea8:	89 83       	std	Y+1, r24	; 0x01
	switch(EXTI_Num)
     eaa:	89 81       	ldd	r24, Y+1	; 0x01
     eac:	28 2f       	mov	r18, r24
     eae:	30 e0       	ldi	r19, 0x00	; 0
     eb0:	3b 83       	std	Y+3, r19	; 0x03
     eb2:	2a 83       	std	Y+2, r18	; 0x02
     eb4:	8a 81       	ldd	r24, Y+2	; 0x02
     eb6:	9b 81       	ldd	r25, Y+3	; 0x03
     eb8:	81 30       	cpi	r24, 0x01	; 1
     eba:	91 05       	cpc	r25, r1
     ebc:	89 f0       	breq	.+34     	; 0xee0 <EXTI_Disable+0x44>
     ebe:	2a 81       	ldd	r18, Y+2	; 0x02
     ec0:	3b 81       	ldd	r19, Y+3	; 0x03
     ec2:	22 30       	cpi	r18, 0x02	; 2
     ec4:	31 05       	cpc	r19, r1
     ec6:	a1 f0       	breq	.+40     	; 0xef0 <EXTI_Disable+0x54>
     ec8:	8a 81       	ldd	r24, Y+2	; 0x02
     eca:	9b 81       	ldd	r25, Y+3	; 0x03
     ecc:	00 97       	sbiw	r24, 0x00	; 0
     ece:	b9 f4       	brne	.+46     	; 0xefe <EXTI_Disable+0x62>
	{
	case EXTI0 : CleartBit(GICR_Register ,INT0);break ;
     ed0:	ab e5       	ldi	r26, 0x5B	; 91
     ed2:	b0 e0       	ldi	r27, 0x00	; 0
     ed4:	eb e5       	ldi	r30, 0x5B	; 91
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	80 81       	ld	r24, Z
     eda:	8f 7b       	andi	r24, 0xBF	; 191
     edc:	8c 93       	st	X, r24
     ede:	0f c0       	rjmp	.+30     	; 0xefe <EXTI_Disable+0x62>
	case EXTI1 : CleartBit(GICR_Register ,INT1);break ;
     ee0:	ab e5       	ldi	r26, 0x5B	; 91
     ee2:	b0 e0       	ldi	r27, 0x00	; 0
     ee4:	eb e5       	ldi	r30, 0x5B	; 91
     ee6:	f0 e0       	ldi	r31, 0x00	; 0
     ee8:	80 81       	ld	r24, Z
     eea:	8f 77       	andi	r24, 0x7F	; 127
     eec:	8c 93       	st	X, r24
     eee:	07 c0       	rjmp	.+14     	; 0xefe <EXTI_Disable+0x62>
	case EXTI2 : CleartBit(GICR_Register ,INT2);break ;
     ef0:	ab e5       	ldi	r26, 0x5B	; 91
     ef2:	b0 e0       	ldi	r27, 0x00	; 0
     ef4:	eb e5       	ldi	r30, 0x5B	; 91
     ef6:	f0 e0       	ldi	r31, 0x00	; 0
     ef8:	80 81       	ld	r24, Z
     efa:	8f 7d       	andi	r24, 0xDF	; 223
     efc:	8c 93       	st	X, r24
	}
}
     efe:	0f 90       	pop	r0
     f00:	0f 90       	pop	r0
     f02:	0f 90       	pop	r0
     f04:	cf 91       	pop	r28
     f06:	df 91       	pop	r29
     f08:	08 95       	ret

00000f0a <Exti_setCallback>:

void Exti_setCallback(u8_t EXTI_num,void (*ptr)())
{
     f0a:	df 93       	push	r29
     f0c:	cf 93       	push	r28
     f0e:	00 d0       	rcall	.+0      	; 0xf10 <Exti_setCallback+0x6>
     f10:	00 d0       	rcall	.+0      	; 0xf12 <Exti_setCallback+0x8>
     f12:	0f 92       	push	r0
     f14:	cd b7       	in	r28, 0x3d	; 61
     f16:	de b7       	in	r29, 0x3e	; 62
     f18:	89 83       	std	Y+1, r24	; 0x01
     f1a:	7b 83       	std	Y+3, r23	; 0x03
     f1c:	6a 83       	std	Y+2, r22	; 0x02
	switch(EXTI_num)
     f1e:	89 81       	ldd	r24, Y+1	; 0x01
     f20:	28 2f       	mov	r18, r24
     f22:	30 e0       	ldi	r19, 0x00	; 0
     f24:	3d 83       	std	Y+5, r19	; 0x05
     f26:	2c 83       	std	Y+4, r18	; 0x04
     f28:	8c 81       	ldd	r24, Y+4	; 0x04
     f2a:	9d 81       	ldd	r25, Y+5	; 0x05
     f2c:	81 30       	cpi	r24, 0x01	; 1
     f2e:	91 05       	cpc	r25, r1
     f30:	81 f0       	breq	.+32     	; 0xf52 <Exti_setCallback+0x48>
     f32:	2c 81       	ldd	r18, Y+4	; 0x04
     f34:	3d 81       	ldd	r19, Y+5	; 0x05
     f36:	22 30       	cpi	r18, 0x02	; 2
     f38:	31 05       	cpc	r19, r1
     f3a:	91 f0       	breq	.+36     	; 0xf60 <Exti_setCallback+0x56>
     f3c:	8c 81       	ldd	r24, Y+4	; 0x04
     f3e:	9d 81       	ldd	r25, Y+5	; 0x05
     f40:	00 97       	sbiw	r24, 0x00	; 0
     f42:	a1 f4       	brne	.+40     	; 0xf6c <Exti_setCallback+0x62>
	{
	case EXTI0 : ptr1 = ptr;break ;
     f44:	8a 81       	ldd	r24, Y+2	; 0x02
     f46:	9b 81       	ldd	r25, Y+3	; 0x03
     f48:	90 93 b4 00 	sts	0x00B4, r25
     f4c:	80 93 b3 00 	sts	0x00B3, r24
     f50:	0d c0       	rjmp	.+26     	; 0xf6c <Exti_setCallback+0x62>
	case EXTI1 : ptr2 = ptr;break ;
     f52:	8a 81       	ldd	r24, Y+2	; 0x02
     f54:	9b 81       	ldd	r25, Y+3	; 0x03
     f56:	90 93 b6 00 	sts	0x00B6, r25
     f5a:	80 93 b5 00 	sts	0x00B5, r24
     f5e:	06 c0       	rjmp	.+12     	; 0xf6c <Exti_setCallback+0x62>
	case EXTI2 : ptr3 = ptr;break ;
     f60:	8a 81       	ldd	r24, Y+2	; 0x02
     f62:	9b 81       	ldd	r25, Y+3	; 0x03
     f64:	90 93 b2 00 	sts	0x00B2, r25
     f68:	80 93 b1 00 	sts	0x00B1, r24
	}
}
     f6c:	0f 90       	pop	r0
     f6e:	0f 90       	pop	r0
     f70:	0f 90       	pop	r0
     f72:	0f 90       	pop	r0
     f74:	0f 90       	pop	r0
     f76:	cf 91       	pop	r28
     f78:	df 91       	pop	r29
     f7a:	08 95       	ret

00000f7c <__vector_1>:
void __vector_1(void)
{
     f7c:	1f 92       	push	r1
     f7e:	0f 92       	push	r0
     f80:	0f b6       	in	r0, 0x3f	; 63
     f82:	0f 92       	push	r0
     f84:	11 24       	eor	r1, r1
     f86:	2f 93       	push	r18
     f88:	3f 93       	push	r19
     f8a:	4f 93       	push	r20
     f8c:	5f 93       	push	r21
     f8e:	6f 93       	push	r22
     f90:	7f 93       	push	r23
     f92:	8f 93       	push	r24
     f94:	9f 93       	push	r25
     f96:	af 93       	push	r26
     f98:	bf 93       	push	r27
     f9a:	ef 93       	push	r30
     f9c:	ff 93       	push	r31
     f9e:	df 93       	push	r29
     fa0:	cf 93       	push	r28
     fa2:	cd b7       	in	r28, 0x3d	; 61
     fa4:	de b7       	in	r29, 0x3e	; 62
	ptr1();
     fa6:	e0 91 b3 00 	lds	r30, 0x00B3
     faa:	f0 91 b4 00 	lds	r31, 0x00B4
     fae:	09 95       	icall
}
     fb0:	cf 91       	pop	r28
     fb2:	df 91       	pop	r29
     fb4:	ff 91       	pop	r31
     fb6:	ef 91       	pop	r30
     fb8:	bf 91       	pop	r27
     fba:	af 91       	pop	r26
     fbc:	9f 91       	pop	r25
     fbe:	8f 91       	pop	r24
     fc0:	7f 91       	pop	r23
     fc2:	6f 91       	pop	r22
     fc4:	5f 91       	pop	r21
     fc6:	4f 91       	pop	r20
     fc8:	3f 91       	pop	r19
     fca:	2f 91       	pop	r18
     fcc:	0f 90       	pop	r0
     fce:	0f be       	out	0x3f, r0	; 63
     fd0:	0f 90       	pop	r0
     fd2:	1f 90       	pop	r1
     fd4:	18 95       	reti

00000fd6 <__vector_2>:
void __vector_2(void)
{
     fd6:	1f 92       	push	r1
     fd8:	0f 92       	push	r0
     fda:	0f b6       	in	r0, 0x3f	; 63
     fdc:	0f 92       	push	r0
     fde:	11 24       	eor	r1, r1
     fe0:	2f 93       	push	r18
     fe2:	3f 93       	push	r19
     fe4:	4f 93       	push	r20
     fe6:	5f 93       	push	r21
     fe8:	6f 93       	push	r22
     fea:	7f 93       	push	r23
     fec:	8f 93       	push	r24
     fee:	9f 93       	push	r25
     ff0:	af 93       	push	r26
     ff2:	bf 93       	push	r27
     ff4:	ef 93       	push	r30
     ff6:	ff 93       	push	r31
     ff8:	df 93       	push	r29
     ffa:	cf 93       	push	r28
     ffc:	cd b7       	in	r28, 0x3d	; 61
     ffe:	de b7       	in	r29, 0x3e	; 62
	ptr2();
    1000:	e0 91 b5 00 	lds	r30, 0x00B5
    1004:	f0 91 b6 00 	lds	r31, 0x00B6
    1008:	09 95       	icall
}
    100a:	cf 91       	pop	r28
    100c:	df 91       	pop	r29
    100e:	ff 91       	pop	r31
    1010:	ef 91       	pop	r30
    1012:	bf 91       	pop	r27
    1014:	af 91       	pop	r26
    1016:	9f 91       	pop	r25
    1018:	8f 91       	pop	r24
    101a:	7f 91       	pop	r23
    101c:	6f 91       	pop	r22
    101e:	5f 91       	pop	r21
    1020:	4f 91       	pop	r20
    1022:	3f 91       	pop	r19
    1024:	2f 91       	pop	r18
    1026:	0f 90       	pop	r0
    1028:	0f be       	out	0x3f, r0	; 63
    102a:	0f 90       	pop	r0
    102c:	1f 90       	pop	r1
    102e:	18 95       	reti

00001030 <__vector_3>:
void __vector_3(void)
{
    1030:	1f 92       	push	r1
    1032:	0f 92       	push	r0
    1034:	0f b6       	in	r0, 0x3f	; 63
    1036:	0f 92       	push	r0
    1038:	11 24       	eor	r1, r1
    103a:	2f 93       	push	r18
    103c:	3f 93       	push	r19
    103e:	4f 93       	push	r20
    1040:	5f 93       	push	r21
    1042:	6f 93       	push	r22
    1044:	7f 93       	push	r23
    1046:	8f 93       	push	r24
    1048:	9f 93       	push	r25
    104a:	af 93       	push	r26
    104c:	bf 93       	push	r27
    104e:	ef 93       	push	r30
    1050:	ff 93       	push	r31
    1052:	df 93       	push	r29
    1054:	cf 93       	push	r28
    1056:	cd b7       	in	r28, 0x3d	; 61
    1058:	de b7       	in	r29, 0x3e	; 62
	ptr3();
    105a:	e0 91 b1 00 	lds	r30, 0x00B1
    105e:	f0 91 b2 00 	lds	r31, 0x00B2
    1062:	09 95       	icall
}
    1064:	cf 91       	pop	r28
    1066:	df 91       	pop	r29
    1068:	ff 91       	pop	r31
    106a:	ef 91       	pop	r30
    106c:	bf 91       	pop	r27
    106e:	af 91       	pop	r26
    1070:	9f 91       	pop	r25
    1072:	8f 91       	pop	r24
    1074:	7f 91       	pop	r23
    1076:	6f 91       	pop	r22
    1078:	5f 91       	pop	r21
    107a:	4f 91       	pop	r20
    107c:	3f 91       	pop	r19
    107e:	2f 91       	pop	r18
    1080:	0f 90       	pop	r0
    1082:	0f be       	out	0x3f, r0	; 63
    1084:	0f 90       	pop	r0
    1086:	1f 90       	pop	r1
    1088:	18 95       	reti

0000108a <DIO_u8SetPinValue>:

#include "DIO_private.h"
#include "DIO_interface.h"

u8_t DIO_u8SetPinValue(u8_t L_u8Port ,u8_t L_u8Pin ,u8_t L_u8Value)
{
    108a:	df 93       	push	r29
    108c:	cf 93       	push	r28
    108e:	cd b7       	in	r28, 0x3d	; 61
    1090:	de b7       	in	r29, 0x3e	; 62
    1092:	28 97       	sbiw	r28, 0x08	; 8
    1094:	0f b6       	in	r0, 0x3f	; 63
    1096:	f8 94       	cli
    1098:	de bf       	out	0x3e, r29	; 62
    109a:	0f be       	out	0x3f, r0	; 63
    109c:	cd bf       	out	0x3d, r28	; 61
    109e:	89 83       	std	Y+1, r24	; 0x01
    10a0:	6a 83       	std	Y+2, r22	; 0x02
    10a2:	4b 83       	std	Y+3, r20	; 0x03
	if(L_u8Value == HIGH)
    10a4:	8b 81       	ldd	r24, Y+3	; 0x03
    10a6:	81 30       	cpi	r24, 0x01	; 1
    10a8:	09 f0       	breq	.+2      	; 0x10ac <DIO_u8SetPinValue+0x22>
    10aa:	71 c0       	rjmp	.+226    	; 0x118e <DIO_u8SetPinValue+0x104>
	{
		switch(L_u8Port)
    10ac:	89 81       	ldd	r24, Y+1	; 0x01
    10ae:	28 2f       	mov	r18, r24
    10b0:	30 e0       	ldi	r19, 0x00	; 0
    10b2:	38 87       	std	Y+8, r19	; 0x08
    10b4:	2f 83       	std	Y+7, r18	; 0x07
    10b6:	8f 81       	ldd	r24, Y+7	; 0x07
    10b8:	98 85       	ldd	r25, Y+8	; 0x08
    10ba:	81 30       	cpi	r24, 0x01	; 1
    10bc:	91 05       	cpc	r25, r1
    10be:	49 f1       	breq	.+82     	; 0x1112 <DIO_u8SetPinValue+0x88>
    10c0:	2f 81       	ldd	r18, Y+7	; 0x07
    10c2:	38 85       	ldd	r19, Y+8	; 0x08
    10c4:	22 30       	cpi	r18, 0x02	; 2
    10c6:	31 05       	cpc	r19, r1
    10c8:	2c f4       	brge	.+10     	; 0x10d4 <DIO_u8SetPinValue+0x4a>
    10ca:	8f 81       	ldd	r24, Y+7	; 0x07
    10cc:	98 85       	ldd	r25, Y+8	; 0x08
    10ce:	00 97       	sbiw	r24, 0x00	; 0
    10d0:	61 f0       	breq	.+24     	; 0x10ea <DIO_u8SetPinValue+0x60>
    10d2:	5b c0       	rjmp	.+182    	; 0x118a <DIO_u8SetPinValue+0x100>
    10d4:	2f 81       	ldd	r18, Y+7	; 0x07
    10d6:	38 85       	ldd	r19, Y+8	; 0x08
    10d8:	22 30       	cpi	r18, 0x02	; 2
    10da:	31 05       	cpc	r19, r1
    10dc:	71 f1       	breq	.+92     	; 0x113a <DIO_u8SetPinValue+0xb0>
    10de:	8f 81       	ldd	r24, Y+7	; 0x07
    10e0:	98 85       	ldd	r25, Y+8	; 0x08
    10e2:	83 30       	cpi	r24, 0x03	; 3
    10e4:	91 05       	cpc	r25, r1
    10e6:	e9 f1       	breq	.+122    	; 0x1162 <DIO_u8SetPinValue+0xd8>
    10e8:	50 c0       	rjmp	.+160    	; 0x118a <DIO_u8SetPinValue+0x100>
		{
		case PORTA : SetBit(PORTA_REG , L_u8Pin); break ;
    10ea:	ab e3       	ldi	r26, 0x3B	; 59
    10ec:	b0 e0       	ldi	r27, 0x00	; 0
    10ee:	eb e3       	ldi	r30, 0x3B	; 59
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	80 81       	ld	r24, Z
    10f4:	48 2f       	mov	r20, r24
    10f6:	8a 81       	ldd	r24, Y+2	; 0x02
    10f8:	28 2f       	mov	r18, r24
    10fa:	30 e0       	ldi	r19, 0x00	; 0
    10fc:	81 e0       	ldi	r24, 0x01	; 1
    10fe:	90 e0       	ldi	r25, 0x00	; 0
    1100:	02 2e       	mov	r0, r18
    1102:	02 c0       	rjmp	.+4      	; 0x1108 <DIO_u8SetPinValue+0x7e>
    1104:	88 0f       	add	r24, r24
    1106:	99 1f       	adc	r25, r25
    1108:	0a 94       	dec	r0
    110a:	e2 f7       	brpl	.-8      	; 0x1104 <DIO_u8SetPinValue+0x7a>
    110c:	84 2b       	or	r24, r20
    110e:	8c 93       	st	X, r24
    1110:	ba c0       	rjmp	.+372    	; 0x1286 <DIO_u8SetPinValue+0x1fc>
		case PORTB : SetBit(PORTB_REG , L_u8Pin); break ;
    1112:	a8 e3       	ldi	r26, 0x38	; 56
    1114:	b0 e0       	ldi	r27, 0x00	; 0
    1116:	e8 e3       	ldi	r30, 0x38	; 56
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	80 81       	ld	r24, Z
    111c:	48 2f       	mov	r20, r24
    111e:	8a 81       	ldd	r24, Y+2	; 0x02
    1120:	28 2f       	mov	r18, r24
    1122:	30 e0       	ldi	r19, 0x00	; 0
    1124:	81 e0       	ldi	r24, 0x01	; 1
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	02 2e       	mov	r0, r18
    112a:	02 c0       	rjmp	.+4      	; 0x1130 <DIO_u8SetPinValue+0xa6>
    112c:	88 0f       	add	r24, r24
    112e:	99 1f       	adc	r25, r25
    1130:	0a 94       	dec	r0
    1132:	e2 f7       	brpl	.-8      	; 0x112c <DIO_u8SetPinValue+0xa2>
    1134:	84 2b       	or	r24, r20
    1136:	8c 93       	st	X, r24
    1138:	a6 c0       	rjmp	.+332    	; 0x1286 <DIO_u8SetPinValue+0x1fc>
		case PORTC : SetBit(PORTC_REG , L_u8Pin); break ;
    113a:	a5 e3       	ldi	r26, 0x35	; 53
    113c:	b0 e0       	ldi	r27, 0x00	; 0
    113e:	e5 e3       	ldi	r30, 0x35	; 53
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	80 81       	ld	r24, Z
    1144:	48 2f       	mov	r20, r24
    1146:	8a 81       	ldd	r24, Y+2	; 0x02
    1148:	28 2f       	mov	r18, r24
    114a:	30 e0       	ldi	r19, 0x00	; 0
    114c:	81 e0       	ldi	r24, 0x01	; 1
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	02 2e       	mov	r0, r18
    1152:	02 c0       	rjmp	.+4      	; 0x1158 <DIO_u8SetPinValue+0xce>
    1154:	88 0f       	add	r24, r24
    1156:	99 1f       	adc	r25, r25
    1158:	0a 94       	dec	r0
    115a:	e2 f7       	brpl	.-8      	; 0x1154 <DIO_u8SetPinValue+0xca>
    115c:	84 2b       	or	r24, r20
    115e:	8c 93       	st	X, r24
    1160:	92 c0       	rjmp	.+292    	; 0x1286 <DIO_u8SetPinValue+0x1fc>
		case PORTD : SetBit(PORTD_REG , L_u8Pin); break ;
    1162:	a2 e3       	ldi	r26, 0x32	; 50
    1164:	b0 e0       	ldi	r27, 0x00	; 0
    1166:	e2 e3       	ldi	r30, 0x32	; 50
    1168:	f0 e0       	ldi	r31, 0x00	; 0
    116a:	80 81       	ld	r24, Z
    116c:	48 2f       	mov	r20, r24
    116e:	8a 81       	ldd	r24, Y+2	; 0x02
    1170:	28 2f       	mov	r18, r24
    1172:	30 e0       	ldi	r19, 0x00	; 0
    1174:	81 e0       	ldi	r24, 0x01	; 1
    1176:	90 e0       	ldi	r25, 0x00	; 0
    1178:	02 2e       	mov	r0, r18
    117a:	02 c0       	rjmp	.+4      	; 0x1180 <DIO_u8SetPinValue+0xf6>
    117c:	88 0f       	add	r24, r24
    117e:	99 1f       	adc	r25, r25
    1180:	0a 94       	dec	r0
    1182:	e2 f7       	brpl	.-8      	; 0x117c <DIO_u8SetPinValue+0xf2>
    1184:	84 2b       	or	r24, r20
    1186:	8c 93       	st	X, r24
    1188:	7e c0       	rjmp	.+252    	; 0x1286 <DIO_u8SetPinValue+0x1fc>
		default : return ERROR ; break ;
    118a:	1e 82       	std	Y+6, r1	; 0x06
    118c:	7e c0       	rjmp	.+252    	; 0x128a <DIO_u8SetPinValue+0x200>
		}
	}
	else if(L_u8Value == LOW)
    118e:	8b 81       	ldd	r24, Y+3	; 0x03
    1190:	88 23       	and	r24, r24
    1192:	09 f0       	breq	.+2      	; 0x1196 <DIO_u8SetPinValue+0x10c>
    1194:	76 c0       	rjmp	.+236    	; 0x1282 <DIO_u8SetPinValue+0x1f8>
	{
		switch(L_u8Port)
    1196:	89 81       	ldd	r24, Y+1	; 0x01
    1198:	28 2f       	mov	r18, r24
    119a:	30 e0       	ldi	r19, 0x00	; 0
    119c:	3d 83       	std	Y+5, r19	; 0x05
    119e:	2c 83       	std	Y+4, r18	; 0x04
    11a0:	8c 81       	ldd	r24, Y+4	; 0x04
    11a2:	9d 81       	ldd	r25, Y+5	; 0x05
    11a4:	81 30       	cpi	r24, 0x01	; 1
    11a6:	91 05       	cpc	r25, r1
    11a8:	59 f1       	breq	.+86     	; 0x1200 <DIO_u8SetPinValue+0x176>
    11aa:	2c 81       	ldd	r18, Y+4	; 0x04
    11ac:	3d 81       	ldd	r19, Y+5	; 0x05
    11ae:	22 30       	cpi	r18, 0x02	; 2
    11b0:	31 05       	cpc	r19, r1
    11b2:	2c f4       	brge	.+10     	; 0x11be <DIO_u8SetPinValue+0x134>
    11b4:	8c 81       	ldd	r24, Y+4	; 0x04
    11b6:	9d 81       	ldd	r25, Y+5	; 0x05
    11b8:	00 97       	sbiw	r24, 0x00	; 0
    11ba:	69 f0       	breq	.+26     	; 0x11d6 <DIO_u8SetPinValue+0x14c>
    11bc:	60 c0       	rjmp	.+192    	; 0x127e <DIO_u8SetPinValue+0x1f4>
    11be:	2c 81       	ldd	r18, Y+4	; 0x04
    11c0:	3d 81       	ldd	r19, Y+5	; 0x05
    11c2:	22 30       	cpi	r18, 0x02	; 2
    11c4:	31 05       	cpc	r19, r1
    11c6:	89 f1       	breq	.+98     	; 0x122a <DIO_u8SetPinValue+0x1a0>
    11c8:	8c 81       	ldd	r24, Y+4	; 0x04
    11ca:	9d 81       	ldd	r25, Y+5	; 0x05
    11cc:	83 30       	cpi	r24, 0x03	; 3
    11ce:	91 05       	cpc	r25, r1
    11d0:	09 f4       	brne	.+2      	; 0x11d4 <DIO_u8SetPinValue+0x14a>
    11d2:	40 c0       	rjmp	.+128    	; 0x1254 <DIO_u8SetPinValue+0x1ca>
    11d4:	54 c0       	rjmp	.+168    	; 0x127e <DIO_u8SetPinValue+0x1f4>
		{
		case PORTA : CleartBit(PORTA_REG , L_u8Pin); break ;
    11d6:	ab e3       	ldi	r26, 0x3B	; 59
    11d8:	b0 e0       	ldi	r27, 0x00	; 0
    11da:	eb e3       	ldi	r30, 0x3B	; 59
    11dc:	f0 e0       	ldi	r31, 0x00	; 0
    11de:	80 81       	ld	r24, Z
    11e0:	48 2f       	mov	r20, r24
    11e2:	8a 81       	ldd	r24, Y+2	; 0x02
    11e4:	28 2f       	mov	r18, r24
    11e6:	30 e0       	ldi	r19, 0x00	; 0
    11e8:	81 e0       	ldi	r24, 0x01	; 1
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	02 2e       	mov	r0, r18
    11ee:	02 c0       	rjmp	.+4      	; 0x11f4 <DIO_u8SetPinValue+0x16a>
    11f0:	88 0f       	add	r24, r24
    11f2:	99 1f       	adc	r25, r25
    11f4:	0a 94       	dec	r0
    11f6:	e2 f7       	brpl	.-8      	; 0x11f0 <DIO_u8SetPinValue+0x166>
    11f8:	80 95       	com	r24
    11fa:	84 23       	and	r24, r20
    11fc:	8c 93       	st	X, r24
    11fe:	43 c0       	rjmp	.+134    	; 0x1286 <DIO_u8SetPinValue+0x1fc>
		case PORTB : CleartBit(PORTB_REG , L_u8Pin); break ;
    1200:	a8 e3       	ldi	r26, 0x38	; 56
    1202:	b0 e0       	ldi	r27, 0x00	; 0
    1204:	e8 e3       	ldi	r30, 0x38	; 56
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	80 81       	ld	r24, Z
    120a:	48 2f       	mov	r20, r24
    120c:	8a 81       	ldd	r24, Y+2	; 0x02
    120e:	28 2f       	mov	r18, r24
    1210:	30 e0       	ldi	r19, 0x00	; 0
    1212:	81 e0       	ldi	r24, 0x01	; 1
    1214:	90 e0       	ldi	r25, 0x00	; 0
    1216:	02 2e       	mov	r0, r18
    1218:	02 c0       	rjmp	.+4      	; 0x121e <DIO_u8SetPinValue+0x194>
    121a:	88 0f       	add	r24, r24
    121c:	99 1f       	adc	r25, r25
    121e:	0a 94       	dec	r0
    1220:	e2 f7       	brpl	.-8      	; 0x121a <DIO_u8SetPinValue+0x190>
    1222:	80 95       	com	r24
    1224:	84 23       	and	r24, r20
    1226:	8c 93       	st	X, r24
    1228:	2e c0       	rjmp	.+92     	; 0x1286 <DIO_u8SetPinValue+0x1fc>
		case PORTC : CleartBit(PORTC_REG , L_u8Pin); break ;
    122a:	a5 e3       	ldi	r26, 0x35	; 53
    122c:	b0 e0       	ldi	r27, 0x00	; 0
    122e:	e5 e3       	ldi	r30, 0x35	; 53
    1230:	f0 e0       	ldi	r31, 0x00	; 0
    1232:	80 81       	ld	r24, Z
    1234:	48 2f       	mov	r20, r24
    1236:	8a 81       	ldd	r24, Y+2	; 0x02
    1238:	28 2f       	mov	r18, r24
    123a:	30 e0       	ldi	r19, 0x00	; 0
    123c:	81 e0       	ldi	r24, 0x01	; 1
    123e:	90 e0       	ldi	r25, 0x00	; 0
    1240:	02 2e       	mov	r0, r18
    1242:	02 c0       	rjmp	.+4      	; 0x1248 <DIO_u8SetPinValue+0x1be>
    1244:	88 0f       	add	r24, r24
    1246:	99 1f       	adc	r25, r25
    1248:	0a 94       	dec	r0
    124a:	e2 f7       	brpl	.-8      	; 0x1244 <DIO_u8SetPinValue+0x1ba>
    124c:	80 95       	com	r24
    124e:	84 23       	and	r24, r20
    1250:	8c 93       	st	X, r24
    1252:	19 c0       	rjmp	.+50     	; 0x1286 <DIO_u8SetPinValue+0x1fc>
		case PORTD : CleartBit(PORTD_REG , L_u8Pin); break ;
    1254:	a2 e3       	ldi	r26, 0x32	; 50
    1256:	b0 e0       	ldi	r27, 0x00	; 0
    1258:	e2 e3       	ldi	r30, 0x32	; 50
    125a:	f0 e0       	ldi	r31, 0x00	; 0
    125c:	80 81       	ld	r24, Z
    125e:	48 2f       	mov	r20, r24
    1260:	8a 81       	ldd	r24, Y+2	; 0x02
    1262:	28 2f       	mov	r18, r24
    1264:	30 e0       	ldi	r19, 0x00	; 0
    1266:	81 e0       	ldi	r24, 0x01	; 1
    1268:	90 e0       	ldi	r25, 0x00	; 0
    126a:	02 2e       	mov	r0, r18
    126c:	02 c0       	rjmp	.+4      	; 0x1272 <DIO_u8SetPinValue+0x1e8>
    126e:	88 0f       	add	r24, r24
    1270:	99 1f       	adc	r25, r25
    1272:	0a 94       	dec	r0
    1274:	e2 f7       	brpl	.-8      	; 0x126e <DIO_u8SetPinValue+0x1e4>
    1276:	80 95       	com	r24
    1278:	84 23       	and	r24, r20
    127a:	8c 93       	st	X, r24
    127c:	04 c0       	rjmp	.+8      	; 0x1286 <DIO_u8SetPinValue+0x1fc>
		default : return ERROR ; break ;
    127e:	1e 82       	std	Y+6, r1	; 0x06
    1280:	04 c0       	rjmp	.+8      	; 0x128a <DIO_u8SetPinValue+0x200>
		}
	}
	else
	{
		return ERROR ;
    1282:	1e 82       	std	Y+6, r1	; 0x06
    1284:	02 c0       	rjmp	.+4      	; 0x128a <DIO_u8SetPinValue+0x200>
	}
	return NO_ERROR ;
    1286:	91 e0       	ldi	r25, 0x01	; 1
    1288:	9e 83       	std	Y+6, r25	; 0x06
    128a:	8e 81       	ldd	r24, Y+6	; 0x06
}
    128c:	28 96       	adiw	r28, 0x08	; 8
    128e:	0f b6       	in	r0, 0x3f	; 63
    1290:	f8 94       	cli
    1292:	de bf       	out	0x3e, r29	; 62
    1294:	0f be       	out	0x3f, r0	; 63
    1296:	cd bf       	out	0x3d, r28	; 61
    1298:	cf 91       	pop	r28
    129a:	df 91       	pop	r29
    129c:	08 95       	ret

0000129e <DIO_u8SetPinDirection>:
u8_t DIO_u8SetPinDirection(u8_t L_u8Port ,u8_t L_u8Pin ,u8_t L_u8Direction)
{
    129e:	df 93       	push	r29
    12a0:	cf 93       	push	r28
    12a2:	cd b7       	in	r28, 0x3d	; 61
    12a4:	de b7       	in	r29, 0x3e	; 62
    12a6:	28 97       	sbiw	r28, 0x08	; 8
    12a8:	0f b6       	in	r0, 0x3f	; 63
    12aa:	f8 94       	cli
    12ac:	de bf       	out	0x3e, r29	; 62
    12ae:	0f be       	out	0x3f, r0	; 63
    12b0:	cd bf       	out	0x3d, r28	; 61
    12b2:	89 83       	std	Y+1, r24	; 0x01
    12b4:	6a 83       	std	Y+2, r22	; 0x02
    12b6:	4b 83       	std	Y+3, r20	; 0x03
	if(L_u8Direction== OUTPUT)
    12b8:	8b 81       	ldd	r24, Y+3	; 0x03
    12ba:	81 30       	cpi	r24, 0x01	; 1
    12bc:	09 f0       	breq	.+2      	; 0x12c0 <DIO_u8SetPinDirection+0x22>
    12be:	71 c0       	rjmp	.+226    	; 0x13a2 <DIO_u8SetPinDirection+0x104>
	{
		switch(L_u8Port)
    12c0:	89 81       	ldd	r24, Y+1	; 0x01
    12c2:	28 2f       	mov	r18, r24
    12c4:	30 e0       	ldi	r19, 0x00	; 0
    12c6:	38 87       	std	Y+8, r19	; 0x08
    12c8:	2f 83       	std	Y+7, r18	; 0x07
    12ca:	8f 81       	ldd	r24, Y+7	; 0x07
    12cc:	98 85       	ldd	r25, Y+8	; 0x08
    12ce:	81 30       	cpi	r24, 0x01	; 1
    12d0:	91 05       	cpc	r25, r1
    12d2:	49 f1       	breq	.+82     	; 0x1326 <DIO_u8SetPinDirection+0x88>
    12d4:	2f 81       	ldd	r18, Y+7	; 0x07
    12d6:	38 85       	ldd	r19, Y+8	; 0x08
    12d8:	22 30       	cpi	r18, 0x02	; 2
    12da:	31 05       	cpc	r19, r1
    12dc:	2c f4       	brge	.+10     	; 0x12e8 <DIO_u8SetPinDirection+0x4a>
    12de:	8f 81       	ldd	r24, Y+7	; 0x07
    12e0:	98 85       	ldd	r25, Y+8	; 0x08
    12e2:	00 97       	sbiw	r24, 0x00	; 0
    12e4:	61 f0       	breq	.+24     	; 0x12fe <DIO_u8SetPinDirection+0x60>
    12e6:	5b c0       	rjmp	.+182    	; 0x139e <DIO_u8SetPinDirection+0x100>
    12e8:	2f 81       	ldd	r18, Y+7	; 0x07
    12ea:	38 85       	ldd	r19, Y+8	; 0x08
    12ec:	22 30       	cpi	r18, 0x02	; 2
    12ee:	31 05       	cpc	r19, r1
    12f0:	71 f1       	breq	.+92     	; 0x134e <DIO_u8SetPinDirection+0xb0>
    12f2:	8f 81       	ldd	r24, Y+7	; 0x07
    12f4:	98 85       	ldd	r25, Y+8	; 0x08
    12f6:	83 30       	cpi	r24, 0x03	; 3
    12f8:	91 05       	cpc	r25, r1
    12fa:	e9 f1       	breq	.+122    	; 0x1376 <DIO_u8SetPinDirection+0xd8>
    12fc:	50 c0       	rjmp	.+160    	; 0x139e <DIO_u8SetPinDirection+0x100>
		{
		case PORTA : SetBit(DDRA_REG , L_u8Pin); break ;
    12fe:	aa e3       	ldi	r26, 0x3A	; 58
    1300:	b0 e0       	ldi	r27, 0x00	; 0
    1302:	ea e3       	ldi	r30, 0x3A	; 58
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	80 81       	ld	r24, Z
    1308:	48 2f       	mov	r20, r24
    130a:	8a 81       	ldd	r24, Y+2	; 0x02
    130c:	28 2f       	mov	r18, r24
    130e:	30 e0       	ldi	r19, 0x00	; 0
    1310:	81 e0       	ldi	r24, 0x01	; 1
    1312:	90 e0       	ldi	r25, 0x00	; 0
    1314:	02 2e       	mov	r0, r18
    1316:	02 c0       	rjmp	.+4      	; 0x131c <DIO_u8SetPinDirection+0x7e>
    1318:	88 0f       	add	r24, r24
    131a:	99 1f       	adc	r25, r25
    131c:	0a 94       	dec	r0
    131e:	e2 f7       	brpl	.-8      	; 0x1318 <DIO_u8SetPinDirection+0x7a>
    1320:	84 2b       	or	r24, r20
    1322:	8c 93       	st	X, r24
    1324:	ba c0       	rjmp	.+372    	; 0x149a <DIO_u8SetPinDirection+0x1fc>
		case PORTB : SetBit(DDRB_REG , L_u8Pin); break ;
    1326:	a7 e3       	ldi	r26, 0x37	; 55
    1328:	b0 e0       	ldi	r27, 0x00	; 0
    132a:	e7 e3       	ldi	r30, 0x37	; 55
    132c:	f0 e0       	ldi	r31, 0x00	; 0
    132e:	80 81       	ld	r24, Z
    1330:	48 2f       	mov	r20, r24
    1332:	8a 81       	ldd	r24, Y+2	; 0x02
    1334:	28 2f       	mov	r18, r24
    1336:	30 e0       	ldi	r19, 0x00	; 0
    1338:	81 e0       	ldi	r24, 0x01	; 1
    133a:	90 e0       	ldi	r25, 0x00	; 0
    133c:	02 2e       	mov	r0, r18
    133e:	02 c0       	rjmp	.+4      	; 0x1344 <DIO_u8SetPinDirection+0xa6>
    1340:	88 0f       	add	r24, r24
    1342:	99 1f       	adc	r25, r25
    1344:	0a 94       	dec	r0
    1346:	e2 f7       	brpl	.-8      	; 0x1340 <DIO_u8SetPinDirection+0xa2>
    1348:	84 2b       	or	r24, r20
    134a:	8c 93       	st	X, r24
    134c:	a6 c0       	rjmp	.+332    	; 0x149a <DIO_u8SetPinDirection+0x1fc>
		case PORTC : SetBit(DDRC_REG , L_u8Pin); break ;
    134e:	a4 e3       	ldi	r26, 0x34	; 52
    1350:	b0 e0       	ldi	r27, 0x00	; 0
    1352:	e4 e3       	ldi	r30, 0x34	; 52
    1354:	f0 e0       	ldi	r31, 0x00	; 0
    1356:	80 81       	ld	r24, Z
    1358:	48 2f       	mov	r20, r24
    135a:	8a 81       	ldd	r24, Y+2	; 0x02
    135c:	28 2f       	mov	r18, r24
    135e:	30 e0       	ldi	r19, 0x00	; 0
    1360:	81 e0       	ldi	r24, 0x01	; 1
    1362:	90 e0       	ldi	r25, 0x00	; 0
    1364:	02 2e       	mov	r0, r18
    1366:	02 c0       	rjmp	.+4      	; 0x136c <DIO_u8SetPinDirection+0xce>
    1368:	88 0f       	add	r24, r24
    136a:	99 1f       	adc	r25, r25
    136c:	0a 94       	dec	r0
    136e:	e2 f7       	brpl	.-8      	; 0x1368 <DIO_u8SetPinDirection+0xca>
    1370:	84 2b       	or	r24, r20
    1372:	8c 93       	st	X, r24
    1374:	92 c0       	rjmp	.+292    	; 0x149a <DIO_u8SetPinDirection+0x1fc>
		case PORTD : SetBit(DDRD_REG , L_u8Pin); break ;
    1376:	a1 e3       	ldi	r26, 0x31	; 49
    1378:	b0 e0       	ldi	r27, 0x00	; 0
    137a:	e1 e3       	ldi	r30, 0x31	; 49
    137c:	f0 e0       	ldi	r31, 0x00	; 0
    137e:	80 81       	ld	r24, Z
    1380:	48 2f       	mov	r20, r24
    1382:	8a 81       	ldd	r24, Y+2	; 0x02
    1384:	28 2f       	mov	r18, r24
    1386:	30 e0       	ldi	r19, 0x00	; 0
    1388:	81 e0       	ldi	r24, 0x01	; 1
    138a:	90 e0       	ldi	r25, 0x00	; 0
    138c:	02 2e       	mov	r0, r18
    138e:	02 c0       	rjmp	.+4      	; 0x1394 <DIO_u8SetPinDirection+0xf6>
    1390:	88 0f       	add	r24, r24
    1392:	99 1f       	adc	r25, r25
    1394:	0a 94       	dec	r0
    1396:	e2 f7       	brpl	.-8      	; 0x1390 <DIO_u8SetPinDirection+0xf2>
    1398:	84 2b       	or	r24, r20
    139a:	8c 93       	st	X, r24
    139c:	7e c0       	rjmp	.+252    	; 0x149a <DIO_u8SetPinDirection+0x1fc>
		default : return ERROR ; break ;
    139e:	1e 82       	std	Y+6, r1	; 0x06
    13a0:	7e c0       	rjmp	.+252    	; 0x149e <DIO_u8SetPinDirection+0x200>
		}
	}
	else if(L_u8Direction == INPUT)
    13a2:	8b 81       	ldd	r24, Y+3	; 0x03
    13a4:	88 23       	and	r24, r24
    13a6:	09 f0       	breq	.+2      	; 0x13aa <DIO_u8SetPinDirection+0x10c>
    13a8:	76 c0       	rjmp	.+236    	; 0x1496 <DIO_u8SetPinDirection+0x1f8>
	{
		switch(L_u8Port)
    13aa:	89 81       	ldd	r24, Y+1	; 0x01
    13ac:	28 2f       	mov	r18, r24
    13ae:	30 e0       	ldi	r19, 0x00	; 0
    13b0:	3d 83       	std	Y+5, r19	; 0x05
    13b2:	2c 83       	std	Y+4, r18	; 0x04
    13b4:	8c 81       	ldd	r24, Y+4	; 0x04
    13b6:	9d 81       	ldd	r25, Y+5	; 0x05
    13b8:	81 30       	cpi	r24, 0x01	; 1
    13ba:	91 05       	cpc	r25, r1
    13bc:	59 f1       	breq	.+86     	; 0x1414 <DIO_u8SetPinDirection+0x176>
    13be:	2c 81       	ldd	r18, Y+4	; 0x04
    13c0:	3d 81       	ldd	r19, Y+5	; 0x05
    13c2:	22 30       	cpi	r18, 0x02	; 2
    13c4:	31 05       	cpc	r19, r1
    13c6:	2c f4       	brge	.+10     	; 0x13d2 <DIO_u8SetPinDirection+0x134>
    13c8:	8c 81       	ldd	r24, Y+4	; 0x04
    13ca:	9d 81       	ldd	r25, Y+5	; 0x05
    13cc:	00 97       	sbiw	r24, 0x00	; 0
    13ce:	69 f0       	breq	.+26     	; 0x13ea <DIO_u8SetPinDirection+0x14c>
    13d0:	60 c0       	rjmp	.+192    	; 0x1492 <DIO_u8SetPinDirection+0x1f4>
    13d2:	2c 81       	ldd	r18, Y+4	; 0x04
    13d4:	3d 81       	ldd	r19, Y+5	; 0x05
    13d6:	22 30       	cpi	r18, 0x02	; 2
    13d8:	31 05       	cpc	r19, r1
    13da:	89 f1       	breq	.+98     	; 0x143e <DIO_u8SetPinDirection+0x1a0>
    13dc:	8c 81       	ldd	r24, Y+4	; 0x04
    13de:	9d 81       	ldd	r25, Y+5	; 0x05
    13e0:	83 30       	cpi	r24, 0x03	; 3
    13e2:	91 05       	cpc	r25, r1
    13e4:	09 f4       	brne	.+2      	; 0x13e8 <DIO_u8SetPinDirection+0x14a>
    13e6:	40 c0       	rjmp	.+128    	; 0x1468 <DIO_u8SetPinDirection+0x1ca>
    13e8:	54 c0       	rjmp	.+168    	; 0x1492 <DIO_u8SetPinDirection+0x1f4>
		{
		case PORTA : CleartBit(DDRA_REG , L_u8Pin); break ;
    13ea:	aa e3       	ldi	r26, 0x3A	; 58
    13ec:	b0 e0       	ldi	r27, 0x00	; 0
    13ee:	ea e3       	ldi	r30, 0x3A	; 58
    13f0:	f0 e0       	ldi	r31, 0x00	; 0
    13f2:	80 81       	ld	r24, Z
    13f4:	48 2f       	mov	r20, r24
    13f6:	8a 81       	ldd	r24, Y+2	; 0x02
    13f8:	28 2f       	mov	r18, r24
    13fa:	30 e0       	ldi	r19, 0x00	; 0
    13fc:	81 e0       	ldi	r24, 0x01	; 1
    13fe:	90 e0       	ldi	r25, 0x00	; 0
    1400:	02 2e       	mov	r0, r18
    1402:	02 c0       	rjmp	.+4      	; 0x1408 <DIO_u8SetPinDirection+0x16a>
    1404:	88 0f       	add	r24, r24
    1406:	99 1f       	adc	r25, r25
    1408:	0a 94       	dec	r0
    140a:	e2 f7       	brpl	.-8      	; 0x1404 <DIO_u8SetPinDirection+0x166>
    140c:	80 95       	com	r24
    140e:	84 23       	and	r24, r20
    1410:	8c 93       	st	X, r24
    1412:	43 c0       	rjmp	.+134    	; 0x149a <DIO_u8SetPinDirection+0x1fc>
		case PORTB : CleartBit(DDRB_REG , L_u8Pin); break ;
    1414:	a7 e3       	ldi	r26, 0x37	; 55
    1416:	b0 e0       	ldi	r27, 0x00	; 0
    1418:	e7 e3       	ldi	r30, 0x37	; 55
    141a:	f0 e0       	ldi	r31, 0x00	; 0
    141c:	80 81       	ld	r24, Z
    141e:	48 2f       	mov	r20, r24
    1420:	8a 81       	ldd	r24, Y+2	; 0x02
    1422:	28 2f       	mov	r18, r24
    1424:	30 e0       	ldi	r19, 0x00	; 0
    1426:	81 e0       	ldi	r24, 0x01	; 1
    1428:	90 e0       	ldi	r25, 0x00	; 0
    142a:	02 2e       	mov	r0, r18
    142c:	02 c0       	rjmp	.+4      	; 0x1432 <DIO_u8SetPinDirection+0x194>
    142e:	88 0f       	add	r24, r24
    1430:	99 1f       	adc	r25, r25
    1432:	0a 94       	dec	r0
    1434:	e2 f7       	brpl	.-8      	; 0x142e <DIO_u8SetPinDirection+0x190>
    1436:	80 95       	com	r24
    1438:	84 23       	and	r24, r20
    143a:	8c 93       	st	X, r24
    143c:	2e c0       	rjmp	.+92     	; 0x149a <DIO_u8SetPinDirection+0x1fc>
		case PORTC : CleartBit(DDRC_REG , L_u8Pin); break ;
    143e:	a4 e3       	ldi	r26, 0x34	; 52
    1440:	b0 e0       	ldi	r27, 0x00	; 0
    1442:	e4 e3       	ldi	r30, 0x34	; 52
    1444:	f0 e0       	ldi	r31, 0x00	; 0
    1446:	80 81       	ld	r24, Z
    1448:	48 2f       	mov	r20, r24
    144a:	8a 81       	ldd	r24, Y+2	; 0x02
    144c:	28 2f       	mov	r18, r24
    144e:	30 e0       	ldi	r19, 0x00	; 0
    1450:	81 e0       	ldi	r24, 0x01	; 1
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	02 2e       	mov	r0, r18
    1456:	02 c0       	rjmp	.+4      	; 0x145c <DIO_u8SetPinDirection+0x1be>
    1458:	88 0f       	add	r24, r24
    145a:	99 1f       	adc	r25, r25
    145c:	0a 94       	dec	r0
    145e:	e2 f7       	brpl	.-8      	; 0x1458 <DIO_u8SetPinDirection+0x1ba>
    1460:	80 95       	com	r24
    1462:	84 23       	and	r24, r20
    1464:	8c 93       	st	X, r24
    1466:	19 c0       	rjmp	.+50     	; 0x149a <DIO_u8SetPinDirection+0x1fc>
		case PORTD : CleartBit(DDRD_REG , L_u8Pin); break ;
    1468:	a1 e3       	ldi	r26, 0x31	; 49
    146a:	b0 e0       	ldi	r27, 0x00	; 0
    146c:	e1 e3       	ldi	r30, 0x31	; 49
    146e:	f0 e0       	ldi	r31, 0x00	; 0
    1470:	80 81       	ld	r24, Z
    1472:	48 2f       	mov	r20, r24
    1474:	8a 81       	ldd	r24, Y+2	; 0x02
    1476:	28 2f       	mov	r18, r24
    1478:	30 e0       	ldi	r19, 0x00	; 0
    147a:	81 e0       	ldi	r24, 0x01	; 1
    147c:	90 e0       	ldi	r25, 0x00	; 0
    147e:	02 2e       	mov	r0, r18
    1480:	02 c0       	rjmp	.+4      	; 0x1486 <DIO_u8SetPinDirection+0x1e8>
    1482:	88 0f       	add	r24, r24
    1484:	99 1f       	adc	r25, r25
    1486:	0a 94       	dec	r0
    1488:	e2 f7       	brpl	.-8      	; 0x1482 <DIO_u8SetPinDirection+0x1e4>
    148a:	80 95       	com	r24
    148c:	84 23       	and	r24, r20
    148e:	8c 93       	st	X, r24
    1490:	04 c0       	rjmp	.+8      	; 0x149a <DIO_u8SetPinDirection+0x1fc>
		default : return ERROR ; break ;
    1492:	1e 82       	std	Y+6, r1	; 0x06
    1494:	04 c0       	rjmp	.+8      	; 0x149e <DIO_u8SetPinDirection+0x200>
		}
	}
	else
	{
		return ERROR ;
    1496:	1e 82       	std	Y+6, r1	; 0x06
    1498:	02 c0       	rjmp	.+4      	; 0x149e <DIO_u8SetPinDirection+0x200>
	}

	return NO_ERROR ;
    149a:	91 e0       	ldi	r25, 0x01	; 1
    149c:	9e 83       	std	Y+6, r25	; 0x06
    149e:	8e 81       	ldd	r24, Y+6	; 0x06
}
    14a0:	28 96       	adiw	r28, 0x08	; 8
    14a2:	0f b6       	in	r0, 0x3f	; 63
    14a4:	f8 94       	cli
    14a6:	de bf       	out	0x3e, r29	; 62
    14a8:	0f be       	out	0x3f, r0	; 63
    14aa:	cd bf       	out	0x3d, r28	; 61
    14ac:	cf 91       	pop	r28
    14ae:	df 91       	pop	r29
    14b0:	08 95       	ret

000014b2 <DIO_u8GetBit>:

u8_t DIO_u8GetBit(u8_t L_u8Port ,u8_t L_u8Pin )
{
    14b2:	df 93       	push	r29
    14b4:	cf 93       	push	r28
    14b6:	00 d0       	rcall	.+0      	; 0x14b8 <DIO_u8GetBit+0x6>
    14b8:	00 d0       	rcall	.+0      	; 0x14ba <DIO_u8GetBit+0x8>
    14ba:	00 d0       	rcall	.+0      	; 0x14bc <DIO_u8GetBit+0xa>
    14bc:	cd b7       	in	r28, 0x3d	; 61
    14be:	de b7       	in	r29, 0x3e	; 62
    14c0:	8a 83       	std	Y+2, r24	; 0x02
    14c2:	6b 83       	std	Y+3, r22	; 0x03
	u8_t L_u8pinval ;
	switch(L_u8Port)
    14c4:	8a 81       	ldd	r24, Y+2	; 0x02
    14c6:	28 2f       	mov	r18, r24
    14c8:	30 e0       	ldi	r19, 0x00	; 0
    14ca:	3e 83       	std	Y+6, r19	; 0x06
    14cc:	2d 83       	std	Y+5, r18	; 0x05
    14ce:	4d 81       	ldd	r20, Y+5	; 0x05
    14d0:	5e 81       	ldd	r21, Y+6	; 0x06
    14d2:	41 30       	cpi	r20, 0x01	; 1
    14d4:	51 05       	cpc	r21, r1
    14d6:	41 f1       	breq	.+80     	; 0x1528 <DIO_u8GetBit+0x76>
    14d8:	8d 81       	ldd	r24, Y+5	; 0x05
    14da:	9e 81       	ldd	r25, Y+6	; 0x06
    14dc:	82 30       	cpi	r24, 0x02	; 2
    14de:	91 05       	cpc	r25, r1
    14e0:	34 f4       	brge	.+12     	; 0x14ee <DIO_u8GetBit+0x3c>
    14e2:	2d 81       	ldd	r18, Y+5	; 0x05
    14e4:	3e 81       	ldd	r19, Y+6	; 0x06
    14e6:	21 15       	cp	r18, r1
    14e8:	31 05       	cpc	r19, r1
    14ea:	61 f0       	breq	.+24     	; 0x1504 <DIO_u8GetBit+0x52>
    14ec:	53 c0       	rjmp	.+166    	; 0x1594 <DIO_u8GetBit+0xe2>
    14ee:	4d 81       	ldd	r20, Y+5	; 0x05
    14f0:	5e 81       	ldd	r21, Y+6	; 0x06
    14f2:	42 30       	cpi	r20, 0x02	; 2
    14f4:	51 05       	cpc	r21, r1
    14f6:	51 f1       	breq	.+84     	; 0x154c <DIO_u8GetBit+0x9a>
    14f8:	8d 81       	ldd	r24, Y+5	; 0x05
    14fa:	9e 81       	ldd	r25, Y+6	; 0x06
    14fc:	83 30       	cpi	r24, 0x03	; 3
    14fe:	91 05       	cpc	r25, r1
    1500:	b9 f1       	breq	.+110    	; 0x1570 <DIO_u8GetBit+0xbe>
    1502:	48 c0       	rjmp	.+144    	; 0x1594 <DIO_u8GetBit+0xe2>
	{
	case PORTA :L_u8pinval = GetBit(PINA_REG , L_u8Pin); break ;
    1504:	e9 e3       	ldi	r30, 0x39	; 57
    1506:	f0 e0       	ldi	r31, 0x00	; 0
    1508:	80 81       	ld	r24, Z
    150a:	28 2f       	mov	r18, r24
    150c:	30 e0       	ldi	r19, 0x00	; 0
    150e:	8b 81       	ldd	r24, Y+3	; 0x03
    1510:	88 2f       	mov	r24, r24
    1512:	90 e0       	ldi	r25, 0x00	; 0
    1514:	a9 01       	movw	r20, r18
    1516:	02 c0       	rjmp	.+4      	; 0x151c <DIO_u8GetBit+0x6a>
    1518:	55 95       	asr	r21
    151a:	47 95       	ror	r20
    151c:	8a 95       	dec	r24
    151e:	e2 f7       	brpl	.-8      	; 0x1518 <DIO_u8GetBit+0x66>
    1520:	ca 01       	movw	r24, r20
    1522:	81 70       	andi	r24, 0x01	; 1
    1524:	89 83       	std	Y+1, r24	; 0x01
    1526:	38 c0       	rjmp	.+112    	; 0x1598 <DIO_u8GetBit+0xe6>
	case PORTB :L_u8pinval = GetBit(PINB_REG , L_u8Pin); break ;
    1528:	e6 e3       	ldi	r30, 0x36	; 54
    152a:	f0 e0       	ldi	r31, 0x00	; 0
    152c:	80 81       	ld	r24, Z
    152e:	28 2f       	mov	r18, r24
    1530:	30 e0       	ldi	r19, 0x00	; 0
    1532:	8b 81       	ldd	r24, Y+3	; 0x03
    1534:	88 2f       	mov	r24, r24
    1536:	90 e0       	ldi	r25, 0x00	; 0
    1538:	a9 01       	movw	r20, r18
    153a:	02 c0       	rjmp	.+4      	; 0x1540 <DIO_u8GetBit+0x8e>
    153c:	55 95       	asr	r21
    153e:	47 95       	ror	r20
    1540:	8a 95       	dec	r24
    1542:	e2 f7       	brpl	.-8      	; 0x153c <DIO_u8GetBit+0x8a>
    1544:	ca 01       	movw	r24, r20
    1546:	81 70       	andi	r24, 0x01	; 1
    1548:	89 83       	std	Y+1, r24	; 0x01
    154a:	26 c0       	rjmp	.+76     	; 0x1598 <DIO_u8GetBit+0xe6>
	case PORTC :L_u8pinval = GetBit(PINC_REG , L_u8Pin); break ;
    154c:	e3 e3       	ldi	r30, 0x33	; 51
    154e:	f0 e0       	ldi	r31, 0x00	; 0
    1550:	80 81       	ld	r24, Z
    1552:	28 2f       	mov	r18, r24
    1554:	30 e0       	ldi	r19, 0x00	; 0
    1556:	8b 81       	ldd	r24, Y+3	; 0x03
    1558:	88 2f       	mov	r24, r24
    155a:	90 e0       	ldi	r25, 0x00	; 0
    155c:	a9 01       	movw	r20, r18
    155e:	02 c0       	rjmp	.+4      	; 0x1564 <DIO_u8GetBit+0xb2>
    1560:	55 95       	asr	r21
    1562:	47 95       	ror	r20
    1564:	8a 95       	dec	r24
    1566:	e2 f7       	brpl	.-8      	; 0x1560 <DIO_u8GetBit+0xae>
    1568:	ca 01       	movw	r24, r20
    156a:	81 70       	andi	r24, 0x01	; 1
    156c:	89 83       	std	Y+1, r24	; 0x01
    156e:	14 c0       	rjmp	.+40     	; 0x1598 <DIO_u8GetBit+0xe6>
	case PORTD :L_u8pinval = GetBit(PIND_REG , L_u8Pin); break ;
    1570:	e0 e3       	ldi	r30, 0x30	; 48
    1572:	f0 e0       	ldi	r31, 0x00	; 0
    1574:	80 81       	ld	r24, Z
    1576:	28 2f       	mov	r18, r24
    1578:	30 e0       	ldi	r19, 0x00	; 0
    157a:	8b 81       	ldd	r24, Y+3	; 0x03
    157c:	88 2f       	mov	r24, r24
    157e:	90 e0       	ldi	r25, 0x00	; 0
    1580:	a9 01       	movw	r20, r18
    1582:	02 c0       	rjmp	.+4      	; 0x1588 <DIO_u8GetBit+0xd6>
    1584:	55 95       	asr	r21
    1586:	47 95       	ror	r20
    1588:	8a 95       	dec	r24
    158a:	e2 f7       	brpl	.-8      	; 0x1584 <DIO_u8GetBit+0xd2>
    158c:	ca 01       	movw	r24, r20
    158e:	81 70       	andi	r24, 0x01	; 1
    1590:	89 83       	std	Y+1, r24	; 0x01
    1592:	02 c0       	rjmp	.+4      	; 0x1598 <DIO_u8GetBit+0xe6>
	default : return ERROR ; break ;
    1594:	1c 82       	std	Y+4, r1	; 0x04
    1596:	02 c0       	rjmp	.+4      	; 0x159c <DIO_u8GetBit+0xea>
	}

	return L_u8pinval ;
    1598:	59 81       	ldd	r21, Y+1	; 0x01
    159a:	5c 83       	std	Y+4, r21	; 0x04
    159c:	8c 81       	ldd	r24, Y+4	; 0x04
}
    159e:	26 96       	adiw	r28, 0x06	; 6
    15a0:	0f b6       	in	r0, 0x3f	; 63
    15a2:	f8 94       	cli
    15a4:	de bf       	out	0x3e, r29	; 62
    15a6:	0f be       	out	0x3f, r0	; 63
    15a8:	cd bf       	out	0x3d, r28	; 61
    15aa:	cf 91       	pop	r28
    15ac:	df 91       	pop	r29
    15ae:	08 95       	ret

000015b0 <DIO_u8GetPort>:

u8_t DIO_u8GetPort(u8_t L_u8Port )
{
    15b0:	df 93       	push	r29
    15b2:	cf 93       	push	r28
    15b4:	00 d0       	rcall	.+0      	; 0x15b6 <DIO_u8GetPort+0x6>
    15b6:	00 d0       	rcall	.+0      	; 0x15b8 <DIO_u8GetPort+0x8>
    15b8:	0f 92       	push	r0
    15ba:	cd b7       	in	r28, 0x3d	; 61
    15bc:	de b7       	in	r29, 0x3e	; 62
    15be:	8a 83       	std	Y+2, r24	; 0x02
	u8_t L_u8pinval ;
	switch(L_u8Port)
    15c0:	8a 81       	ldd	r24, Y+2	; 0x02
    15c2:	28 2f       	mov	r18, r24
    15c4:	30 e0       	ldi	r19, 0x00	; 0
    15c6:	3d 83       	std	Y+5, r19	; 0x05
    15c8:	2c 83       	std	Y+4, r18	; 0x04
    15ca:	8c 81       	ldd	r24, Y+4	; 0x04
    15cc:	9d 81       	ldd	r25, Y+5	; 0x05
    15ce:	81 30       	cpi	r24, 0x01	; 1
    15d0:	91 05       	cpc	r25, r1
    15d2:	d1 f0       	breq	.+52     	; 0x1608 <DIO_u8GetPort+0x58>
    15d4:	2c 81       	ldd	r18, Y+4	; 0x04
    15d6:	3d 81       	ldd	r19, Y+5	; 0x05
    15d8:	22 30       	cpi	r18, 0x02	; 2
    15da:	31 05       	cpc	r19, r1
    15dc:	2c f4       	brge	.+10     	; 0x15e8 <DIO_u8GetPort+0x38>
    15de:	8c 81       	ldd	r24, Y+4	; 0x04
    15e0:	9d 81       	ldd	r25, Y+5	; 0x05
    15e2:	00 97       	sbiw	r24, 0x00	; 0
    15e4:	61 f0       	breq	.+24     	; 0x15fe <DIO_u8GetPort+0x4e>
    15e6:	1f c0       	rjmp	.+62     	; 0x1626 <DIO_u8GetPort+0x76>
    15e8:	2c 81       	ldd	r18, Y+4	; 0x04
    15ea:	3d 81       	ldd	r19, Y+5	; 0x05
    15ec:	22 30       	cpi	r18, 0x02	; 2
    15ee:	31 05       	cpc	r19, r1
    15f0:	81 f0       	breq	.+32     	; 0x1612 <DIO_u8GetPort+0x62>
    15f2:	8c 81       	ldd	r24, Y+4	; 0x04
    15f4:	9d 81       	ldd	r25, Y+5	; 0x05
    15f6:	83 30       	cpi	r24, 0x03	; 3
    15f8:	91 05       	cpc	r25, r1
    15fa:	81 f0       	breq	.+32     	; 0x161c <DIO_u8GetPort+0x6c>
    15fc:	14 c0       	rjmp	.+40     	; 0x1626 <DIO_u8GetPort+0x76>
	{
	case PORTA :L_u8pinval = PINA_REG; break ;
    15fe:	e9 e3       	ldi	r30, 0x39	; 57
    1600:	f0 e0       	ldi	r31, 0x00	; 0
    1602:	80 81       	ld	r24, Z
    1604:	89 83       	std	Y+1, r24	; 0x01
    1606:	11 c0       	rjmp	.+34     	; 0x162a <DIO_u8GetPort+0x7a>
	case PORTB :L_u8pinval = PINB_REG; break ;
    1608:	e6 e3       	ldi	r30, 0x36	; 54
    160a:	f0 e0       	ldi	r31, 0x00	; 0
    160c:	80 81       	ld	r24, Z
    160e:	89 83       	std	Y+1, r24	; 0x01
    1610:	0c c0       	rjmp	.+24     	; 0x162a <DIO_u8GetPort+0x7a>
	case PORTC :L_u8pinval = PINC_REG; break ;
    1612:	e3 e3       	ldi	r30, 0x33	; 51
    1614:	f0 e0       	ldi	r31, 0x00	; 0
    1616:	80 81       	ld	r24, Z
    1618:	89 83       	std	Y+1, r24	; 0x01
    161a:	07 c0       	rjmp	.+14     	; 0x162a <DIO_u8GetPort+0x7a>
	case PORTD :L_u8pinval = PIND_REG; break ;
    161c:	e0 e3       	ldi	r30, 0x30	; 48
    161e:	f0 e0       	ldi	r31, 0x00	; 0
    1620:	80 81       	ld	r24, Z
    1622:	89 83       	std	Y+1, r24	; 0x01
    1624:	02 c0       	rjmp	.+4      	; 0x162a <DIO_u8GetPort+0x7a>
	default : return ERROR ; break ;
    1626:	1b 82       	std	Y+3, r1	; 0x03
    1628:	02 c0       	rjmp	.+4      	; 0x162e <DIO_u8GetPort+0x7e>
	}

	return L_u8pinval ;
    162a:	99 81       	ldd	r25, Y+1	; 0x01
    162c:	9b 83       	std	Y+3, r25	; 0x03
    162e:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1630:	0f 90       	pop	r0
    1632:	0f 90       	pop	r0
    1634:	0f 90       	pop	r0
    1636:	0f 90       	pop	r0
    1638:	0f 90       	pop	r0
    163a:	cf 91       	pop	r28
    163c:	df 91       	pop	r29
    163e:	08 95       	ret

00001640 <DIO_u8SetPortValue>:

u8_t DIO_u8SetPortValue(u8_t L_u8Port ,u8_t L_u8Value)
{
    1640:	df 93       	push	r29
    1642:	cf 93       	push	r28
    1644:	00 d0       	rcall	.+0      	; 0x1646 <DIO_u8SetPortValue+0x6>
    1646:	00 d0       	rcall	.+0      	; 0x1648 <DIO_u8SetPortValue+0x8>
    1648:	0f 92       	push	r0
    164a:	cd b7       	in	r28, 0x3d	; 61
    164c:	de b7       	in	r29, 0x3e	; 62
    164e:	89 83       	std	Y+1, r24	; 0x01
    1650:	6a 83       	std	Y+2, r22	; 0x02
	switch(L_u8Port)
    1652:	89 81       	ldd	r24, Y+1	; 0x01
    1654:	28 2f       	mov	r18, r24
    1656:	30 e0       	ldi	r19, 0x00	; 0
    1658:	3d 83       	std	Y+5, r19	; 0x05
    165a:	2c 83       	std	Y+4, r18	; 0x04
    165c:	8c 81       	ldd	r24, Y+4	; 0x04
    165e:	9d 81       	ldd	r25, Y+5	; 0x05
    1660:	81 30       	cpi	r24, 0x01	; 1
    1662:	91 05       	cpc	r25, r1
    1664:	d1 f0       	breq	.+52     	; 0x169a <DIO_u8SetPortValue+0x5a>
    1666:	2c 81       	ldd	r18, Y+4	; 0x04
    1668:	3d 81       	ldd	r19, Y+5	; 0x05
    166a:	22 30       	cpi	r18, 0x02	; 2
    166c:	31 05       	cpc	r19, r1
    166e:	2c f4       	brge	.+10     	; 0x167a <DIO_u8SetPortValue+0x3a>
    1670:	8c 81       	ldd	r24, Y+4	; 0x04
    1672:	9d 81       	ldd	r25, Y+5	; 0x05
    1674:	00 97       	sbiw	r24, 0x00	; 0
    1676:	61 f0       	breq	.+24     	; 0x1690 <DIO_u8SetPortValue+0x50>
    1678:	1f c0       	rjmp	.+62     	; 0x16b8 <DIO_u8SetPortValue+0x78>
    167a:	2c 81       	ldd	r18, Y+4	; 0x04
    167c:	3d 81       	ldd	r19, Y+5	; 0x05
    167e:	22 30       	cpi	r18, 0x02	; 2
    1680:	31 05       	cpc	r19, r1
    1682:	81 f0       	breq	.+32     	; 0x16a4 <DIO_u8SetPortValue+0x64>
    1684:	8c 81       	ldd	r24, Y+4	; 0x04
    1686:	9d 81       	ldd	r25, Y+5	; 0x05
    1688:	83 30       	cpi	r24, 0x03	; 3
    168a:	91 05       	cpc	r25, r1
    168c:	81 f0       	breq	.+32     	; 0x16ae <DIO_u8SetPortValue+0x6e>
    168e:	14 c0       	rjmp	.+40     	; 0x16b8 <DIO_u8SetPortValue+0x78>
	{
	case PORTA: PORTA_REG = L_u8Value; break;
    1690:	eb e3       	ldi	r30, 0x3B	; 59
    1692:	f0 e0       	ldi	r31, 0x00	; 0
    1694:	8a 81       	ldd	r24, Y+2	; 0x02
    1696:	80 83       	st	Z, r24
    1698:	11 c0       	rjmp	.+34     	; 0x16bc <DIO_u8SetPortValue+0x7c>
	case PORTB: PORTB_REG = L_u8Value; break;
    169a:	e8 e3       	ldi	r30, 0x38	; 56
    169c:	f0 e0       	ldi	r31, 0x00	; 0
    169e:	8a 81       	ldd	r24, Y+2	; 0x02
    16a0:	80 83       	st	Z, r24
    16a2:	0c c0       	rjmp	.+24     	; 0x16bc <DIO_u8SetPortValue+0x7c>
	case PORTC: PORTC_REG = L_u8Value; break;
    16a4:	e5 e3       	ldi	r30, 0x35	; 53
    16a6:	f0 e0       	ldi	r31, 0x00	; 0
    16a8:	8a 81       	ldd	r24, Y+2	; 0x02
    16aa:	80 83       	st	Z, r24
    16ac:	07 c0       	rjmp	.+14     	; 0x16bc <DIO_u8SetPortValue+0x7c>
	case PORTD: PORTD_REG = L_u8Value; break;
    16ae:	e2 e3       	ldi	r30, 0x32	; 50
    16b0:	f0 e0       	ldi	r31, 0x00	; 0
    16b2:	8a 81       	ldd	r24, Y+2	; 0x02
    16b4:	80 83       	st	Z, r24
    16b6:	02 c0       	rjmp	.+4      	; 0x16bc <DIO_u8SetPortValue+0x7c>
	default: return ERROR; break;
    16b8:	1b 82       	std	Y+3, r1	; 0x03
    16ba:	02 c0       	rjmp	.+4      	; 0x16c0 <DIO_u8SetPortValue+0x80>
	}
	return NO_ERROR ;
    16bc:	91 e0       	ldi	r25, 0x01	; 1
    16be:	9b 83       	std	Y+3, r25	; 0x03
    16c0:	8b 81       	ldd	r24, Y+3	; 0x03
}
    16c2:	0f 90       	pop	r0
    16c4:	0f 90       	pop	r0
    16c6:	0f 90       	pop	r0
    16c8:	0f 90       	pop	r0
    16ca:	0f 90       	pop	r0
    16cc:	cf 91       	pop	r28
    16ce:	df 91       	pop	r29
    16d0:	08 95       	ret

000016d2 <DIO_u8SetPortDirection>:
u8_t DIO_u8SetPortDirection(u8_t L_u8Port ,u8_t L_u8Direction)
{
    16d2:	df 93       	push	r29
    16d4:	cf 93       	push	r28
    16d6:	00 d0       	rcall	.+0      	; 0x16d8 <DIO_u8SetPortDirection+0x6>
    16d8:	00 d0       	rcall	.+0      	; 0x16da <DIO_u8SetPortDirection+0x8>
    16da:	0f 92       	push	r0
    16dc:	cd b7       	in	r28, 0x3d	; 61
    16de:	de b7       	in	r29, 0x3e	; 62
    16e0:	89 83       	std	Y+1, r24	; 0x01
    16e2:	6a 83       	std	Y+2, r22	; 0x02
	if(L_u8Direction==OUTPUT)
    16e4:	8a 81       	ldd	r24, Y+2	; 0x02
    16e6:	81 30       	cpi	r24, 0x01	; 1
    16e8:	19 f4       	brne	.+6      	; 0x16f0 <DIO_u8SetPortDirection+0x1e>
		L_u8Direction =0xFF;
    16ea:	8f ef       	ldi	r24, 0xFF	; 255
    16ec:	8a 83       	std	Y+2, r24	; 0x02
    16ee:	01 c0       	rjmp	.+2      	; 0x16f2 <DIO_u8SetPortDirection+0x20>
	else
	{
		L_u8Direction =0x00;
    16f0:	1a 82       	std	Y+2, r1	; 0x02
	}
	switch(L_u8Port)
    16f2:	89 81       	ldd	r24, Y+1	; 0x01
    16f4:	28 2f       	mov	r18, r24
    16f6:	30 e0       	ldi	r19, 0x00	; 0
    16f8:	3d 83       	std	Y+5, r19	; 0x05
    16fa:	2c 83       	std	Y+4, r18	; 0x04
    16fc:	8c 81       	ldd	r24, Y+4	; 0x04
    16fe:	9d 81       	ldd	r25, Y+5	; 0x05
    1700:	81 30       	cpi	r24, 0x01	; 1
    1702:	91 05       	cpc	r25, r1
    1704:	d1 f0       	breq	.+52     	; 0x173a <DIO_u8SetPortDirection+0x68>
    1706:	2c 81       	ldd	r18, Y+4	; 0x04
    1708:	3d 81       	ldd	r19, Y+5	; 0x05
    170a:	22 30       	cpi	r18, 0x02	; 2
    170c:	31 05       	cpc	r19, r1
    170e:	2c f4       	brge	.+10     	; 0x171a <DIO_u8SetPortDirection+0x48>
    1710:	8c 81       	ldd	r24, Y+4	; 0x04
    1712:	9d 81       	ldd	r25, Y+5	; 0x05
    1714:	00 97       	sbiw	r24, 0x00	; 0
    1716:	61 f0       	breq	.+24     	; 0x1730 <DIO_u8SetPortDirection+0x5e>
    1718:	1f c0       	rjmp	.+62     	; 0x1758 <DIO_u8SetPortDirection+0x86>
    171a:	2c 81       	ldd	r18, Y+4	; 0x04
    171c:	3d 81       	ldd	r19, Y+5	; 0x05
    171e:	22 30       	cpi	r18, 0x02	; 2
    1720:	31 05       	cpc	r19, r1
    1722:	81 f0       	breq	.+32     	; 0x1744 <DIO_u8SetPortDirection+0x72>
    1724:	8c 81       	ldd	r24, Y+4	; 0x04
    1726:	9d 81       	ldd	r25, Y+5	; 0x05
    1728:	83 30       	cpi	r24, 0x03	; 3
    172a:	91 05       	cpc	r25, r1
    172c:	81 f0       	breq	.+32     	; 0x174e <DIO_u8SetPortDirection+0x7c>
    172e:	14 c0       	rjmp	.+40     	; 0x1758 <DIO_u8SetPortDirection+0x86>
	{
		case PORTA: DDRA_REG = L_u8Direction; break;
    1730:	ea e3       	ldi	r30, 0x3A	; 58
    1732:	f0 e0       	ldi	r31, 0x00	; 0
    1734:	8a 81       	ldd	r24, Y+2	; 0x02
    1736:	80 83       	st	Z, r24
    1738:	11 c0       	rjmp	.+34     	; 0x175c <DIO_u8SetPortDirection+0x8a>
		case PORTB: DDRB_REG = L_u8Direction; break;
    173a:	e7 e3       	ldi	r30, 0x37	; 55
    173c:	f0 e0       	ldi	r31, 0x00	; 0
    173e:	8a 81       	ldd	r24, Y+2	; 0x02
    1740:	80 83       	st	Z, r24
    1742:	0c c0       	rjmp	.+24     	; 0x175c <DIO_u8SetPortDirection+0x8a>
		case PORTC: DDRC_REG = L_u8Direction; break;
    1744:	e4 e3       	ldi	r30, 0x34	; 52
    1746:	f0 e0       	ldi	r31, 0x00	; 0
    1748:	8a 81       	ldd	r24, Y+2	; 0x02
    174a:	80 83       	st	Z, r24
    174c:	07 c0       	rjmp	.+14     	; 0x175c <DIO_u8SetPortDirection+0x8a>
		case PORTD: DDRD_REG = L_u8Direction; break;
    174e:	e1 e3       	ldi	r30, 0x31	; 49
    1750:	f0 e0       	ldi	r31, 0x00	; 0
    1752:	8a 81       	ldd	r24, Y+2	; 0x02
    1754:	80 83       	st	Z, r24
    1756:	02 c0       	rjmp	.+4      	; 0x175c <DIO_u8SetPortDirection+0x8a>
		default: return ERROR; break;
    1758:	1b 82       	std	Y+3, r1	; 0x03
    175a:	02 c0       	rjmp	.+4      	; 0x1760 <DIO_u8SetPortDirection+0x8e>
	}
	return NO_ERROR ;
    175c:	91 e0       	ldi	r25, 0x01	; 1
    175e:	9b 83       	std	Y+3, r25	; 0x03
    1760:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1762:	0f 90       	pop	r0
    1764:	0f 90       	pop	r0
    1766:	0f 90       	pop	r0
    1768:	0f 90       	pop	r0
    176a:	0f 90       	pop	r0
    176c:	cf 91       	pop	r28
    176e:	df 91       	pop	r29
    1770:	08 95       	ret

00001772 <ADC_Init>:
#include "ADC_interface.h"
#include "ADC_private.h"
#include "ADC_config.h"

void ADC_Init(void)
{
    1772:	df 93       	push	r29
    1774:	cf 93       	push	r28
    1776:	cd b7       	in	r28, 0x3d	; 61
    1778:	de b7       	in	r29, 0x3e	; 62
     ADMUX_Register = 0 ;
    177a:	e7 e2       	ldi	r30, 0x27	; 39
    177c:	f0 e0       	ldi	r31, 0x00	; 0
    177e:	10 82       	st	Z, r1
     ADCSRA_Register = 0 ;
    1780:	e6 e2       	ldi	r30, 0x26	; 38
    1782:	f0 e0       	ldi	r31, 0x00	; 0
    1784:	10 82       	st	Z, r1

	SetBit(ADCSRA_Register , ADEN);
    1786:	a6 e2       	ldi	r26, 0x26	; 38
    1788:	b0 e0       	ldi	r27, 0x00	; 0
    178a:	e6 e2       	ldi	r30, 0x26	; 38
    178c:	f0 e0       	ldi	r31, 0x00	; 0
    178e:	80 81       	ld	r24, Z
    1790:	80 68       	ori	r24, 0x80	; 128
    1792:	8c 93       	st	X, r24

	//set prescaler
	ADCSRA_Register |=ADC_PSC <<ADPS0;
    1794:	a6 e2       	ldi	r26, 0x26	; 38
    1796:	b0 e0       	ldi	r27, 0x00	; 0
    1798:	e6 e2       	ldi	r30, 0x26	; 38
    179a:	f0 e0       	ldi	r31, 0x00	; 0
    179c:	80 81       	ld	r24, Z
    179e:	85 60       	ori	r24, 0x05	; 5
    17a0:	8c 93       	st	X, r24

	//set reference
	ADMUX_Register |= ADC_REF  <<REFS0 ;
    17a2:	a7 e2       	ldi	r26, 0x27	; 39
    17a4:	b0 e0       	ldi	r27, 0x00	; 0
    17a6:	e7 e2       	ldi	r30, 0x27	; 39
    17a8:	f0 e0       	ldi	r31, 0x00	; 0
    17aa:	80 81       	ld	r24, Z
    17ac:	80 64       	ori	r24, 0x40	; 64
    17ae:	8c 93       	st	X, r24

	//set result adjust

	ADMUX_Register |= ADC_ADJUST <<ADLAR ;
    17b0:	a7 e2       	ldi	r26, 0x27	; 39
    17b2:	b0 e0       	ldi	r27, 0x00	; 0
    17b4:	e7 e2       	ldi	r30, 0x27	; 39
    17b6:	f0 e0       	ldi	r31, 0x00	; 0
    17b8:	80 81       	ld	r24, Z
    17ba:	8c 93       	st	X, r24
}
    17bc:	cf 91       	pop	r28
    17be:	df 91       	pop	r29
    17c0:	08 95       	ret

000017c2 <ADC_Selectchannel>:

void ADC_Selectchannel(u8_t channel)
{
    17c2:	df 93       	push	r29
    17c4:	cf 93       	push	r28
    17c6:	0f 92       	push	r0
    17c8:	cd b7       	in	r28, 0x3d	; 61
    17ca:	de b7       	in	r29, 0x3e	; 62
    17cc:	89 83       	std	Y+1, r24	; 0x01
    ADMUX_Register &=0b11100000 ;
    17ce:	a7 e2       	ldi	r26, 0x27	; 39
    17d0:	b0 e0       	ldi	r27, 0x00	; 0
    17d2:	e7 e2       	ldi	r30, 0x27	; 39
    17d4:	f0 e0       	ldi	r31, 0x00	; 0
    17d6:	80 81       	ld	r24, Z
    17d8:	80 7e       	andi	r24, 0xE0	; 224
    17da:	8c 93       	st	X, r24
	ADMUX_Register |= channel <<MUX0 ;
    17dc:	a7 e2       	ldi	r26, 0x27	; 39
    17de:	b0 e0       	ldi	r27, 0x00	; 0
    17e0:	e7 e2       	ldi	r30, 0x27	; 39
    17e2:	f0 e0       	ldi	r31, 0x00	; 0
    17e4:	90 81       	ld	r25, Z
    17e6:	89 81       	ldd	r24, Y+1	; 0x01
    17e8:	89 2b       	or	r24, r25
    17ea:	8c 93       	st	X, r24
}
    17ec:	0f 90       	pop	r0
    17ee:	cf 91       	pop	r28
    17f0:	df 91       	pop	r29
    17f2:	08 95       	ret

000017f4 <ADC_StartConversion>:

u16_t ADC_StartConversion(void)
{
    17f4:	df 93       	push	r29
    17f6:	cf 93       	push	r28
    17f8:	cd b7       	in	r28, 0x3d	; 61
    17fa:	de b7       	in	r29, 0x3e	; 62
	//start conversion
	SetBit(ADCSRA_Register ,ADSC);
    17fc:	a6 e2       	ldi	r26, 0x26	; 38
    17fe:	b0 e0       	ldi	r27, 0x00	; 0
    1800:	e6 e2       	ldi	r30, 0x26	; 38
    1802:	f0 e0       	ldi	r31, 0x00	; 0
    1804:	80 81       	ld	r24, Z
    1806:	80 64       	ori	r24, 0x40	; 64
    1808:	8c 93       	st	X, r24

	//wait for conversion to complete
	while(GetBit(ADCSRA_Register , ADSC));
    180a:	e6 e2       	ldi	r30, 0x26	; 38
    180c:	f0 e0       	ldi	r31, 0x00	; 0
    180e:	80 81       	ld	r24, Z
    1810:	82 95       	swap	r24
    1812:	86 95       	lsr	r24
    1814:	86 95       	lsr	r24
    1816:	83 70       	andi	r24, 0x03	; 3
    1818:	88 2f       	mov	r24, r24
    181a:	90 e0       	ldi	r25, 0x00	; 0
    181c:	81 70       	andi	r24, 0x01	; 1
    181e:	90 70       	andi	r25, 0x00	; 0
    1820:	88 23       	and	r24, r24
    1822:	99 f7       	brne	.-26     	; 0x180a <ADC_StartConversion+0x16>

	return ADCDATA_Register ;
    1824:	e4 e2       	ldi	r30, 0x24	; 36
    1826:	f0 e0       	ldi	r31, 0x00	; 0
    1828:	80 81       	ld	r24, Z
    182a:	91 81       	ldd	r25, Z+1	; 0x01
}
    182c:	cf 91       	pop	r28
    182e:	df 91       	pop	r29
    1830:	08 95       	ret

00001832 <Steper_Init>:
#include "Steper_private.h"

 static u8_t Current_pattern = 0 ;

void Steper_Init()
{
    1832:	df 93       	push	r29
    1834:	cf 93       	push	r28
    1836:	0f 92       	push	r0
    1838:	cd b7       	in	r28, 0x3d	; 61
    183a:	de b7       	in	r29, 0x3e	; 62
	for(u8_t i = 0 ; i< NUM_OF_COILS ;i++)
    183c:	19 82       	std	Y+1, r1	; 0x01
    183e:	1a c0       	rjmp	.+52     	; 0x1874 <Steper_Init+0x42>
    DIO_u8SetPinDirection(coils[i].port ,coils[i].pin ,OUTPUT );
    1840:	89 81       	ldd	r24, Y+1	; 0x01
    1842:	88 2f       	mov	r24, r24
    1844:	90 e0       	ldi	r25, 0x00	; 0
    1846:	88 0f       	add	r24, r24
    1848:	99 1f       	adc	r25, r25
    184a:	fc 01       	movw	r30, r24
    184c:	e8 59       	subi	r30, 0x98	; 152
    184e:	ff 4f       	sbci	r31, 0xFF	; 255
    1850:	20 81       	ld	r18, Z
    1852:	89 81       	ldd	r24, Y+1	; 0x01
    1854:	88 2f       	mov	r24, r24
    1856:	90 e0       	ldi	r25, 0x00	; 0
    1858:	88 0f       	add	r24, r24
    185a:	99 1f       	adc	r25, r25
    185c:	fc 01       	movw	r30, r24
    185e:	e7 59       	subi	r30, 0x97	; 151
    1860:	ff 4f       	sbci	r31, 0xFF	; 255
    1862:	90 81       	ld	r25, Z
    1864:	82 2f       	mov	r24, r18
    1866:	69 2f       	mov	r22, r25
    1868:	41 e0       	ldi	r20, 0x01	; 1
    186a:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>

 static u8_t Current_pattern = 0 ;

void Steper_Init()
{
	for(u8_t i = 0 ; i< NUM_OF_COILS ;i++)
    186e:	89 81       	ldd	r24, Y+1	; 0x01
    1870:	8f 5f       	subi	r24, 0xFF	; 255
    1872:	89 83       	std	Y+1, r24	; 0x01
    1874:	89 81       	ldd	r24, Y+1	; 0x01
    1876:	84 30       	cpi	r24, 0x04	; 4
    1878:	18 f3       	brcs	.-58     	; 0x1840 <Steper_Init+0xe>
    DIO_u8SetPinDirection(coils[i].port ,coils[i].pin ,OUTPUT );
}
    187a:	0f 90       	pop	r0
    187c:	cf 91       	pop	r28
    187e:	df 91       	pop	r29
    1880:	08 95       	ret

00001882 <Steper_StepCW>:
void Steper_StepCW()
{
    1882:	df 93       	push	r29
    1884:	cf 93       	push	r28
    1886:	0f 92       	push	r0
    1888:	cd b7       	in	r28, 0x3d	; 61
    188a:	de b7       	in	r29, 0x3e	; 62


   for(u8_t i = 0 ;i<NUM_OF_COILS ;i++)
    188c:	19 82       	std	Y+1, r1	; 0x01
    188e:	30 c0       	rjmp	.+96     	; 0x18f0 <Steper_StepCW+0x6e>
   {
	   DIO_u8SetPinValue(coils[i].port ,coils[i].pin ,GetBit(sequnce[Current_pattern],i));
    1890:	89 81       	ldd	r24, Y+1	; 0x01
    1892:	88 2f       	mov	r24, r24
    1894:	90 e0       	ldi	r25, 0x00	; 0
    1896:	88 0f       	add	r24, r24
    1898:	99 1f       	adc	r25, r25
    189a:	fc 01       	movw	r30, r24
    189c:	e8 59       	subi	r30, 0x98	; 152
    189e:	ff 4f       	sbci	r31, 0xFF	; 255
    18a0:	40 81       	ld	r20, Z
    18a2:	89 81       	ldd	r24, Y+1	; 0x01
    18a4:	88 2f       	mov	r24, r24
    18a6:	90 e0       	ldi	r25, 0x00	; 0
    18a8:	88 0f       	add	r24, r24
    18aa:	99 1f       	adc	r25, r25
    18ac:	fc 01       	movw	r30, r24
    18ae:	e7 59       	subi	r30, 0x97	; 151
    18b0:	ff 4f       	sbci	r31, 0xFF	; 255
    18b2:	50 81       	ld	r21, Z
    18b4:	80 91 a6 00 	lds	r24, 0x00A6
    18b8:	88 2f       	mov	r24, r24
    18ba:	90 e0       	ldi	r25, 0x00	; 0
    18bc:	fc 01       	movw	r30, r24
    18be:	e0 59       	subi	r30, 0x90	; 144
    18c0:	ff 4f       	sbci	r31, 0xFF	; 255
    18c2:	80 81       	ld	r24, Z
    18c4:	28 2f       	mov	r18, r24
    18c6:	30 e0       	ldi	r19, 0x00	; 0
    18c8:	89 81       	ldd	r24, Y+1	; 0x01
    18ca:	88 2f       	mov	r24, r24
    18cc:	90 e0       	ldi	r25, 0x00	; 0
    18ce:	b9 01       	movw	r22, r18
    18d0:	02 c0       	rjmp	.+4      	; 0x18d6 <Steper_StepCW+0x54>
    18d2:	75 95       	asr	r23
    18d4:	67 95       	ror	r22
    18d6:	8a 95       	dec	r24
    18d8:	e2 f7       	brpl	.-8      	; 0x18d2 <Steper_StepCW+0x50>
    18da:	cb 01       	movw	r24, r22
    18dc:	98 2f       	mov	r25, r24
    18de:	91 70       	andi	r25, 0x01	; 1
    18e0:	84 2f       	mov	r24, r20
    18e2:	65 2f       	mov	r22, r21
    18e4:	49 2f       	mov	r20, r25
    18e6:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
}
void Steper_StepCW()
{


   for(u8_t i = 0 ;i<NUM_OF_COILS ;i++)
    18ea:	89 81       	ldd	r24, Y+1	; 0x01
    18ec:	8f 5f       	subi	r24, 0xFF	; 255
    18ee:	89 83       	std	Y+1, r24	; 0x01
    18f0:	89 81       	ldd	r24, Y+1	; 0x01
    18f2:	84 30       	cpi	r24, 0x04	; 4
    18f4:	68 f2       	brcs	.-102    	; 0x1890 <Steper_StepCW+0xe>
   {
	   DIO_u8SetPinValue(coils[i].port ,coils[i].pin ,GetBit(sequnce[Current_pattern],i));
   }
  Current_pattern++ ;
    18f6:	80 91 a6 00 	lds	r24, 0x00A6
    18fa:	8f 5f       	subi	r24, 0xFF	; 255
    18fc:	80 93 a6 00 	sts	0x00A6, r24
  if(Current_pattern>7) Current_pattern = 0 ;
    1900:	80 91 a6 00 	lds	r24, 0x00A6
    1904:	88 30       	cpi	r24, 0x08	; 8
    1906:	10 f0       	brcs	.+4      	; 0x190c <Steper_StepCW+0x8a>
    1908:	10 92 a6 00 	sts	0x00A6, r1
}
    190c:	0f 90       	pop	r0
    190e:	cf 91       	pop	r28
    1910:	df 91       	pop	r29
    1912:	08 95       	ret

00001914 <Steper_StepCCW>:
void Steper_StepCCW()
{
    1914:	df 93       	push	r29
    1916:	cf 93       	push	r28
    1918:	0f 92       	push	r0
    191a:	cd b7       	in	r28, 0x3d	; 61
    191c:	de b7       	in	r29, 0x3e	; 62

	   for(u8_t i = 0 ;i<NUM_OF_COILS ;i++)
    191e:	19 82       	std	Y+1, r1	; 0x01
    1920:	30 c0       	rjmp	.+96     	; 0x1982 <Steper_StepCCW+0x6e>
	   {
		   DIO_u8SetPinValue(coils[i].port ,coils[i].pin ,GetBit(sequnce[Current_pattern],i));
    1922:	89 81       	ldd	r24, Y+1	; 0x01
    1924:	88 2f       	mov	r24, r24
    1926:	90 e0       	ldi	r25, 0x00	; 0
    1928:	88 0f       	add	r24, r24
    192a:	99 1f       	adc	r25, r25
    192c:	fc 01       	movw	r30, r24
    192e:	e8 59       	subi	r30, 0x98	; 152
    1930:	ff 4f       	sbci	r31, 0xFF	; 255
    1932:	40 81       	ld	r20, Z
    1934:	89 81       	ldd	r24, Y+1	; 0x01
    1936:	88 2f       	mov	r24, r24
    1938:	90 e0       	ldi	r25, 0x00	; 0
    193a:	88 0f       	add	r24, r24
    193c:	99 1f       	adc	r25, r25
    193e:	fc 01       	movw	r30, r24
    1940:	e7 59       	subi	r30, 0x97	; 151
    1942:	ff 4f       	sbci	r31, 0xFF	; 255
    1944:	50 81       	ld	r21, Z
    1946:	80 91 a6 00 	lds	r24, 0x00A6
    194a:	88 2f       	mov	r24, r24
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	fc 01       	movw	r30, r24
    1950:	e0 59       	subi	r30, 0x90	; 144
    1952:	ff 4f       	sbci	r31, 0xFF	; 255
    1954:	80 81       	ld	r24, Z
    1956:	28 2f       	mov	r18, r24
    1958:	30 e0       	ldi	r19, 0x00	; 0
    195a:	89 81       	ldd	r24, Y+1	; 0x01
    195c:	88 2f       	mov	r24, r24
    195e:	90 e0       	ldi	r25, 0x00	; 0
    1960:	b9 01       	movw	r22, r18
    1962:	02 c0       	rjmp	.+4      	; 0x1968 <Steper_StepCCW+0x54>
    1964:	75 95       	asr	r23
    1966:	67 95       	ror	r22
    1968:	8a 95       	dec	r24
    196a:	e2 f7       	brpl	.-8      	; 0x1964 <Steper_StepCCW+0x50>
    196c:	cb 01       	movw	r24, r22
    196e:	98 2f       	mov	r25, r24
    1970:	91 70       	andi	r25, 0x01	; 1
    1972:	84 2f       	mov	r24, r20
    1974:	65 2f       	mov	r22, r21
    1976:	49 2f       	mov	r20, r25
    1978:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
  if(Current_pattern>7) Current_pattern = 0 ;
}
void Steper_StepCCW()
{

	   for(u8_t i = 0 ;i<NUM_OF_COILS ;i++)
    197c:	89 81       	ldd	r24, Y+1	; 0x01
    197e:	8f 5f       	subi	r24, 0xFF	; 255
    1980:	89 83       	std	Y+1, r24	; 0x01
    1982:	89 81       	ldd	r24, Y+1	; 0x01
    1984:	84 30       	cpi	r24, 0x04	; 4
    1986:	68 f2       	brcs	.-102    	; 0x1922 <Steper_StepCCW+0xe>
	   {
		   DIO_u8SetPinValue(coils[i].port ,coils[i].pin ,GetBit(sequnce[Current_pattern],i));
	   }
	  Current_pattern++ ;
    1988:	80 91 a6 00 	lds	r24, 0x00A6
    198c:	8f 5f       	subi	r24, 0xFF	; 255
    198e:	80 93 a6 00 	sts	0x00A6, r24
	  if(Current_pattern >7) Current_pattern = 7 ;
    1992:	80 91 a6 00 	lds	r24, 0x00A6
    1996:	88 30       	cpi	r24, 0x08	; 8
    1998:	18 f0       	brcs	.+6      	; 0x19a0 <Steper_StepCCW+0x8c>
    199a:	87 e0       	ldi	r24, 0x07	; 7
    199c:	80 93 a6 00 	sts	0x00A6, r24
}
    19a0:	0f 90       	pop	r0
    19a2:	cf 91       	pop	r28
    19a4:	df 91       	pop	r29
    19a6:	08 95       	ret

000019a8 <SEG_voidInit>:
#include "SEG_config.h"
#include "SEG_interfac.h"
#include "SEG_private.h"

void SEG_voidInit(u8_t SEG_NUM)
{
    19a8:	df 93       	push	r29
    19aa:	cf 93       	push	r28
    19ac:	0f 92       	push	r0
    19ae:	cd b7       	in	r28, 0x3d	; 61
    19b0:	de b7       	in	r29, 0x3e	; 62
    19b2:	89 83       	std	Y+1, r24	; 0x01

	switch(SEG_NUM)
    19b4:	89 81       	ldd	r24, Y+1	; 0x01
    19b6:	88 2f       	mov	r24, r24
    19b8:	90 e0       	ldi	r25, 0x00	; 0
    19ba:	81 30       	cpi	r24, 0x01	; 1
    19bc:	91 05       	cpc	r25, r1
    19be:	21 f4       	brne	.+8      	; 0x19c8 <SEG_voidInit+0x20>
	{
	case SEG1:
         DIO_u8SetPortDirection(SEG1_PORT ,OUTPUT);
    19c0:	80 e0       	ldi	r24, 0x00	; 0
    19c2:	61 e0       	ldi	r22, 0x01	; 1
    19c4:	0e 94 69 0b 	call	0x16d2	; 0x16d2 <DIO_u8SetPortDirection>
		break ;
	}

}
    19c8:	0f 90       	pop	r0
    19ca:	cf 91       	pop	r28
    19cc:	df 91       	pop	r29
    19ce:	08 95       	ret

000019d0 <SEG_display>:

void SEG_display(u8_t SEG_NUM ,u8_t val)
{
    19d0:	df 93       	push	r29
    19d2:	cf 93       	push	r28
    19d4:	00 d0       	rcall	.+0      	; 0x19d6 <SEG_display+0x6>
    19d6:	cd b7       	in	r28, 0x3d	; 61
    19d8:	de b7       	in	r29, 0x3e	; 62
    19da:	89 83       	std	Y+1, r24	; 0x01
    19dc:	6a 83       	std	Y+2, r22	; 0x02
	switch(SEG_NUM)
    19de:	89 81       	ldd	r24, Y+1	; 0x01
    19e0:	88 2f       	mov	r24, r24
    19e2:	90 e0       	ldi	r25, 0x00	; 0
    19e4:	81 30       	cpi	r24, 0x01	; 1
    19e6:	91 05       	cpc	r25, r1
    19e8:	59 f4       	brne	.+22     	; 0x1a00 <SEG_display+0x30>
	{
	case SEG1:
	  DIO_u8SetPortValue(SEG1_PORT ,seg[val]);
    19ea:	8a 81       	ldd	r24, Y+2	; 0x02
    19ec:	88 2f       	mov	r24, r24
    19ee:	90 e0       	ldi	r25, 0x00	; 0
    19f0:	fc 01       	movw	r30, r24
    19f2:	e8 56       	subi	r30, 0x68	; 104
    19f4:	ff 4f       	sbci	r31, 0xFF	; 255
    19f6:	90 81       	ld	r25, Z
    19f8:	80 e0       	ldi	r24, 0x00	; 0
    19fa:	69 2f       	mov	r22, r25
    19fc:	0e 94 20 0b 	call	0x1640	; 0x1640 <DIO_u8SetPortValue>
	  break ;
	}
}
    1a00:	0f 90       	pop	r0
    1a02:	0f 90       	pop	r0
    1a04:	cf 91       	pop	r28
    1a06:	df 91       	pop	r29
    1a08:	08 95       	ret

00001a0a <SEG_VoidClear>:
void SEG_VoidClear(u8_t SEG_NUM)
{
    1a0a:	df 93       	push	r29
    1a0c:	cf 93       	push	r28
    1a0e:	0f 92       	push	r0
    1a10:	cd b7       	in	r28, 0x3d	; 61
    1a12:	de b7       	in	r29, 0x3e	; 62
    1a14:	89 83       	std	Y+1, r24	; 0x01
	DIO_u8SetPinValue(SEG1_PORT , HSEG_PING ,LOW);
	DIO_u8SetPinValue(SEG1_PORT , HSEG_PINH ,LOW);
	break ;
	}

}
    1a16:	0f 90       	pop	r0
    1a18:	cf 91       	pop	r28
    1a1a:	df 91       	pop	r29
    1a1c:	08 95       	ret

00001a1e <LED_voidInit>:

#include "LED_interface.h"
#include "LED_private.h"

void LED_voidInit(u8_t L_u8led)
{
    1a1e:	df 93       	push	r29
    1a20:	cf 93       	push	r28
    1a22:	00 d0       	rcall	.+0      	; 0x1a24 <LED_voidInit+0x6>
    1a24:	0f 92       	push	r0
    1a26:	cd b7       	in	r28, 0x3d	; 61
    1a28:	de b7       	in	r29, 0x3e	; 62
    1a2a:	89 83       	std	Y+1, r24	; 0x01
	switch(L_u8led)
    1a2c:	89 81       	ldd	r24, Y+1	; 0x01
    1a2e:	28 2f       	mov	r18, r24
    1a30:	30 e0       	ldi	r19, 0x00	; 0
    1a32:	3b 83       	std	Y+3, r19	; 0x03
    1a34:	2a 83       	std	Y+2, r18	; 0x02
    1a36:	8a 81       	ldd	r24, Y+2	; 0x02
    1a38:	9b 81       	ldd	r25, Y+3	; 0x03
    1a3a:	82 30       	cpi	r24, 0x02	; 2
    1a3c:	91 05       	cpc	r25, r1
    1a3e:	31 f1       	breq	.+76     	; 0x1a8c <LED_voidInit+0x6e>
    1a40:	2a 81       	ldd	r18, Y+2	; 0x02
    1a42:	3b 81       	ldd	r19, Y+3	; 0x03
    1a44:	23 30       	cpi	r18, 0x03	; 3
    1a46:	31 05       	cpc	r19, r1
    1a48:	54 f4       	brge	.+20     	; 0x1a5e <LED_voidInit+0x40>
    1a4a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a4c:	9b 81       	ldd	r25, Y+3	; 0x03
    1a4e:	00 97       	sbiw	r24, 0x00	; 0
    1a50:	89 f0       	breq	.+34     	; 0x1a74 <LED_voidInit+0x56>
    1a52:	2a 81       	ldd	r18, Y+2	; 0x02
    1a54:	3b 81       	ldd	r19, Y+3	; 0x03
    1a56:	21 30       	cpi	r18, 0x01	; 1
    1a58:	31 05       	cpc	r19, r1
    1a5a:	91 f0       	breq	.+36     	; 0x1a80 <LED_voidInit+0x62>
    1a5c:	28 c0       	rjmp	.+80     	; 0x1aae <LED_voidInit+0x90>
    1a5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a60:	9b 81       	ldd	r25, Y+3	; 0x03
    1a62:	83 30       	cpi	r24, 0x03	; 3
    1a64:	91 05       	cpc	r25, r1
    1a66:	c1 f0       	breq	.+48     	; 0x1a98 <LED_voidInit+0x7a>
    1a68:	2a 81       	ldd	r18, Y+2	; 0x02
    1a6a:	3b 81       	ldd	r19, Y+3	; 0x03
    1a6c:	24 30       	cpi	r18, 0x04	; 4
    1a6e:	31 05       	cpc	r19, r1
    1a70:	c9 f0       	breq	.+50     	; 0x1aa4 <LED_voidInit+0x86>
    1a72:	1d c0       	rjmp	.+58     	; 0x1aae <LED_voidInit+0x90>
	{
	case LED1 :DIO_u8SetPinDirection(LED1_PORT, LED1_PIN, OUTPUT); break ;
    1a74:	81 e0       	ldi	r24, 0x01	; 1
    1a76:	60 e0       	ldi	r22, 0x00	; 0
    1a78:	41 e0       	ldi	r20, 0x01	; 1
    1a7a:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
    1a7e:	17 c0       	rjmp	.+46     	; 0x1aae <LED_voidInit+0x90>
	case LED2 :DIO_u8SetPinDirection(LED2_PORT, LED2_PIN, OUTPUT); break ;
    1a80:	81 e0       	ldi	r24, 0x01	; 1
    1a82:	61 e0       	ldi	r22, 0x01	; 1
    1a84:	41 e0       	ldi	r20, 0x01	; 1
    1a86:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
    1a8a:	11 c0       	rjmp	.+34     	; 0x1aae <LED_voidInit+0x90>
	case LED3 :DIO_u8SetPinDirection(LED3_PORT, LED3_PIN, OUTPUT); break ;
    1a8c:	81 e0       	ldi	r24, 0x01	; 1
    1a8e:	62 e0       	ldi	r22, 0x02	; 2
    1a90:	41 e0       	ldi	r20, 0x01	; 1
    1a92:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
    1a96:	0b c0       	rjmp	.+22     	; 0x1aae <LED_voidInit+0x90>
	case LED4 :DIO_u8SetPinDirection(LED4_PORT, LED4_PIN, OUTPUT); break ;
    1a98:	81 e0       	ldi	r24, 0x01	; 1
    1a9a:	63 e0       	ldi	r22, 0x03	; 3
    1a9c:	41 e0       	ldi	r20, 0x01	; 1
    1a9e:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
    1aa2:	05 c0       	rjmp	.+10     	; 0x1aae <LED_voidInit+0x90>
	case LED5 :DIO_u8SetPinDirection(LED5_PORT, LED5_PIN, OUTPUT); break ;
    1aa4:	81 e0       	ldi	r24, 0x01	; 1
    1aa6:	64 e0       	ldi	r22, 0x04	; 4
    1aa8:	41 e0       	ldi	r20, 0x01	; 1
    1aaa:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
	}
}
    1aae:	0f 90       	pop	r0
    1ab0:	0f 90       	pop	r0
    1ab2:	0f 90       	pop	r0
    1ab4:	cf 91       	pop	r28
    1ab6:	df 91       	pop	r29
    1ab8:	08 95       	ret

00001aba <LED_voidSetLEDHigh>:
void LED_voidSetLEDHigh(u8_t L_u8led)
{
    1aba:	df 93       	push	r29
    1abc:	cf 93       	push	r28
    1abe:	00 d0       	rcall	.+0      	; 0x1ac0 <LED_voidSetLEDHigh+0x6>
    1ac0:	0f 92       	push	r0
    1ac2:	cd b7       	in	r28, 0x3d	; 61
    1ac4:	de b7       	in	r29, 0x3e	; 62
    1ac6:	89 83       	std	Y+1, r24	; 0x01
	switch(L_u8led){
    1ac8:	89 81       	ldd	r24, Y+1	; 0x01
    1aca:	28 2f       	mov	r18, r24
    1acc:	30 e0       	ldi	r19, 0x00	; 0
    1ace:	3b 83       	std	Y+3, r19	; 0x03
    1ad0:	2a 83       	std	Y+2, r18	; 0x02
    1ad2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad4:	9b 81       	ldd	r25, Y+3	; 0x03
    1ad6:	82 30       	cpi	r24, 0x02	; 2
    1ad8:	91 05       	cpc	r25, r1
    1ada:	31 f1       	breq	.+76     	; 0x1b28 <LED_voidSetLEDHigh+0x6e>
    1adc:	2a 81       	ldd	r18, Y+2	; 0x02
    1ade:	3b 81       	ldd	r19, Y+3	; 0x03
    1ae0:	23 30       	cpi	r18, 0x03	; 3
    1ae2:	31 05       	cpc	r19, r1
    1ae4:	54 f4       	brge	.+20     	; 0x1afa <LED_voidSetLEDHigh+0x40>
    1ae6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae8:	9b 81       	ldd	r25, Y+3	; 0x03
    1aea:	00 97       	sbiw	r24, 0x00	; 0
    1aec:	89 f0       	breq	.+34     	; 0x1b10 <LED_voidSetLEDHigh+0x56>
    1aee:	2a 81       	ldd	r18, Y+2	; 0x02
    1af0:	3b 81       	ldd	r19, Y+3	; 0x03
    1af2:	21 30       	cpi	r18, 0x01	; 1
    1af4:	31 05       	cpc	r19, r1
    1af6:	91 f0       	breq	.+36     	; 0x1b1c <LED_voidSetLEDHigh+0x62>
    1af8:	28 c0       	rjmp	.+80     	; 0x1b4a <LED_voidSetLEDHigh+0x90>
    1afa:	8a 81       	ldd	r24, Y+2	; 0x02
    1afc:	9b 81       	ldd	r25, Y+3	; 0x03
    1afe:	83 30       	cpi	r24, 0x03	; 3
    1b00:	91 05       	cpc	r25, r1
    1b02:	c1 f0       	breq	.+48     	; 0x1b34 <LED_voidSetLEDHigh+0x7a>
    1b04:	2a 81       	ldd	r18, Y+2	; 0x02
    1b06:	3b 81       	ldd	r19, Y+3	; 0x03
    1b08:	24 30       	cpi	r18, 0x04	; 4
    1b0a:	31 05       	cpc	r19, r1
    1b0c:	c9 f0       	breq	.+50     	; 0x1b40 <LED_voidSetLEDHigh+0x86>
    1b0e:	1d c0       	rjmp	.+58     	; 0x1b4a <LED_voidSetLEDHigh+0x90>
	case LED1: DIO_u8SetPinValue(LED1_PORT, LED1_PIN, HIGH); break;
    1b10:	81 e0       	ldi	r24, 0x01	; 1
    1b12:	60 e0       	ldi	r22, 0x00	; 0
    1b14:	41 e0       	ldi	r20, 0x01	; 1
    1b16:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    1b1a:	17 c0       	rjmp	.+46     	; 0x1b4a <LED_voidSetLEDHigh+0x90>
	case LED2: DIO_u8SetPinValue(LED2_PORT, LED2_PIN, HIGH); break;
    1b1c:	81 e0       	ldi	r24, 0x01	; 1
    1b1e:	61 e0       	ldi	r22, 0x01	; 1
    1b20:	41 e0       	ldi	r20, 0x01	; 1
    1b22:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    1b26:	11 c0       	rjmp	.+34     	; 0x1b4a <LED_voidSetLEDHigh+0x90>
	case LED3: DIO_u8SetPinValue(LED3_PORT, LED3_PIN, HIGH); break;
    1b28:	81 e0       	ldi	r24, 0x01	; 1
    1b2a:	62 e0       	ldi	r22, 0x02	; 2
    1b2c:	41 e0       	ldi	r20, 0x01	; 1
    1b2e:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    1b32:	0b c0       	rjmp	.+22     	; 0x1b4a <LED_voidSetLEDHigh+0x90>
	case LED4: DIO_u8SetPinValue(LED4_PORT, LED4_PIN, HIGH); break;
    1b34:	81 e0       	ldi	r24, 0x01	; 1
    1b36:	63 e0       	ldi	r22, 0x03	; 3
    1b38:	41 e0       	ldi	r20, 0x01	; 1
    1b3a:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    1b3e:	05 c0       	rjmp	.+10     	; 0x1b4a <LED_voidSetLEDHigh+0x90>
	case LED5: DIO_u8SetPinValue(LED5_PORT, LED5_PIN, HIGH); break;
    1b40:	81 e0       	ldi	r24, 0x01	; 1
    1b42:	64 e0       	ldi	r22, 0x04	; 4
    1b44:	41 e0       	ldi	r20, 0x01	; 1
    1b46:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
	}
}
    1b4a:	0f 90       	pop	r0
    1b4c:	0f 90       	pop	r0
    1b4e:	0f 90       	pop	r0
    1b50:	cf 91       	pop	r28
    1b52:	df 91       	pop	r29
    1b54:	08 95       	ret

00001b56 <LED_voidSetLEDLow>:
void LED_voidSetLEDLow(u8_t L_u8led)
{
    1b56:	df 93       	push	r29
    1b58:	cf 93       	push	r28
    1b5a:	00 d0       	rcall	.+0      	; 0x1b5c <LED_voidSetLEDLow+0x6>
    1b5c:	0f 92       	push	r0
    1b5e:	cd b7       	in	r28, 0x3d	; 61
    1b60:	de b7       	in	r29, 0x3e	; 62
    1b62:	89 83       	std	Y+1, r24	; 0x01
	switch(L_u8led){
    1b64:	89 81       	ldd	r24, Y+1	; 0x01
    1b66:	28 2f       	mov	r18, r24
    1b68:	30 e0       	ldi	r19, 0x00	; 0
    1b6a:	3b 83       	std	Y+3, r19	; 0x03
    1b6c:	2a 83       	std	Y+2, r18	; 0x02
    1b6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b70:	9b 81       	ldd	r25, Y+3	; 0x03
    1b72:	82 30       	cpi	r24, 0x02	; 2
    1b74:	91 05       	cpc	r25, r1
    1b76:	31 f1       	breq	.+76     	; 0x1bc4 <LED_voidSetLEDLow+0x6e>
    1b78:	2a 81       	ldd	r18, Y+2	; 0x02
    1b7a:	3b 81       	ldd	r19, Y+3	; 0x03
    1b7c:	23 30       	cpi	r18, 0x03	; 3
    1b7e:	31 05       	cpc	r19, r1
    1b80:	54 f4       	brge	.+20     	; 0x1b96 <LED_voidSetLEDLow+0x40>
    1b82:	8a 81       	ldd	r24, Y+2	; 0x02
    1b84:	9b 81       	ldd	r25, Y+3	; 0x03
    1b86:	00 97       	sbiw	r24, 0x00	; 0
    1b88:	89 f0       	breq	.+34     	; 0x1bac <LED_voidSetLEDLow+0x56>
    1b8a:	2a 81       	ldd	r18, Y+2	; 0x02
    1b8c:	3b 81       	ldd	r19, Y+3	; 0x03
    1b8e:	21 30       	cpi	r18, 0x01	; 1
    1b90:	31 05       	cpc	r19, r1
    1b92:	91 f0       	breq	.+36     	; 0x1bb8 <LED_voidSetLEDLow+0x62>
    1b94:	28 c0       	rjmp	.+80     	; 0x1be6 <LED_voidSetLEDLow+0x90>
    1b96:	8a 81       	ldd	r24, Y+2	; 0x02
    1b98:	9b 81       	ldd	r25, Y+3	; 0x03
    1b9a:	83 30       	cpi	r24, 0x03	; 3
    1b9c:	91 05       	cpc	r25, r1
    1b9e:	c1 f0       	breq	.+48     	; 0x1bd0 <LED_voidSetLEDLow+0x7a>
    1ba0:	2a 81       	ldd	r18, Y+2	; 0x02
    1ba2:	3b 81       	ldd	r19, Y+3	; 0x03
    1ba4:	24 30       	cpi	r18, 0x04	; 4
    1ba6:	31 05       	cpc	r19, r1
    1ba8:	c9 f0       	breq	.+50     	; 0x1bdc <LED_voidSetLEDLow+0x86>
    1baa:	1d c0       	rjmp	.+58     	; 0x1be6 <LED_voidSetLEDLow+0x90>
	case LED1: DIO_u8SetPinValue(LED1_PORT, LED1_PIN, LOW); break;
    1bac:	81 e0       	ldi	r24, 0x01	; 1
    1bae:	60 e0       	ldi	r22, 0x00	; 0
    1bb0:	40 e0       	ldi	r20, 0x00	; 0
    1bb2:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    1bb6:	17 c0       	rjmp	.+46     	; 0x1be6 <LED_voidSetLEDLow+0x90>
	case LED2: DIO_u8SetPinValue(LED2_PORT, LED2_PIN, LOW); break;
    1bb8:	81 e0       	ldi	r24, 0x01	; 1
    1bba:	61 e0       	ldi	r22, 0x01	; 1
    1bbc:	40 e0       	ldi	r20, 0x00	; 0
    1bbe:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    1bc2:	11 c0       	rjmp	.+34     	; 0x1be6 <LED_voidSetLEDLow+0x90>
	case LED3: DIO_u8SetPinValue(LED3_PORT, LED3_PIN, LOW); break;
    1bc4:	81 e0       	ldi	r24, 0x01	; 1
    1bc6:	62 e0       	ldi	r22, 0x02	; 2
    1bc8:	40 e0       	ldi	r20, 0x00	; 0
    1bca:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    1bce:	0b c0       	rjmp	.+22     	; 0x1be6 <LED_voidSetLEDLow+0x90>
	case LED4: DIO_u8SetPinValue(LED4_PORT, LED4_PIN, LOW); break;
    1bd0:	81 e0       	ldi	r24, 0x01	; 1
    1bd2:	63 e0       	ldi	r22, 0x03	; 3
    1bd4:	40 e0       	ldi	r20, 0x00	; 0
    1bd6:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    1bda:	05 c0       	rjmp	.+10     	; 0x1be6 <LED_voidSetLEDLow+0x90>
	case LED5: DIO_u8SetPinValue(LED5_PORT, LED5_PIN, LOW); break;
    1bdc:	81 e0       	ldi	r24, 0x01	; 1
    1bde:	64 e0       	ldi	r22, 0x04	; 4
    1be0:	40 e0       	ldi	r20, 0x00	; 0
    1be2:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
	}
}
    1be6:	0f 90       	pop	r0
    1be8:	0f 90       	pop	r0
    1bea:	0f 90       	pop	r0
    1bec:	cf 91       	pop	r28
    1bee:	df 91       	pop	r29
    1bf0:	08 95       	ret

00001bf2 <HLCD_voidinit>:
#include "LCD_interface.h"
#include "LCD_private.h"
#include <util/delay.h>

void HLCD_voidinit()
{
    1bf2:	df 93       	push	r29
    1bf4:	cf 93       	push	r28
    1bf6:	cd b7       	in	r28, 0x3d	; 61
    1bf8:	de b7       	in	r29, 0x3e	; 62
    1bfa:	e8 97       	sbiw	r28, 0x38	; 56
    1bfc:	0f b6       	in	r0, 0x3f	; 63
    1bfe:	f8 94       	cli
    1c00:	de bf       	out	0x3e, r29	; 62
    1c02:	0f be       	out	0x3f, r0	; 63
    1c04:	cd bf       	out	0x3d, r28	; 61
	DIO_u8SetPortDirection(LCD_DATA_PORT ,OUTPUT);
    1c06:	83 e0       	ldi	r24, 0x03	; 3
    1c08:	61 e0       	ldi	r22, 0x01	; 1
    1c0a:	0e 94 69 0b 	call	0x16d2	; 0x16d2 <DIO_u8SetPortDirection>
	DIO_u8SetPinDirection(LCD_CONTROL_PORT ,LCD_RS_PIN ,OUTPUT);
    1c0e:	82 e0       	ldi	r24, 0x02	; 2
    1c10:	60 e0       	ldi	r22, 0x00	; 0
    1c12:	41 e0       	ldi	r20, 0x01	; 1
    1c14:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(LCD_CONTROL_PORT ,LCD_RW_PIN ,OUTPUT);
    1c18:	82 e0       	ldi	r24, 0x02	; 2
    1c1a:	61 e0       	ldi	r22, 0x01	; 1
    1c1c:	41 e0       	ldi	r20, 0x01	; 1
    1c1e:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(LCD_CONTROL_PORT ,LCD_E_PIN ,OUTPUT);
    1c22:	82 e0       	ldi	r24, 0x02	; 2
    1c24:	62 e0       	ldi	r22, 0x02	; 2
    1c26:	41 e0       	ldi	r20, 0x01	; 1
    1c28:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
    1c2c:	80 e0       	ldi	r24, 0x00	; 0
    1c2e:	90 e0       	ldi	r25, 0x00	; 0
    1c30:	a0 ef       	ldi	r26, 0xF0	; 240
    1c32:	b1 e4       	ldi	r27, 0x41	; 65
    1c34:	8d ab       	std	Y+53, r24	; 0x35
    1c36:	9e ab       	std	Y+54, r25	; 0x36
    1c38:	af ab       	std	Y+55, r26	; 0x37
    1c3a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c3c:	6d a9       	ldd	r22, Y+53	; 0x35
    1c3e:	7e a9       	ldd	r23, Y+54	; 0x36
    1c40:	8f a9       	ldd	r24, Y+55	; 0x37
    1c42:	98 ad       	ldd	r25, Y+56	; 0x38
    1c44:	20 e0       	ldi	r18, 0x00	; 0
    1c46:	30 e0       	ldi	r19, 0x00	; 0
    1c48:	4a e7       	ldi	r20, 0x7A	; 122
    1c4a:	53 e4       	ldi	r21, 0x43	; 67
    1c4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c50:	dc 01       	movw	r26, r24
    1c52:	cb 01       	movw	r24, r22
    1c54:	89 ab       	std	Y+49, r24	; 0x31
    1c56:	9a ab       	std	Y+50, r25	; 0x32
    1c58:	ab ab       	std	Y+51, r26	; 0x33
    1c5a:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1c5c:	69 a9       	ldd	r22, Y+49	; 0x31
    1c5e:	7a a9       	ldd	r23, Y+50	; 0x32
    1c60:	8b a9       	ldd	r24, Y+51	; 0x33
    1c62:	9c a9       	ldd	r25, Y+52	; 0x34
    1c64:	20 e0       	ldi	r18, 0x00	; 0
    1c66:	30 e0       	ldi	r19, 0x00	; 0
    1c68:	40 e8       	ldi	r20, 0x80	; 128
    1c6a:	5f e3       	ldi	r21, 0x3F	; 63
    1c6c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c70:	88 23       	and	r24, r24
    1c72:	2c f4       	brge	.+10     	; 0x1c7e <HLCD_voidinit+0x8c>
		__ticks = 1;
    1c74:	81 e0       	ldi	r24, 0x01	; 1
    1c76:	90 e0       	ldi	r25, 0x00	; 0
    1c78:	98 ab       	std	Y+48, r25	; 0x30
    1c7a:	8f a7       	std	Y+47, r24	; 0x2f
    1c7c:	3f c0       	rjmp	.+126    	; 0x1cfc <HLCD_voidinit+0x10a>
	else if (__tmp > 65535)
    1c7e:	69 a9       	ldd	r22, Y+49	; 0x31
    1c80:	7a a9       	ldd	r23, Y+50	; 0x32
    1c82:	8b a9       	ldd	r24, Y+51	; 0x33
    1c84:	9c a9       	ldd	r25, Y+52	; 0x34
    1c86:	20 e0       	ldi	r18, 0x00	; 0
    1c88:	3f ef       	ldi	r19, 0xFF	; 255
    1c8a:	4f e7       	ldi	r20, 0x7F	; 127
    1c8c:	57 e4       	ldi	r21, 0x47	; 71
    1c8e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c92:	18 16       	cp	r1, r24
    1c94:	4c f5       	brge	.+82     	; 0x1ce8 <HLCD_voidinit+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c96:	6d a9       	ldd	r22, Y+53	; 0x35
    1c98:	7e a9       	ldd	r23, Y+54	; 0x36
    1c9a:	8f a9       	ldd	r24, Y+55	; 0x37
    1c9c:	98 ad       	ldd	r25, Y+56	; 0x38
    1c9e:	20 e0       	ldi	r18, 0x00	; 0
    1ca0:	30 e0       	ldi	r19, 0x00	; 0
    1ca2:	40 e2       	ldi	r20, 0x20	; 32
    1ca4:	51 e4       	ldi	r21, 0x41	; 65
    1ca6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1caa:	dc 01       	movw	r26, r24
    1cac:	cb 01       	movw	r24, r22
    1cae:	bc 01       	movw	r22, r24
    1cb0:	cd 01       	movw	r24, r26
    1cb2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cb6:	dc 01       	movw	r26, r24
    1cb8:	cb 01       	movw	r24, r22
    1cba:	98 ab       	std	Y+48, r25	; 0x30
    1cbc:	8f a7       	std	Y+47, r24	; 0x2f
    1cbe:	0f c0       	rjmp	.+30     	; 0x1cde <HLCD_voidinit+0xec>
    1cc0:	89 e1       	ldi	r24, 0x19	; 25
    1cc2:	90 e0       	ldi	r25, 0x00	; 0
    1cc4:	9e a7       	std	Y+46, r25	; 0x2e
    1cc6:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1cc8:	8d a5       	ldd	r24, Y+45	; 0x2d
    1cca:	9e a5       	ldd	r25, Y+46	; 0x2e
    1ccc:	01 97       	sbiw	r24, 0x01	; 1
    1cce:	f1 f7       	brne	.-4      	; 0x1ccc <HLCD_voidinit+0xda>
    1cd0:	9e a7       	std	Y+46, r25	; 0x2e
    1cd2:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cd4:	8f a5       	ldd	r24, Y+47	; 0x2f
    1cd6:	98 a9       	ldd	r25, Y+48	; 0x30
    1cd8:	01 97       	sbiw	r24, 0x01	; 1
    1cda:	98 ab       	std	Y+48, r25	; 0x30
    1cdc:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cde:	8f a5       	ldd	r24, Y+47	; 0x2f
    1ce0:	98 a9       	ldd	r25, Y+48	; 0x30
    1ce2:	00 97       	sbiw	r24, 0x00	; 0
    1ce4:	69 f7       	brne	.-38     	; 0x1cc0 <HLCD_voidinit+0xce>
    1ce6:	14 c0       	rjmp	.+40     	; 0x1d10 <HLCD_voidinit+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ce8:	69 a9       	ldd	r22, Y+49	; 0x31
    1cea:	7a a9       	ldd	r23, Y+50	; 0x32
    1cec:	8b a9       	ldd	r24, Y+51	; 0x33
    1cee:	9c a9       	ldd	r25, Y+52	; 0x34
    1cf0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cf4:	dc 01       	movw	r26, r24
    1cf6:	cb 01       	movw	r24, r22
    1cf8:	98 ab       	std	Y+48, r25	; 0x30
    1cfa:	8f a7       	std	Y+47, r24	; 0x2f
    1cfc:	8f a5       	ldd	r24, Y+47	; 0x2f
    1cfe:	98 a9       	ldd	r25, Y+48	; 0x30
    1d00:	9c a7       	std	Y+44, r25	; 0x2c
    1d02:	8b a7       	std	Y+43, r24	; 0x2b
    1d04:	8b a5       	ldd	r24, Y+43	; 0x2b
    1d06:	9c a5       	ldd	r25, Y+44	; 0x2c
    1d08:	01 97       	sbiw	r24, 0x01	; 1
    1d0a:	f1 f7       	brne	.-4      	; 0x1d08 <HLCD_voidinit+0x116>
    1d0c:	9c a7       	std	Y+44, r25	; 0x2c
    1d0e:	8b a7       	std	Y+43, r24	; 0x2b

	_delay_ms(30);
	HLCD_voidCommand(LCD_Function_set1);
    1d10:	88 e3       	ldi	r24, 0x38	; 56
    1d12:	0e 94 f3 0f 	call	0x1fe6	; 0x1fe6 <HLCD_voidCommand>
    1d16:	80 e0       	ldi	r24, 0x00	; 0
    1d18:	90 e0       	ldi	r25, 0x00	; 0
    1d1a:	a0 e8       	ldi	r26, 0x80	; 128
    1d1c:	bf e3       	ldi	r27, 0x3F	; 63
    1d1e:	8f a3       	std	Y+39, r24	; 0x27
    1d20:	98 a7       	std	Y+40, r25	; 0x28
    1d22:	a9 a7       	std	Y+41, r26	; 0x29
    1d24:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d26:	6f a1       	ldd	r22, Y+39	; 0x27
    1d28:	78 a5       	ldd	r23, Y+40	; 0x28
    1d2a:	89 a5       	ldd	r24, Y+41	; 0x29
    1d2c:	9a a5       	ldd	r25, Y+42	; 0x2a
    1d2e:	20 e0       	ldi	r18, 0x00	; 0
    1d30:	30 e0       	ldi	r19, 0x00	; 0
    1d32:	4a e7       	ldi	r20, 0x7A	; 122
    1d34:	53 e4       	ldi	r21, 0x43	; 67
    1d36:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d3a:	dc 01       	movw	r26, r24
    1d3c:	cb 01       	movw	r24, r22
    1d3e:	8b a3       	std	Y+35, r24	; 0x23
    1d40:	9c a3       	std	Y+36, r25	; 0x24
    1d42:	ad a3       	std	Y+37, r26	; 0x25
    1d44:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1d46:	6b a1       	ldd	r22, Y+35	; 0x23
    1d48:	7c a1       	ldd	r23, Y+36	; 0x24
    1d4a:	8d a1       	ldd	r24, Y+37	; 0x25
    1d4c:	9e a1       	ldd	r25, Y+38	; 0x26
    1d4e:	20 e0       	ldi	r18, 0x00	; 0
    1d50:	30 e0       	ldi	r19, 0x00	; 0
    1d52:	40 e8       	ldi	r20, 0x80	; 128
    1d54:	5f e3       	ldi	r21, 0x3F	; 63
    1d56:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1d5a:	88 23       	and	r24, r24
    1d5c:	2c f4       	brge	.+10     	; 0x1d68 <HLCD_voidinit+0x176>
		__ticks = 1;
    1d5e:	81 e0       	ldi	r24, 0x01	; 1
    1d60:	90 e0       	ldi	r25, 0x00	; 0
    1d62:	9a a3       	std	Y+34, r25	; 0x22
    1d64:	89 a3       	std	Y+33, r24	; 0x21
    1d66:	3f c0       	rjmp	.+126    	; 0x1de6 <HLCD_voidinit+0x1f4>
	else if (__tmp > 65535)
    1d68:	6b a1       	ldd	r22, Y+35	; 0x23
    1d6a:	7c a1       	ldd	r23, Y+36	; 0x24
    1d6c:	8d a1       	ldd	r24, Y+37	; 0x25
    1d6e:	9e a1       	ldd	r25, Y+38	; 0x26
    1d70:	20 e0       	ldi	r18, 0x00	; 0
    1d72:	3f ef       	ldi	r19, 0xFF	; 255
    1d74:	4f e7       	ldi	r20, 0x7F	; 127
    1d76:	57 e4       	ldi	r21, 0x47	; 71
    1d78:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1d7c:	18 16       	cp	r1, r24
    1d7e:	4c f5       	brge	.+82     	; 0x1dd2 <HLCD_voidinit+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d80:	6f a1       	ldd	r22, Y+39	; 0x27
    1d82:	78 a5       	ldd	r23, Y+40	; 0x28
    1d84:	89 a5       	ldd	r24, Y+41	; 0x29
    1d86:	9a a5       	ldd	r25, Y+42	; 0x2a
    1d88:	20 e0       	ldi	r18, 0x00	; 0
    1d8a:	30 e0       	ldi	r19, 0x00	; 0
    1d8c:	40 e2       	ldi	r20, 0x20	; 32
    1d8e:	51 e4       	ldi	r21, 0x41	; 65
    1d90:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d94:	dc 01       	movw	r26, r24
    1d96:	cb 01       	movw	r24, r22
    1d98:	bc 01       	movw	r22, r24
    1d9a:	cd 01       	movw	r24, r26
    1d9c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1da0:	dc 01       	movw	r26, r24
    1da2:	cb 01       	movw	r24, r22
    1da4:	9a a3       	std	Y+34, r25	; 0x22
    1da6:	89 a3       	std	Y+33, r24	; 0x21
    1da8:	0f c0       	rjmp	.+30     	; 0x1dc8 <HLCD_voidinit+0x1d6>
    1daa:	89 e1       	ldi	r24, 0x19	; 25
    1dac:	90 e0       	ldi	r25, 0x00	; 0
    1dae:	98 a3       	std	Y+32, r25	; 0x20
    1db0:	8f 8f       	std	Y+31, r24	; 0x1f
    1db2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1db4:	98 a1       	ldd	r25, Y+32	; 0x20
    1db6:	01 97       	sbiw	r24, 0x01	; 1
    1db8:	f1 f7       	brne	.-4      	; 0x1db6 <HLCD_voidinit+0x1c4>
    1dba:	98 a3       	std	Y+32, r25	; 0x20
    1dbc:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1dbe:	89 a1       	ldd	r24, Y+33	; 0x21
    1dc0:	9a a1       	ldd	r25, Y+34	; 0x22
    1dc2:	01 97       	sbiw	r24, 0x01	; 1
    1dc4:	9a a3       	std	Y+34, r25	; 0x22
    1dc6:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1dc8:	89 a1       	ldd	r24, Y+33	; 0x21
    1dca:	9a a1       	ldd	r25, Y+34	; 0x22
    1dcc:	00 97       	sbiw	r24, 0x00	; 0
    1dce:	69 f7       	brne	.-38     	; 0x1daa <HLCD_voidinit+0x1b8>
    1dd0:	14 c0       	rjmp	.+40     	; 0x1dfa <HLCD_voidinit+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1dd2:	6b a1       	ldd	r22, Y+35	; 0x23
    1dd4:	7c a1       	ldd	r23, Y+36	; 0x24
    1dd6:	8d a1       	ldd	r24, Y+37	; 0x25
    1dd8:	9e a1       	ldd	r25, Y+38	; 0x26
    1dda:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1dde:	dc 01       	movw	r26, r24
    1de0:	cb 01       	movw	r24, r22
    1de2:	9a a3       	std	Y+34, r25	; 0x22
    1de4:	89 a3       	std	Y+33, r24	; 0x21
    1de6:	89 a1       	ldd	r24, Y+33	; 0x21
    1de8:	9a a1       	ldd	r25, Y+34	; 0x22
    1dea:	9e 8f       	std	Y+30, r25	; 0x1e
    1dec:	8d 8f       	std	Y+29, r24	; 0x1d
    1dee:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1df0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1df2:	01 97       	sbiw	r24, 0x01	; 1
    1df4:	f1 f7       	brne	.-4      	; 0x1df2 <HLCD_voidinit+0x200>
    1df6:	9e 8f       	std	Y+30, r25	; 0x1e
    1df8:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	HLCD_voidCommand(LCD_Display_Mode1);
    1dfa:	8f e0       	ldi	r24, 0x0F	; 15
    1dfc:	0e 94 f3 0f 	call	0x1fe6	; 0x1fe6 <HLCD_voidCommand>
    1e00:	80 e0       	ldi	r24, 0x00	; 0
    1e02:	90 e0       	ldi	r25, 0x00	; 0
    1e04:	a0 e8       	ldi	r26, 0x80	; 128
    1e06:	bf e3       	ldi	r27, 0x3F	; 63
    1e08:	89 8f       	std	Y+25, r24	; 0x19
    1e0a:	9a 8f       	std	Y+26, r25	; 0x1a
    1e0c:	ab 8f       	std	Y+27, r26	; 0x1b
    1e0e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e10:	69 8d       	ldd	r22, Y+25	; 0x19
    1e12:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1e14:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e16:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1e18:	20 e0       	ldi	r18, 0x00	; 0
    1e1a:	30 e0       	ldi	r19, 0x00	; 0
    1e1c:	4a e7       	ldi	r20, 0x7A	; 122
    1e1e:	53 e4       	ldi	r21, 0x43	; 67
    1e20:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e24:	dc 01       	movw	r26, r24
    1e26:	cb 01       	movw	r24, r22
    1e28:	8d 8b       	std	Y+21, r24	; 0x15
    1e2a:	9e 8b       	std	Y+22, r25	; 0x16
    1e2c:	af 8b       	std	Y+23, r26	; 0x17
    1e2e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1e30:	6d 89       	ldd	r22, Y+21	; 0x15
    1e32:	7e 89       	ldd	r23, Y+22	; 0x16
    1e34:	8f 89       	ldd	r24, Y+23	; 0x17
    1e36:	98 8d       	ldd	r25, Y+24	; 0x18
    1e38:	20 e0       	ldi	r18, 0x00	; 0
    1e3a:	30 e0       	ldi	r19, 0x00	; 0
    1e3c:	40 e8       	ldi	r20, 0x80	; 128
    1e3e:	5f e3       	ldi	r21, 0x3F	; 63
    1e40:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1e44:	88 23       	and	r24, r24
    1e46:	2c f4       	brge	.+10     	; 0x1e52 <HLCD_voidinit+0x260>
		__ticks = 1;
    1e48:	81 e0       	ldi	r24, 0x01	; 1
    1e4a:	90 e0       	ldi	r25, 0x00	; 0
    1e4c:	9c 8b       	std	Y+20, r25	; 0x14
    1e4e:	8b 8b       	std	Y+19, r24	; 0x13
    1e50:	3f c0       	rjmp	.+126    	; 0x1ed0 <HLCD_voidinit+0x2de>
	else if (__tmp > 65535)
    1e52:	6d 89       	ldd	r22, Y+21	; 0x15
    1e54:	7e 89       	ldd	r23, Y+22	; 0x16
    1e56:	8f 89       	ldd	r24, Y+23	; 0x17
    1e58:	98 8d       	ldd	r25, Y+24	; 0x18
    1e5a:	20 e0       	ldi	r18, 0x00	; 0
    1e5c:	3f ef       	ldi	r19, 0xFF	; 255
    1e5e:	4f e7       	ldi	r20, 0x7F	; 127
    1e60:	57 e4       	ldi	r21, 0x47	; 71
    1e62:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1e66:	18 16       	cp	r1, r24
    1e68:	4c f5       	brge	.+82     	; 0x1ebc <HLCD_voidinit+0x2ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e6a:	69 8d       	ldd	r22, Y+25	; 0x19
    1e6c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1e6e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e70:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1e72:	20 e0       	ldi	r18, 0x00	; 0
    1e74:	30 e0       	ldi	r19, 0x00	; 0
    1e76:	40 e2       	ldi	r20, 0x20	; 32
    1e78:	51 e4       	ldi	r21, 0x41	; 65
    1e7a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e7e:	dc 01       	movw	r26, r24
    1e80:	cb 01       	movw	r24, r22
    1e82:	bc 01       	movw	r22, r24
    1e84:	cd 01       	movw	r24, r26
    1e86:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e8a:	dc 01       	movw	r26, r24
    1e8c:	cb 01       	movw	r24, r22
    1e8e:	9c 8b       	std	Y+20, r25	; 0x14
    1e90:	8b 8b       	std	Y+19, r24	; 0x13
    1e92:	0f c0       	rjmp	.+30     	; 0x1eb2 <HLCD_voidinit+0x2c0>
    1e94:	89 e1       	ldi	r24, 0x19	; 25
    1e96:	90 e0       	ldi	r25, 0x00	; 0
    1e98:	9a 8b       	std	Y+18, r25	; 0x12
    1e9a:	89 8b       	std	Y+17, r24	; 0x11
    1e9c:	89 89       	ldd	r24, Y+17	; 0x11
    1e9e:	9a 89       	ldd	r25, Y+18	; 0x12
    1ea0:	01 97       	sbiw	r24, 0x01	; 1
    1ea2:	f1 f7       	brne	.-4      	; 0x1ea0 <HLCD_voidinit+0x2ae>
    1ea4:	9a 8b       	std	Y+18, r25	; 0x12
    1ea6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ea8:	8b 89       	ldd	r24, Y+19	; 0x13
    1eaa:	9c 89       	ldd	r25, Y+20	; 0x14
    1eac:	01 97       	sbiw	r24, 0x01	; 1
    1eae:	9c 8b       	std	Y+20, r25	; 0x14
    1eb0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1eb2:	8b 89       	ldd	r24, Y+19	; 0x13
    1eb4:	9c 89       	ldd	r25, Y+20	; 0x14
    1eb6:	00 97       	sbiw	r24, 0x00	; 0
    1eb8:	69 f7       	brne	.-38     	; 0x1e94 <HLCD_voidinit+0x2a2>
    1eba:	14 c0       	rjmp	.+40     	; 0x1ee4 <HLCD_voidinit+0x2f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ebc:	6d 89       	ldd	r22, Y+21	; 0x15
    1ebe:	7e 89       	ldd	r23, Y+22	; 0x16
    1ec0:	8f 89       	ldd	r24, Y+23	; 0x17
    1ec2:	98 8d       	ldd	r25, Y+24	; 0x18
    1ec4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ec8:	dc 01       	movw	r26, r24
    1eca:	cb 01       	movw	r24, r22
    1ecc:	9c 8b       	std	Y+20, r25	; 0x14
    1ece:	8b 8b       	std	Y+19, r24	; 0x13
    1ed0:	8b 89       	ldd	r24, Y+19	; 0x13
    1ed2:	9c 89       	ldd	r25, Y+20	; 0x14
    1ed4:	98 8b       	std	Y+16, r25	; 0x10
    1ed6:	8f 87       	std	Y+15, r24	; 0x0f
    1ed8:	8f 85       	ldd	r24, Y+15	; 0x0f
    1eda:	98 89       	ldd	r25, Y+16	; 0x10
    1edc:	01 97       	sbiw	r24, 0x01	; 1
    1ede:	f1 f7       	brne	.-4      	; 0x1edc <HLCD_voidinit+0x2ea>
    1ee0:	98 8b       	std	Y+16, r25	; 0x10
    1ee2:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	HLCD_voidCommand(LCD_Clear_Screen);
    1ee4:	81 e0       	ldi	r24, 0x01	; 1
    1ee6:	0e 94 f3 0f 	call	0x1fe6	; 0x1fe6 <HLCD_voidCommand>
    1eea:	80 e0       	ldi	r24, 0x00	; 0
    1eec:	90 e0       	ldi	r25, 0x00	; 0
    1eee:	a0 e0       	ldi	r26, 0x00	; 0
    1ef0:	b0 e4       	ldi	r27, 0x40	; 64
    1ef2:	8b 87       	std	Y+11, r24	; 0x0b
    1ef4:	9c 87       	std	Y+12, r25	; 0x0c
    1ef6:	ad 87       	std	Y+13, r26	; 0x0d
    1ef8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1efa:	6b 85       	ldd	r22, Y+11	; 0x0b
    1efc:	7c 85       	ldd	r23, Y+12	; 0x0c
    1efe:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f00:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f02:	20 e0       	ldi	r18, 0x00	; 0
    1f04:	30 e0       	ldi	r19, 0x00	; 0
    1f06:	4a e7       	ldi	r20, 0x7A	; 122
    1f08:	53 e4       	ldi	r21, 0x43	; 67
    1f0a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f0e:	dc 01       	movw	r26, r24
    1f10:	cb 01       	movw	r24, r22
    1f12:	8f 83       	std	Y+7, r24	; 0x07
    1f14:	98 87       	std	Y+8, r25	; 0x08
    1f16:	a9 87       	std	Y+9, r26	; 0x09
    1f18:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1f1a:	6f 81       	ldd	r22, Y+7	; 0x07
    1f1c:	78 85       	ldd	r23, Y+8	; 0x08
    1f1e:	89 85       	ldd	r24, Y+9	; 0x09
    1f20:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f22:	20 e0       	ldi	r18, 0x00	; 0
    1f24:	30 e0       	ldi	r19, 0x00	; 0
    1f26:	40 e8       	ldi	r20, 0x80	; 128
    1f28:	5f e3       	ldi	r21, 0x3F	; 63
    1f2a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f2e:	88 23       	and	r24, r24
    1f30:	2c f4       	brge	.+10     	; 0x1f3c <HLCD_voidinit+0x34a>
		__ticks = 1;
    1f32:	81 e0       	ldi	r24, 0x01	; 1
    1f34:	90 e0       	ldi	r25, 0x00	; 0
    1f36:	9e 83       	std	Y+6, r25	; 0x06
    1f38:	8d 83       	std	Y+5, r24	; 0x05
    1f3a:	3f c0       	rjmp	.+126    	; 0x1fba <HLCD_voidinit+0x3c8>
	else if (__tmp > 65535)
    1f3c:	6f 81       	ldd	r22, Y+7	; 0x07
    1f3e:	78 85       	ldd	r23, Y+8	; 0x08
    1f40:	89 85       	ldd	r24, Y+9	; 0x09
    1f42:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f44:	20 e0       	ldi	r18, 0x00	; 0
    1f46:	3f ef       	ldi	r19, 0xFF	; 255
    1f48:	4f e7       	ldi	r20, 0x7F	; 127
    1f4a:	57 e4       	ldi	r21, 0x47	; 71
    1f4c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f50:	18 16       	cp	r1, r24
    1f52:	4c f5       	brge	.+82     	; 0x1fa6 <HLCD_voidinit+0x3b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f54:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f56:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f58:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f5a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f5c:	20 e0       	ldi	r18, 0x00	; 0
    1f5e:	30 e0       	ldi	r19, 0x00	; 0
    1f60:	40 e2       	ldi	r20, 0x20	; 32
    1f62:	51 e4       	ldi	r21, 0x41	; 65
    1f64:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f68:	dc 01       	movw	r26, r24
    1f6a:	cb 01       	movw	r24, r22
    1f6c:	bc 01       	movw	r22, r24
    1f6e:	cd 01       	movw	r24, r26
    1f70:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f74:	dc 01       	movw	r26, r24
    1f76:	cb 01       	movw	r24, r22
    1f78:	9e 83       	std	Y+6, r25	; 0x06
    1f7a:	8d 83       	std	Y+5, r24	; 0x05
    1f7c:	0f c0       	rjmp	.+30     	; 0x1f9c <HLCD_voidinit+0x3aa>
    1f7e:	89 e1       	ldi	r24, 0x19	; 25
    1f80:	90 e0       	ldi	r25, 0x00	; 0
    1f82:	9c 83       	std	Y+4, r25	; 0x04
    1f84:	8b 83       	std	Y+3, r24	; 0x03
    1f86:	8b 81       	ldd	r24, Y+3	; 0x03
    1f88:	9c 81       	ldd	r25, Y+4	; 0x04
    1f8a:	01 97       	sbiw	r24, 0x01	; 1
    1f8c:	f1 f7       	brne	.-4      	; 0x1f8a <HLCD_voidinit+0x398>
    1f8e:	9c 83       	std	Y+4, r25	; 0x04
    1f90:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f92:	8d 81       	ldd	r24, Y+5	; 0x05
    1f94:	9e 81       	ldd	r25, Y+6	; 0x06
    1f96:	01 97       	sbiw	r24, 0x01	; 1
    1f98:	9e 83       	std	Y+6, r25	; 0x06
    1f9a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f9c:	8d 81       	ldd	r24, Y+5	; 0x05
    1f9e:	9e 81       	ldd	r25, Y+6	; 0x06
    1fa0:	00 97       	sbiw	r24, 0x00	; 0
    1fa2:	69 f7       	brne	.-38     	; 0x1f7e <HLCD_voidinit+0x38c>
    1fa4:	14 c0       	rjmp	.+40     	; 0x1fce <HLCD_voidinit+0x3dc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fa6:	6f 81       	ldd	r22, Y+7	; 0x07
    1fa8:	78 85       	ldd	r23, Y+8	; 0x08
    1faa:	89 85       	ldd	r24, Y+9	; 0x09
    1fac:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fb2:	dc 01       	movw	r26, r24
    1fb4:	cb 01       	movw	r24, r22
    1fb6:	9e 83       	std	Y+6, r25	; 0x06
    1fb8:	8d 83       	std	Y+5, r24	; 0x05
    1fba:	8d 81       	ldd	r24, Y+5	; 0x05
    1fbc:	9e 81       	ldd	r25, Y+6	; 0x06
    1fbe:	9a 83       	std	Y+2, r25	; 0x02
    1fc0:	89 83       	std	Y+1, r24	; 0x01
    1fc2:	89 81       	ldd	r24, Y+1	; 0x01
    1fc4:	9a 81       	ldd	r25, Y+2	; 0x02
    1fc6:	01 97       	sbiw	r24, 0x01	; 1
    1fc8:	f1 f7       	brne	.-4      	; 0x1fc6 <HLCD_voidinit+0x3d4>
    1fca:	9a 83       	std	Y+2, r25	; 0x02
    1fcc:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	HLCD_voidCommand(LCD_Entry_Mode1);
    1fce:	86 e0       	ldi	r24, 0x06	; 6
    1fd0:	0e 94 f3 0f 	call	0x1fe6	; 0x1fe6 <HLCD_voidCommand>


}
    1fd4:	e8 96       	adiw	r28, 0x38	; 56
    1fd6:	0f b6       	in	r0, 0x3f	; 63
    1fd8:	f8 94       	cli
    1fda:	de bf       	out	0x3e, r29	; 62
    1fdc:	0f be       	out	0x3f, r0	; 63
    1fde:	cd bf       	out	0x3d, r28	; 61
    1fe0:	cf 91       	pop	r28
    1fe2:	df 91       	pop	r29
    1fe4:	08 95       	ret

00001fe6 <HLCD_voidCommand>:

void HLCD_voidCommand(u8_t command)
{
    1fe6:	df 93       	push	r29
    1fe8:	cf 93       	push	r28
    1fea:	0f 92       	push	r0
    1fec:	cd b7       	in	r28, 0x3d	; 61
    1fee:	de b7       	in	r29, 0x3e	; 62
    1ff0:	89 83       	std	Y+1, r24	; 0x01
	DIO_u8SetPinValue(LCD_CONTROL_PORT , LCD_RS_PIN ,LOW );
    1ff2:	82 e0       	ldi	r24, 0x02	; 2
    1ff4:	60 e0       	ldi	r22, 0x00	; 0
    1ff6:	40 e0       	ldi	r20, 0x00	; 0
    1ff8:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_CONTROL_PORT , LCD_RW_PIN ,LOW );
    1ffc:	82 e0       	ldi	r24, 0x02	; 2
    1ffe:	61 e0       	ldi	r22, 0x01	; 1
    2000:	40 e0       	ldi	r20, 0x00	; 0
    2002:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
	DIO_u8SetPortValue(LCD_DATA_PORT ,command );
    2006:	83 e0       	ldi	r24, 0x03	; 3
    2008:	69 81       	ldd	r22, Y+1	; 0x01
    200a:	0e 94 20 0b 	call	0x1640	; 0x1640 <DIO_u8SetPortValue>

	HLCD_voidSendPulse();
    200e:	0e 94 1d 10 	call	0x203a	; 0x203a <HLCD_voidSendPulse>
}
    2012:	0f 90       	pop	r0
    2014:	cf 91       	pop	r28
    2016:	df 91       	pop	r29
    2018:	08 95       	ret

0000201a <HLCD_voidSetDDRAM_Address>:
void HLCD_voidSetDDRAM_Address(u8_t address)
{
    201a:	df 93       	push	r29
    201c:	cf 93       	push	r28
    201e:	0f 92       	push	r0
    2020:	cd b7       	in	r28, 0x3d	; 61
    2022:	de b7       	in	r29, 0x3e	; 62
    2024:	89 83       	std	Y+1, r24	; 0x01
	SetBit(address,7);
    2026:	89 81       	ldd	r24, Y+1	; 0x01
    2028:	80 68       	ori	r24, 0x80	; 128
    202a:	89 83       	std	Y+1, r24	; 0x01
	HLCD_voidCommand(address);
    202c:	89 81       	ldd	r24, Y+1	; 0x01
    202e:	0e 94 f3 0f 	call	0x1fe6	; 0x1fe6 <HLCD_voidCommand>
}
    2032:	0f 90       	pop	r0
    2034:	cf 91       	pop	r28
    2036:	df 91       	pop	r29
    2038:	08 95       	ret

0000203a <HLCD_voidSendPulse>:

void static HLCD_voidSendPulse(void)
{
    203a:	df 93       	push	r29
    203c:	cf 93       	push	r28
    203e:	cd b7       	in	r28, 0x3d	; 61
    2040:	de b7       	in	r29, 0x3e	; 62
    2042:	6c 97       	sbiw	r28, 0x1c	; 28
    2044:	0f b6       	in	r0, 0x3f	; 63
    2046:	f8 94       	cli
    2048:	de bf       	out	0x3e, r29	; 62
    204a:	0f be       	out	0x3f, r0	; 63
    204c:	cd bf       	out	0x3d, r28	; 61
	DIO_u8SetPinValue(LCD_CONTROL_PORT ,LCD_E_PIN ,HIGH);
    204e:	82 e0       	ldi	r24, 0x02	; 2
    2050:	62 e0       	ldi	r22, 0x02	; 2
    2052:	41 e0       	ldi	r20, 0x01	; 1
    2054:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    2058:	80 e0       	ldi	r24, 0x00	; 0
    205a:	90 e0       	ldi	r25, 0x00	; 0
    205c:	a0 e8       	ldi	r26, 0x80	; 128
    205e:	bf e3       	ldi	r27, 0x3F	; 63
    2060:	89 8f       	std	Y+25, r24	; 0x19
    2062:	9a 8f       	std	Y+26, r25	; 0x1a
    2064:	ab 8f       	std	Y+27, r26	; 0x1b
    2066:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2068:	69 8d       	ldd	r22, Y+25	; 0x19
    206a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    206c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    206e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2070:	20 e0       	ldi	r18, 0x00	; 0
    2072:	30 e0       	ldi	r19, 0x00	; 0
    2074:	4a e7       	ldi	r20, 0x7A	; 122
    2076:	53 e4       	ldi	r21, 0x43	; 67
    2078:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    207c:	dc 01       	movw	r26, r24
    207e:	cb 01       	movw	r24, r22
    2080:	8d 8b       	std	Y+21, r24	; 0x15
    2082:	9e 8b       	std	Y+22, r25	; 0x16
    2084:	af 8b       	std	Y+23, r26	; 0x17
    2086:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2088:	6d 89       	ldd	r22, Y+21	; 0x15
    208a:	7e 89       	ldd	r23, Y+22	; 0x16
    208c:	8f 89       	ldd	r24, Y+23	; 0x17
    208e:	98 8d       	ldd	r25, Y+24	; 0x18
    2090:	20 e0       	ldi	r18, 0x00	; 0
    2092:	30 e0       	ldi	r19, 0x00	; 0
    2094:	40 e8       	ldi	r20, 0x80	; 128
    2096:	5f e3       	ldi	r21, 0x3F	; 63
    2098:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    209c:	88 23       	and	r24, r24
    209e:	2c f4       	brge	.+10     	; 0x20aa <HLCD_voidSendPulse+0x70>
		__ticks = 1;
    20a0:	81 e0       	ldi	r24, 0x01	; 1
    20a2:	90 e0       	ldi	r25, 0x00	; 0
    20a4:	9c 8b       	std	Y+20, r25	; 0x14
    20a6:	8b 8b       	std	Y+19, r24	; 0x13
    20a8:	3f c0       	rjmp	.+126    	; 0x2128 <HLCD_voidSendPulse+0xee>
	else if (__tmp > 65535)
    20aa:	6d 89       	ldd	r22, Y+21	; 0x15
    20ac:	7e 89       	ldd	r23, Y+22	; 0x16
    20ae:	8f 89       	ldd	r24, Y+23	; 0x17
    20b0:	98 8d       	ldd	r25, Y+24	; 0x18
    20b2:	20 e0       	ldi	r18, 0x00	; 0
    20b4:	3f ef       	ldi	r19, 0xFF	; 255
    20b6:	4f e7       	ldi	r20, 0x7F	; 127
    20b8:	57 e4       	ldi	r21, 0x47	; 71
    20ba:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    20be:	18 16       	cp	r1, r24
    20c0:	4c f5       	brge	.+82     	; 0x2114 <HLCD_voidSendPulse+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20c2:	69 8d       	ldd	r22, Y+25	; 0x19
    20c4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    20c6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    20c8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    20ca:	20 e0       	ldi	r18, 0x00	; 0
    20cc:	30 e0       	ldi	r19, 0x00	; 0
    20ce:	40 e2       	ldi	r20, 0x20	; 32
    20d0:	51 e4       	ldi	r21, 0x41	; 65
    20d2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20d6:	dc 01       	movw	r26, r24
    20d8:	cb 01       	movw	r24, r22
    20da:	bc 01       	movw	r22, r24
    20dc:	cd 01       	movw	r24, r26
    20de:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20e2:	dc 01       	movw	r26, r24
    20e4:	cb 01       	movw	r24, r22
    20e6:	9c 8b       	std	Y+20, r25	; 0x14
    20e8:	8b 8b       	std	Y+19, r24	; 0x13
    20ea:	0f c0       	rjmp	.+30     	; 0x210a <HLCD_voidSendPulse+0xd0>
    20ec:	89 e1       	ldi	r24, 0x19	; 25
    20ee:	90 e0       	ldi	r25, 0x00	; 0
    20f0:	9a 8b       	std	Y+18, r25	; 0x12
    20f2:	89 8b       	std	Y+17, r24	; 0x11
    20f4:	89 89       	ldd	r24, Y+17	; 0x11
    20f6:	9a 89       	ldd	r25, Y+18	; 0x12
    20f8:	01 97       	sbiw	r24, 0x01	; 1
    20fa:	f1 f7       	brne	.-4      	; 0x20f8 <HLCD_voidSendPulse+0xbe>
    20fc:	9a 8b       	std	Y+18, r25	; 0x12
    20fe:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2100:	8b 89       	ldd	r24, Y+19	; 0x13
    2102:	9c 89       	ldd	r25, Y+20	; 0x14
    2104:	01 97       	sbiw	r24, 0x01	; 1
    2106:	9c 8b       	std	Y+20, r25	; 0x14
    2108:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    210a:	8b 89       	ldd	r24, Y+19	; 0x13
    210c:	9c 89       	ldd	r25, Y+20	; 0x14
    210e:	00 97       	sbiw	r24, 0x00	; 0
    2110:	69 f7       	brne	.-38     	; 0x20ec <HLCD_voidSendPulse+0xb2>
    2112:	14 c0       	rjmp	.+40     	; 0x213c <HLCD_voidSendPulse+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2114:	6d 89       	ldd	r22, Y+21	; 0x15
    2116:	7e 89       	ldd	r23, Y+22	; 0x16
    2118:	8f 89       	ldd	r24, Y+23	; 0x17
    211a:	98 8d       	ldd	r25, Y+24	; 0x18
    211c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2120:	dc 01       	movw	r26, r24
    2122:	cb 01       	movw	r24, r22
    2124:	9c 8b       	std	Y+20, r25	; 0x14
    2126:	8b 8b       	std	Y+19, r24	; 0x13
    2128:	8b 89       	ldd	r24, Y+19	; 0x13
    212a:	9c 89       	ldd	r25, Y+20	; 0x14
    212c:	98 8b       	std	Y+16, r25	; 0x10
    212e:	8f 87       	std	Y+15, r24	; 0x0f
    2130:	8f 85       	ldd	r24, Y+15	; 0x0f
    2132:	98 89       	ldd	r25, Y+16	; 0x10
    2134:	01 97       	sbiw	r24, 0x01	; 1
    2136:	f1 f7       	brne	.-4      	; 0x2134 <HLCD_voidSendPulse+0xfa>
    2138:	98 8b       	std	Y+16, r25	; 0x10
    213a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_u8SetPinValue(LCD_CONTROL_PORT ,LCD_E_PIN ,LOW);
    213c:	82 e0       	ldi	r24, 0x02	; 2
    213e:	62 e0       	ldi	r22, 0x02	; 2
    2140:	40 e0       	ldi	r20, 0x00	; 0
    2142:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    2146:	80 e0       	ldi	r24, 0x00	; 0
    2148:	90 e0       	ldi	r25, 0x00	; 0
    214a:	a0 e8       	ldi	r26, 0x80	; 128
    214c:	bf e3       	ldi	r27, 0x3F	; 63
    214e:	8b 87       	std	Y+11, r24	; 0x0b
    2150:	9c 87       	std	Y+12, r25	; 0x0c
    2152:	ad 87       	std	Y+13, r26	; 0x0d
    2154:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2156:	6b 85       	ldd	r22, Y+11	; 0x0b
    2158:	7c 85       	ldd	r23, Y+12	; 0x0c
    215a:	8d 85       	ldd	r24, Y+13	; 0x0d
    215c:	9e 85       	ldd	r25, Y+14	; 0x0e
    215e:	20 e0       	ldi	r18, 0x00	; 0
    2160:	30 e0       	ldi	r19, 0x00	; 0
    2162:	4a e7       	ldi	r20, 0x7A	; 122
    2164:	53 e4       	ldi	r21, 0x43	; 67
    2166:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    216a:	dc 01       	movw	r26, r24
    216c:	cb 01       	movw	r24, r22
    216e:	8f 83       	std	Y+7, r24	; 0x07
    2170:	98 87       	std	Y+8, r25	; 0x08
    2172:	a9 87       	std	Y+9, r26	; 0x09
    2174:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2176:	6f 81       	ldd	r22, Y+7	; 0x07
    2178:	78 85       	ldd	r23, Y+8	; 0x08
    217a:	89 85       	ldd	r24, Y+9	; 0x09
    217c:	9a 85       	ldd	r25, Y+10	; 0x0a
    217e:	20 e0       	ldi	r18, 0x00	; 0
    2180:	30 e0       	ldi	r19, 0x00	; 0
    2182:	40 e8       	ldi	r20, 0x80	; 128
    2184:	5f e3       	ldi	r21, 0x3F	; 63
    2186:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    218a:	88 23       	and	r24, r24
    218c:	2c f4       	brge	.+10     	; 0x2198 <HLCD_voidSendPulse+0x15e>
		__ticks = 1;
    218e:	81 e0       	ldi	r24, 0x01	; 1
    2190:	90 e0       	ldi	r25, 0x00	; 0
    2192:	9e 83       	std	Y+6, r25	; 0x06
    2194:	8d 83       	std	Y+5, r24	; 0x05
    2196:	3f c0       	rjmp	.+126    	; 0x2216 <HLCD_voidSendPulse+0x1dc>
	else if (__tmp > 65535)
    2198:	6f 81       	ldd	r22, Y+7	; 0x07
    219a:	78 85       	ldd	r23, Y+8	; 0x08
    219c:	89 85       	ldd	r24, Y+9	; 0x09
    219e:	9a 85       	ldd	r25, Y+10	; 0x0a
    21a0:	20 e0       	ldi	r18, 0x00	; 0
    21a2:	3f ef       	ldi	r19, 0xFF	; 255
    21a4:	4f e7       	ldi	r20, 0x7F	; 127
    21a6:	57 e4       	ldi	r21, 0x47	; 71
    21a8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    21ac:	18 16       	cp	r1, r24
    21ae:	4c f5       	brge	.+82     	; 0x2202 <HLCD_voidSendPulse+0x1c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21b0:	6b 85       	ldd	r22, Y+11	; 0x0b
    21b2:	7c 85       	ldd	r23, Y+12	; 0x0c
    21b4:	8d 85       	ldd	r24, Y+13	; 0x0d
    21b6:	9e 85       	ldd	r25, Y+14	; 0x0e
    21b8:	20 e0       	ldi	r18, 0x00	; 0
    21ba:	30 e0       	ldi	r19, 0x00	; 0
    21bc:	40 e2       	ldi	r20, 0x20	; 32
    21be:	51 e4       	ldi	r21, 0x41	; 65
    21c0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21c4:	dc 01       	movw	r26, r24
    21c6:	cb 01       	movw	r24, r22
    21c8:	bc 01       	movw	r22, r24
    21ca:	cd 01       	movw	r24, r26
    21cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21d0:	dc 01       	movw	r26, r24
    21d2:	cb 01       	movw	r24, r22
    21d4:	9e 83       	std	Y+6, r25	; 0x06
    21d6:	8d 83       	std	Y+5, r24	; 0x05
    21d8:	0f c0       	rjmp	.+30     	; 0x21f8 <HLCD_voidSendPulse+0x1be>
    21da:	89 e1       	ldi	r24, 0x19	; 25
    21dc:	90 e0       	ldi	r25, 0x00	; 0
    21de:	9c 83       	std	Y+4, r25	; 0x04
    21e0:	8b 83       	std	Y+3, r24	; 0x03
    21e2:	8b 81       	ldd	r24, Y+3	; 0x03
    21e4:	9c 81       	ldd	r25, Y+4	; 0x04
    21e6:	01 97       	sbiw	r24, 0x01	; 1
    21e8:	f1 f7       	brne	.-4      	; 0x21e6 <HLCD_voidSendPulse+0x1ac>
    21ea:	9c 83       	std	Y+4, r25	; 0x04
    21ec:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21ee:	8d 81       	ldd	r24, Y+5	; 0x05
    21f0:	9e 81       	ldd	r25, Y+6	; 0x06
    21f2:	01 97       	sbiw	r24, 0x01	; 1
    21f4:	9e 83       	std	Y+6, r25	; 0x06
    21f6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21f8:	8d 81       	ldd	r24, Y+5	; 0x05
    21fa:	9e 81       	ldd	r25, Y+6	; 0x06
    21fc:	00 97       	sbiw	r24, 0x00	; 0
    21fe:	69 f7       	brne	.-38     	; 0x21da <HLCD_voidSendPulse+0x1a0>
    2200:	14 c0       	rjmp	.+40     	; 0x222a <HLCD_voidSendPulse+0x1f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2202:	6f 81       	ldd	r22, Y+7	; 0x07
    2204:	78 85       	ldd	r23, Y+8	; 0x08
    2206:	89 85       	ldd	r24, Y+9	; 0x09
    2208:	9a 85       	ldd	r25, Y+10	; 0x0a
    220a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    220e:	dc 01       	movw	r26, r24
    2210:	cb 01       	movw	r24, r22
    2212:	9e 83       	std	Y+6, r25	; 0x06
    2214:	8d 83       	std	Y+5, r24	; 0x05
    2216:	8d 81       	ldd	r24, Y+5	; 0x05
    2218:	9e 81       	ldd	r25, Y+6	; 0x06
    221a:	9a 83       	std	Y+2, r25	; 0x02
    221c:	89 83       	std	Y+1, r24	; 0x01
    221e:	89 81       	ldd	r24, Y+1	; 0x01
    2220:	9a 81       	ldd	r25, Y+2	; 0x02
    2222:	01 97       	sbiw	r24, 0x01	; 1
    2224:	f1 f7       	brne	.-4      	; 0x2222 <HLCD_voidSendPulse+0x1e8>
    2226:	9a 83       	std	Y+2, r25	; 0x02
    2228:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    222a:	6c 96       	adiw	r28, 0x1c	; 28
    222c:	0f b6       	in	r0, 0x3f	; 63
    222e:	f8 94       	cli
    2230:	de bf       	out	0x3e, r29	; 62
    2232:	0f be       	out	0x3f, r0	; 63
    2234:	cd bf       	out	0x3d, r28	; 61
    2236:	cf 91       	pop	r28
    2238:	df 91       	pop	r29
    223a:	08 95       	ret

0000223c <HLCD_SendData>:

void HLCD_SendData(u8_t data)
{
    223c:	df 93       	push	r29
    223e:	cf 93       	push	r28
    2240:	0f 92       	push	r0
    2242:	cd b7       	in	r28, 0x3d	; 61
    2244:	de b7       	in	r29, 0x3e	; 62
    2246:	89 83       	std	Y+1, r24	; 0x01
	DIO_u8SetPinValue(LCD_CONTROL_PORT , LCD_RS_PIN ,HIGH);
    2248:	82 e0       	ldi	r24, 0x02	; 2
    224a:	60 e0       	ldi	r22, 0x00	; 0
    224c:	41 e0       	ldi	r20, 0x01	; 1
    224e:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_CONTROL_PORT , LCD_RW_PIN ,LOW);
    2252:	82 e0       	ldi	r24, 0x02	; 2
    2254:	61 e0       	ldi	r22, 0x01	; 1
    2256:	40 e0       	ldi	r20, 0x00	; 0
    2258:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>

	DIO_u8SetPortValue(LCD_DATA_PORT ,data);
    225c:	83 e0       	ldi	r24, 0x03	; 3
    225e:	69 81       	ldd	r22, Y+1	; 0x01
    2260:	0e 94 20 0b 	call	0x1640	; 0x1640 <DIO_u8SetPortValue>

	HLCD_voidSendPulse();
    2264:	0e 94 1d 10 	call	0x203a	; 0x203a <HLCD_voidSendPulse>
}
    2268:	0f 90       	pop	r0
    226a:	cf 91       	pop	r28
    226c:	df 91       	pop	r29
    226e:	08 95       	ret

00002270 <HLCD_PrintString>:

void HLCD_PrintString(u8_t *string)
{
    2270:	df 93       	push	r29
    2272:	cf 93       	push	r28
    2274:	00 d0       	rcall	.+0      	; 0x2276 <HLCD_PrintString+0x6>
    2276:	00 d0       	rcall	.+0      	; 0x2278 <HLCD_PrintString+0x8>
    2278:	cd b7       	in	r28, 0x3d	; 61
    227a:	de b7       	in	r29, 0x3e	; 62
    227c:	9c 83       	std	Y+4, r25	; 0x04
    227e:	8b 83       	std	Y+3, r24	; 0x03
	int count = 0;
    2280:	1a 82       	std	Y+2, r1	; 0x02
    2282:	19 82       	std	Y+1, r1	; 0x01
    2284:	26 c0       	rjmp	.+76     	; 0x22d2 <HLCD_PrintString+0x62>
	while (*string > 0) {
		count++;
    2286:	89 81       	ldd	r24, Y+1	; 0x01
    2288:	9a 81       	ldd	r25, Y+2	; 0x02
    228a:	01 96       	adiw	r24, 0x01	; 1
    228c:	9a 83       	std	Y+2, r25	; 0x02
    228e:	89 83       	std	Y+1, r24	; 0x01
		HLCD_SendData(*string++);
    2290:	eb 81       	ldd	r30, Y+3	; 0x03
    2292:	fc 81       	ldd	r31, Y+4	; 0x04
    2294:	20 81       	ld	r18, Z
    2296:	8b 81       	ldd	r24, Y+3	; 0x03
    2298:	9c 81       	ldd	r25, Y+4	; 0x04
    229a:	01 96       	adiw	r24, 0x01	; 1
    229c:	9c 83       	std	Y+4, r25	; 0x04
    229e:	8b 83       	std	Y+3, r24	; 0x03
    22a0:	82 2f       	mov	r24, r18
    22a2:	0e 94 1e 11 	call	0x223c	; 0x223c <HLCD_SendData>
		if (count == 16) {
    22a6:	89 81       	ldd	r24, Y+1	; 0x01
    22a8:	9a 81       	ldd	r25, Y+2	; 0x02
    22aa:	80 31       	cpi	r24, 0x10	; 16
    22ac:	91 05       	cpc	r25, r1
    22ae:	21 f4       	brne	.+8      	; 0x22b8 <HLCD_PrintString+0x48>
			HLCD_voidSetDDRAM_Address(0x40);
    22b0:	80 e4       	ldi	r24, 0x40	; 64
    22b2:	0e 94 0d 10 	call	0x201a	; 0x201a <HLCD_voidSetDDRAM_Address>
    22b6:	0d c0       	rjmp	.+26     	; 0x22d2 <HLCD_PrintString+0x62>
		} else if (count == 32) {
    22b8:	89 81       	ldd	r24, Y+1	; 0x01
    22ba:	9a 81       	ldd	r25, Y+2	; 0x02
    22bc:	80 32       	cpi	r24, 0x20	; 32
    22be:	91 05       	cpc	r25, r1
    22c0:	41 f4       	brne	.+16     	; 0x22d2 <HLCD_PrintString+0x62>
			HLCD_voidCommand(LCD_Clear_Screen);
    22c2:	81 e0       	ldi	r24, 0x01	; 1
    22c4:	0e 94 f3 0f 	call	0x1fe6	; 0x1fe6 <HLCD_voidCommand>
			HLCD_voidSetDDRAM_Address(0);
    22c8:	80 e0       	ldi	r24, 0x00	; 0
    22ca:	0e 94 0d 10 	call	0x201a	; 0x201a <HLCD_voidSetDDRAM_Address>
			count = 0;
    22ce:	1a 82       	std	Y+2, r1	; 0x02
    22d0:	19 82       	std	Y+1, r1	; 0x01
}

void HLCD_PrintString(u8_t *string)
{
	int count = 0;
	while (*string > 0) {
    22d2:	eb 81       	ldd	r30, Y+3	; 0x03
    22d4:	fc 81       	ldd	r31, Y+4	; 0x04
    22d6:	80 81       	ld	r24, Z
    22d8:	88 23       	and	r24, r24
    22da:	a9 f6       	brne	.-86     	; 0x2286 <HLCD_PrintString+0x16>
			HLCD_voidCommand(LCD_Clear_Screen);
			HLCD_voidSetDDRAM_Address(0);
			count = 0;
		}
	}
}
    22dc:	0f 90       	pop	r0
    22de:	0f 90       	pop	r0
    22e0:	0f 90       	pop	r0
    22e2:	0f 90       	pop	r0
    22e4:	cf 91       	pop	r28
    22e6:	df 91       	pop	r29
    22e8:	08 95       	ret

000022ea <HLCD_GOTO_XY>:

void HLCD_GOTO_XY(u8_t line, u8_t position) {
    22ea:	df 93       	push	r29
    22ec:	cf 93       	push	r28
    22ee:	00 d0       	rcall	.+0      	; 0x22f0 <HLCD_GOTO_XY+0x6>
    22f0:	cd b7       	in	r28, 0x3d	; 61
    22f2:	de b7       	in	r29, 0x3e	; 62
    22f4:	89 83       	std	Y+1, r24	; 0x01
    22f6:	6a 83       	std	Y+2, r22	; 0x02
	if (line == 1) {
    22f8:	89 81       	ldd	r24, Y+1	; 0x01
    22fa:	81 30       	cpi	r24, 0x01	; 1
    22fc:	39 f4       	brne	.+14     	; 0x230c <HLCD_GOTO_XY+0x22>
		if (position < 16 && position >= 0) {
    22fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2300:	80 31       	cpi	r24, 0x10	; 16
    2302:	20 f4       	brcc	.+8      	; 0x230c <HLCD_GOTO_XY+0x22>
			HLCD_voidSetDDRAM_Address(LCD_FIRST_ROW + position-1);
    2304:	8a 81       	ldd	r24, Y+2	; 0x02
    2306:	81 58       	subi	r24, 0x81	; 129
    2308:	0e 94 0d 10 	call	0x201a	; 0x201a <HLCD_voidSetDDRAM_Address>
		}
	}
	if (line == 2) {
    230c:	89 81       	ldd	r24, Y+1	; 0x01
    230e:	82 30       	cpi	r24, 0x02	; 2
    2310:	39 f4       	brne	.+14     	; 0x2320 <HLCD_GOTO_XY+0x36>
		if (position < 16 && position >= 0) {
    2312:	8a 81       	ldd	r24, Y+2	; 0x02
    2314:	80 31       	cpi	r24, 0x10	; 16
    2316:	20 f4       	brcc	.+8      	; 0x2320 <HLCD_GOTO_XY+0x36>
			HLCD_voidSetDDRAM_Address(LCD_SECOND_ROW + position -1);
    2318:	8a 81       	ldd	r24, Y+2	; 0x02
    231a:	81 54       	subi	r24, 0x41	; 65
    231c:	0e 94 0d 10 	call	0x201a	; 0x201a <HLCD_voidSetDDRAM_Address>
		}
	}
}
    2320:	0f 90       	pop	r0
    2322:	0f 90       	pop	r0
    2324:	cf 91       	pop	r28
    2326:	df 91       	pop	r29
    2328:	08 95       	ret

0000232a <Keypad_init>:
#include "KeyPade_interface.h"
#include "KeyPade_private.h"


void Keypad_init()
{
    232a:	df 93       	push	r29
    232c:	cf 93       	push	r28
    232e:	cd b7       	in	r28, 0x3d	; 61
    2330:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinDirection(KeyPade_PORT , R1 ,INPUT);
    2332:	80 e0       	ldi	r24, 0x00	; 0
    2334:	60 e0       	ldi	r22, 0x00	; 0
    2336:	40 e0       	ldi	r20, 0x00	; 0
    2338:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
	DIO_u8SetPinValue(KeyPade_PORT , R1 ,HIGH);
    233c:	80 e0       	ldi	r24, 0x00	; 0
    233e:	60 e0       	ldi	r22, 0x00	; 0
    2340:	41 e0       	ldi	r20, 0x01	; 1
    2342:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>

	DIO_u8SetPinDirection(KeyPade_PORT , R2 ,INPUT);
    2346:	80 e0       	ldi	r24, 0x00	; 0
    2348:	61 e0       	ldi	r22, 0x01	; 1
    234a:	40 e0       	ldi	r20, 0x00	; 0
    234c:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
	DIO_u8SetPinValue(KeyPade_PORT , R2 ,HIGH);
    2350:	80 e0       	ldi	r24, 0x00	; 0
    2352:	61 e0       	ldi	r22, 0x01	; 1
    2354:	41 e0       	ldi	r20, 0x01	; 1
    2356:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>

	DIO_u8SetPinDirection(KeyPade_PORT , R3 ,INPUT);
    235a:	80 e0       	ldi	r24, 0x00	; 0
    235c:	62 e0       	ldi	r22, 0x02	; 2
    235e:	40 e0       	ldi	r20, 0x00	; 0
    2360:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
	DIO_u8SetPinValue(KeyPade_PORT , R3 ,HIGH);
    2364:	80 e0       	ldi	r24, 0x00	; 0
    2366:	62 e0       	ldi	r22, 0x02	; 2
    2368:	41 e0       	ldi	r20, 0x01	; 1
    236a:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>

	DIO_u8SetPinDirection(KeyPade_PORT , R4 ,INPUT);
    236e:	80 e0       	ldi	r24, 0x00	; 0
    2370:	63 e0       	ldi	r22, 0x03	; 3
    2372:	40 e0       	ldi	r20, 0x00	; 0
    2374:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
	DIO_u8SetPinValue(KeyPade_PORT , R4 ,HIGH);
    2378:	80 e0       	ldi	r24, 0x00	; 0
    237a:	63 e0       	ldi	r22, 0x03	; 3
    237c:	41 e0       	ldi	r20, 0x01	; 1
    237e:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>

	DIO_u8SetPinDirection(KeyPade_PORT , C1 ,OUTPUT);
    2382:	80 e0       	ldi	r24, 0x00	; 0
    2384:	64 e0       	ldi	r22, 0x04	; 4
    2386:	41 e0       	ldi	r20, 0x01	; 1
    2388:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>

	DIO_u8SetPinDirection(KeyPade_PORT , C2 ,OUTPUT);
    238c:	80 e0       	ldi	r24, 0x00	; 0
    238e:	65 e0       	ldi	r22, 0x05	; 5
    2390:	41 e0       	ldi	r20, 0x01	; 1
    2392:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>

	DIO_u8SetPinDirection(KeyPade_PORT , C3 ,OUTPUT);
    2396:	80 e0       	ldi	r24, 0x00	; 0
    2398:	66 e0       	ldi	r22, 0x06	; 6
    239a:	41 e0       	ldi	r20, 0x01	; 1
    239c:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>

	DIO_u8SetPinDirection(KeyPade_PORT , C4 ,OUTPUT);
    23a0:	80 e0       	ldi	r24, 0x00	; 0
    23a2:	67 e0       	ldi	r22, 0x07	; 7
    23a4:	41 e0       	ldi	r20, 0x01	; 1
    23a6:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>


}
    23aa:	cf 91       	pop	r28
    23ac:	df 91       	pop	r29
    23ae:	08 95       	ret

000023b0 <Keypad_getkey>:

u8_t Keypad_getkey(void)
{
    23b0:	df 93       	push	r29
    23b2:	cf 93       	push	r28
    23b4:	00 d0       	rcall	.+0      	; 0x23b6 <Keypad_getkey+0x6>
    23b6:	0f 92       	push	r0
    23b8:	cd b7       	in	r28, 0x3d	; 61
    23ba:	de b7       	in	r29, 0x3e	; 62
	for(u8_t COL = 0 ; COL<4 ;COL++)
    23bc:	1a 82       	std	Y+2, r1	; 0x02
    23be:	60 c0       	rjmp	.+192    	; 0x2480 <Keypad_getkey+0xd0>
	{
		DIO_u8SetPinValue(KeyPade_PORT , Key_padCol[COL] ,LOW);
    23c0:	8a 81       	ldd	r24, Y+2	; 0x02
    23c2:	88 2f       	mov	r24, r24
    23c4:	90 e0       	ldi	r25, 0x00	; 0
    23c6:	88 0f       	add	r24, r24
    23c8:	99 1f       	adc	r25, r25
    23ca:	fc 01       	movw	r30, r24
    23cc:	e0 58       	subi	r30, 0x80	; 128
    23ce:	ff 4f       	sbci	r31, 0xFF	; 255
    23d0:	80 81       	ld	r24, Z
    23d2:	91 81       	ldd	r25, Z+1	; 0x01
    23d4:	98 2f       	mov	r25, r24
    23d6:	80 e0       	ldi	r24, 0x00	; 0
    23d8:	69 2f       	mov	r22, r25
    23da:	40 e0       	ldi	r20, 0x00	; 0
    23dc:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>

		for(u8_t ROW = 0 ; ROW<4 ;ROW++)
    23e0:	19 82       	std	Y+1, r1	; 0x01
    23e2:	38 c0       	rjmp	.+112    	; 0x2454 <Keypad_getkey+0xa4>
		{
			if(DIO_u8GetBit(KeyPade_PORT ,Key_padRow[ROW])==0)
    23e4:	89 81       	ldd	r24, Y+1	; 0x01
    23e6:	88 2f       	mov	r24, r24
    23e8:	90 e0       	ldi	r25, 0x00	; 0
    23ea:	88 0f       	add	r24, r24
    23ec:	99 1f       	adc	r25, r25
    23ee:	fc 01       	movw	r30, r24
    23f0:	e8 58       	subi	r30, 0x88	; 136
    23f2:	ff 4f       	sbci	r31, 0xFF	; 255
    23f4:	80 81       	ld	r24, Z
    23f6:	91 81       	ldd	r25, Z+1	; 0x01
    23f8:	98 2f       	mov	r25, r24
    23fa:	80 e0       	ldi	r24, 0x00	; 0
    23fc:	69 2f       	mov	r22, r25
    23fe:	0e 94 59 0a 	call	0x14b2	; 0x14b2 <DIO_u8GetBit>
    2402:	88 23       	and	r24, r24
    2404:	21 f5       	brne	.+72     	; 0x244e <Keypad_getkey+0x9e>
			{
				while(DIO_u8GetBit(KeyPade_PORT ,Key_padRow[ROW])==0);
    2406:	89 81       	ldd	r24, Y+1	; 0x01
    2408:	88 2f       	mov	r24, r24
    240a:	90 e0       	ldi	r25, 0x00	; 0
    240c:	88 0f       	add	r24, r24
    240e:	99 1f       	adc	r25, r25
    2410:	fc 01       	movw	r30, r24
    2412:	e8 58       	subi	r30, 0x88	; 136
    2414:	ff 4f       	sbci	r31, 0xFF	; 255
    2416:	80 81       	ld	r24, Z
    2418:	91 81       	ldd	r25, Z+1	; 0x01
    241a:	98 2f       	mov	r25, r24
    241c:	80 e0       	ldi	r24, 0x00	; 0
    241e:	69 2f       	mov	r22, r25
    2420:	0e 94 59 0a 	call	0x14b2	; 0x14b2 <DIO_u8GetBit>
    2424:	88 23       	and	r24, r24
    2426:	79 f3       	breq	.-34     	; 0x2406 <Keypad_getkey+0x56>
				return digit[ROW][COL] ;
    2428:	89 81       	ldd	r24, Y+1	; 0x01
    242a:	48 2f       	mov	r20, r24
    242c:	50 e0       	ldi	r21, 0x00	; 0
    242e:	8a 81       	ldd	r24, Y+2	; 0x02
    2430:	28 2f       	mov	r18, r24
    2432:	30 e0       	ldi	r19, 0x00	; 0
    2434:	ca 01       	movw	r24, r20
    2436:	88 0f       	add	r24, r24
    2438:	99 1f       	adc	r25, r25
    243a:	88 0f       	add	r24, r24
    243c:	99 1f       	adc	r25, r25
    243e:	82 0f       	add	r24, r18
    2440:	93 1f       	adc	r25, r19
    2442:	fc 01       	movw	r30, r24
    2444:	e8 57       	subi	r30, 0x78	; 120
    2446:	ff 4f       	sbci	r31, 0xFF	; 255
    2448:	80 81       	ld	r24, Z
    244a:	8b 83       	std	Y+3, r24	; 0x03
    244c:	1f c0       	rjmp	.+62     	; 0x248c <Keypad_getkey+0xdc>
{
	for(u8_t COL = 0 ; COL<4 ;COL++)
	{
		DIO_u8SetPinValue(KeyPade_PORT , Key_padCol[COL] ,LOW);

		for(u8_t ROW = 0 ; ROW<4 ;ROW++)
    244e:	89 81       	ldd	r24, Y+1	; 0x01
    2450:	8f 5f       	subi	r24, 0xFF	; 255
    2452:	89 83       	std	Y+1, r24	; 0x01
    2454:	89 81       	ldd	r24, Y+1	; 0x01
    2456:	84 30       	cpi	r24, 0x04	; 4
    2458:	28 f2       	brcs	.-118    	; 0x23e4 <Keypad_getkey+0x34>
			{
				while(DIO_u8GetBit(KeyPade_PORT ,Key_padRow[ROW])==0);
				return digit[ROW][COL] ;
			}
		}
		DIO_u8SetPinValue(KeyPade_PORT , Key_padCol[COL] ,HIGH);
    245a:	8a 81       	ldd	r24, Y+2	; 0x02
    245c:	88 2f       	mov	r24, r24
    245e:	90 e0       	ldi	r25, 0x00	; 0
    2460:	88 0f       	add	r24, r24
    2462:	99 1f       	adc	r25, r25
    2464:	fc 01       	movw	r30, r24
    2466:	e0 58       	subi	r30, 0x80	; 128
    2468:	ff 4f       	sbci	r31, 0xFF	; 255
    246a:	80 81       	ld	r24, Z
    246c:	91 81       	ldd	r25, Z+1	; 0x01
    246e:	98 2f       	mov	r25, r24
    2470:	80 e0       	ldi	r24, 0x00	; 0
    2472:	69 2f       	mov	r22, r25
    2474:	41 e0       	ldi	r20, 0x01	; 1
    2476:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>

}

u8_t Keypad_getkey(void)
{
	for(u8_t COL = 0 ; COL<4 ;COL++)
    247a:	8a 81       	ldd	r24, Y+2	; 0x02
    247c:	8f 5f       	subi	r24, 0xFF	; 255
    247e:	8a 83       	std	Y+2, r24	; 0x02
    2480:	8a 81       	ldd	r24, Y+2	; 0x02
    2482:	84 30       	cpi	r24, 0x04	; 4
    2484:	08 f4       	brcc	.+2      	; 0x2488 <Keypad_getkey+0xd8>
    2486:	9c cf       	rjmp	.-200    	; 0x23c0 <Keypad_getkey+0x10>
				return digit[ROW][COL] ;
			}
		}
		DIO_u8SetPinValue(KeyPade_PORT , Key_padCol[COL] ,HIGH);
	}
	return -1;
    2488:	8f ef       	ldi	r24, 0xFF	; 255
    248a:	8b 83       	std	Y+3, r24	; 0x03
    248c:	8b 81       	ldd	r24, Y+3	; 0x03
}
    248e:	0f 90       	pop	r0
    2490:	0f 90       	pop	r0
    2492:	0f 90       	pop	r0
    2494:	cf 91       	pop	r28
    2496:	df 91       	pop	r29
    2498:	08 95       	ret

0000249a <Button_Init>:
 */
#include "Button_config.h"
#include "Button_interface.h"
#include "Button_private.h"
void Button_Init(u8_t L_u8ButtonNum)
{
    249a:	df 93       	push	r29
    249c:	cf 93       	push	r28
    249e:	00 d0       	rcall	.+0      	; 0x24a0 <Button_Init+0x6>
    24a0:	0f 92       	push	r0
    24a2:	cd b7       	in	r28, 0x3d	; 61
    24a4:	de b7       	in	r29, 0x3e	; 62
    24a6:	89 83       	std	Y+1, r24	; 0x01
   switch(L_u8ButtonNum)
    24a8:	89 81       	ldd	r24, Y+1	; 0x01
    24aa:	28 2f       	mov	r18, r24
    24ac:	30 e0       	ldi	r19, 0x00	; 0
    24ae:	3b 83       	std	Y+3, r19	; 0x03
    24b0:	2a 83       	std	Y+2, r18	; 0x02
    24b2:	8a 81       	ldd	r24, Y+2	; 0x02
    24b4:	9b 81       	ldd	r25, Y+3	; 0x03
    24b6:	81 30       	cpi	r24, 0x01	; 1
    24b8:	91 05       	cpc	r25, r1
    24ba:	a1 f0       	breq	.+40     	; 0x24e4 <Button_Init+0x4a>
    24bc:	2a 81       	ldd	r18, Y+2	; 0x02
    24be:	3b 81       	ldd	r19, Y+3	; 0x03
    24c0:	22 30       	cpi	r18, 0x02	; 2
    24c2:	31 05       	cpc	r19, r1
    24c4:	d1 f0       	breq	.+52     	; 0x24fa <Button_Init+0x60>
    24c6:	8a 81       	ldd	r24, Y+2	; 0x02
    24c8:	9b 81       	ldd	r25, Y+3	; 0x03
    24ca:	00 97       	sbiw	r24, 0x00	; 0
    24cc:	01 f5       	brne	.+64     	; 0x250e <Button_Init+0x74>
   {
	case BUTTON1: DIO_u8SetPinDirection(BUTTON1_PORT , BUTTON1_PIN , INPUT);
    24ce:	81 e0       	ldi	r24, 0x01	; 1
    24d0:	60 e0       	ldi	r22, 0x00	; 0
    24d2:	40 e0       	ldi	r20, 0x00	; 0
    24d4:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
	              DIO_u8SetPinValue(BUTTON1_PORT ,BUTTON1_PIN ,HIGH);
    24d8:	81 e0       	ldi	r24, 0x01	; 1
    24da:	60 e0       	ldi	r22, 0x00	; 0
    24dc:	41 e0       	ldi	r20, 0x01	; 1
    24de:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    24e2:	15 c0       	rjmp	.+42     	; 0x250e <Button_Init+0x74>
	              break ;
	case BUTTON2: DIO_u8SetPinDirection(BUTTON2_PORT , BUTTON2_PIN , INPUT);
    24e4:	81 e0       	ldi	r24, 0x01	; 1
    24e6:	61 e0       	ldi	r22, 0x01	; 1
    24e8:	40 e0       	ldi	r20, 0x00	; 0
    24ea:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
	              DIO_u8SetPinValue(BUTTON2_PORT ,BUTTON2_PIN ,HIGH);
    24ee:	81 e0       	ldi	r24, 0x01	; 1
    24f0:	61 e0       	ldi	r22, 0x01	; 1
    24f2:	41 e0       	ldi	r20, 0x01	; 1
    24f4:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    24f8:	0a c0       	rjmp	.+20     	; 0x250e <Button_Init+0x74>
	              break;
	case BUTTON3: DIO_u8SetPinDirection(BUTTON3_PORT , BUTTON3_PIN , INPUT);
    24fa:	81 e0       	ldi	r24, 0x01	; 1
    24fc:	62 e0       	ldi	r22, 0x02	; 2
    24fe:	40 e0       	ldi	r20, 0x00	; 0
    2500:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
	              DIO_u8SetPinValue(BUTTON3_PORT ,BUTTON3_PIN ,HIGH);
    2504:	81 e0       	ldi	r24, 0x01	; 1
    2506:	62 e0       	ldi	r22, 0x02	; 2
    2508:	41 e0       	ldi	r20, 0x01	; 1
    250a:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
	              break;
   }
}
    250e:	0f 90       	pop	r0
    2510:	0f 90       	pop	r0
    2512:	0f 90       	pop	r0
    2514:	cf 91       	pop	r28
    2516:	df 91       	pop	r29
    2518:	08 95       	ret

0000251a <Button_u8GetButtonstatus>:

u8_t Button_u8GetButtonstatus(u8_t L_u8ButtonNum)
{
    251a:	df 93       	push	r29
    251c:	cf 93       	push	r28
    251e:	00 d0       	rcall	.+0      	; 0x2520 <Button_u8GetButtonstatus+0x6>
    2520:	00 d0       	rcall	.+0      	; 0x2522 <Button_u8GetButtonstatus+0x8>
    2522:	cd b7       	in	r28, 0x3d	; 61
    2524:	de b7       	in	r29, 0x3e	; 62
    2526:	8a 83       	std	Y+2, r24	; 0x02
	u8_t button_vall ;
	switch(L_u8ButtonNum)
    2528:	8a 81       	ldd	r24, Y+2	; 0x02
    252a:	28 2f       	mov	r18, r24
    252c:	30 e0       	ldi	r19, 0x00	; 0
    252e:	3c 83       	std	Y+4, r19	; 0x04
    2530:	2b 83       	std	Y+3, r18	; 0x03
    2532:	8b 81       	ldd	r24, Y+3	; 0x03
    2534:	9c 81       	ldd	r25, Y+4	; 0x04
    2536:	81 30       	cpi	r24, 0x01	; 1
    2538:	91 05       	cpc	r25, r1
    253a:	79 f0       	breq	.+30     	; 0x255a <Button_u8GetButtonstatus+0x40>
    253c:	2b 81       	ldd	r18, Y+3	; 0x03
    253e:	3c 81       	ldd	r19, Y+4	; 0x04
    2540:	22 30       	cpi	r18, 0x02	; 2
    2542:	31 05       	cpc	r19, r1
    2544:	81 f0       	breq	.+32     	; 0x2566 <Button_u8GetButtonstatus+0x4c>
    2546:	8b 81       	ldd	r24, Y+3	; 0x03
    2548:	9c 81       	ldd	r25, Y+4	; 0x04
    254a:	00 97       	sbiw	r24, 0x00	; 0
    254c:	89 f4       	brne	.+34     	; 0x2570 <Button_u8GetButtonstatus+0x56>
	{
	case BUTTON1:button_vall = DIO_u8GetBit(BUTTON1_PORT , BUTTON1_PIN); break ;
    254e:	81 e0       	ldi	r24, 0x01	; 1
    2550:	60 e0       	ldi	r22, 0x00	; 0
    2552:	0e 94 59 0a 	call	0x14b2	; 0x14b2 <DIO_u8GetBit>
    2556:	89 83       	std	Y+1, r24	; 0x01
    2558:	0b c0       	rjmp	.+22     	; 0x2570 <Button_u8GetButtonstatus+0x56>
	case BUTTON2:button_vall = DIO_u8GetBit(BUTTON2_PORT , BUTTON2_PIN); break ;
    255a:	81 e0       	ldi	r24, 0x01	; 1
    255c:	61 e0       	ldi	r22, 0x01	; 1
    255e:	0e 94 59 0a 	call	0x14b2	; 0x14b2 <DIO_u8GetBit>
    2562:	89 83       	std	Y+1, r24	; 0x01
    2564:	05 c0       	rjmp	.+10     	; 0x2570 <Button_u8GetButtonstatus+0x56>
	case BUTTON3:button_vall = DIO_u8GetBit(BUTTON3_PORT , BUTTON3_PIN); break ;
    2566:	81 e0       	ldi	r24, 0x01	; 1
    2568:	62 e0       	ldi	r22, 0x02	; 2
    256a:	0e 94 59 0a 	call	0x14b2	; 0x14b2 <DIO_u8GetBit>
    256e:	89 83       	std	Y+1, r24	; 0x01
	}
	return button_vall ;
    2570:	89 81       	ldd	r24, Y+1	; 0x01
}
    2572:	0f 90       	pop	r0
    2574:	0f 90       	pop	r0
    2576:	0f 90       	pop	r0
    2578:	0f 90       	pop	r0
    257a:	cf 91       	pop	r28
    257c:	df 91       	pop	r29
    257e:	08 95       	ret

00002580 <Button_voidWaitForButton>:
void Button_voidWaitForButton(u8_t L_u8ButtonNum)
{
    2580:	df 93       	push	r29
    2582:	cf 93       	push	r28
    2584:	0f 92       	push	r0
    2586:	cd b7       	in	r28, 0x3d	; 61
    2588:	de b7       	in	r29, 0x3e	; 62
    258a:	89 83       	std	Y+1, r24	; 0x01
     while(1)
     {
   	  if(Button_u8GetButtonstatus(L_u8ButtonNum)==0)
    258c:	89 81       	ldd	r24, Y+1	; 0x01
    258e:	0e 94 8d 12 	call	0x251a	; 0x251a <Button_u8GetButtonstatus>
    2592:	88 23       	and	r24, r24
    2594:	d9 f7       	brne	.-10     	; 0x258c <Button_voidWaitForButton+0xc>
   	  {
   		 while(Button_u8GetButtonstatus(L_u8ButtonNum)==0);
    2596:	89 81       	ldd	r24, Y+1	; 0x01
    2598:	0e 94 8d 12 	call	0x251a	; 0x251a <Button_u8GetButtonstatus>
    259c:	88 23       	and	r24, r24
    259e:	d9 f3       	breq	.-10     	; 0x2596 <Button_voidWaitForButton+0x16>
   		 break ;
   	  }
     }
    25a0:	0f 90       	pop	r0
    25a2:	cf 91       	pop	r28
    25a4:	df 91       	pop	r29
    25a6:	08 95       	ret

000025a8 <main>:

#include "../MCAL/ADC/ADC_interface.h"


int main()
{
    25a8:	df 93       	push	r29
    25aa:	cf 93       	push	r28
    25ac:	00 d0       	rcall	.+0      	; 0x25ae <main+0x6>
    25ae:	00 d0       	rcall	.+0      	; 0x25b0 <main+0x8>
    25b0:	cd b7       	in	r28, 0x3d	; 61
    25b2:	de b7       	in	r29, 0x3e	; 62

	   DIO_u8SetPortDirection(PORTC , OUTPUT);
    25b4:	82 e0       	ldi	r24, 0x02	; 2
    25b6:	61 e0       	ldi	r22, 0x01	; 1
    25b8:	0e 94 69 0b 	call	0x16d2	; 0x16d2 <DIO_u8SetPortDirection>
	   DIO_u8SetPinDirection(PORTA , PIN0 ,INPUT);
    25bc:	80 e0       	ldi	r24, 0x00	; 0
    25be:	60 e0       	ldi	r22, 0x00	; 0
    25c0:	40 e0       	ldi	r20, 0x00	; 0
    25c2:	0e 94 4f 09 	call	0x129e	; 0x129e <DIO_u8SetPinDirection>
	   ADC_Init();
    25c6:	0e 94 b9 0b 	call	0x1772	; 0x1772 <ADC_Init>
	   ADC_Selectchannel(ADC_CH_CH0);
    25ca:	80 e0       	ldi	r24, 0x00	; 0
    25cc:	0e 94 e1 0b 	call	0x17c2	; 0x17c2 <ADC_Selectchannel>
	   u16_t res  = ADC_StartConversion();
    25d0:	0e 94 fa 0b 	call	0x17f4	; 0x17f4 <ADC_StartConversion>
    25d4:	9c 83       	std	Y+4, r25	; 0x04
    25d6:	8b 83       	std	Y+3, r24	; 0x03

	   while(1)
	   {
		   u16_t res  = ADC_StartConversion();
    25d8:	0e 94 fa 0b 	call	0x17f4	; 0x17f4 <ADC_StartConversion>
    25dc:	9a 83       	std	Y+2, r25	; 0x02
    25de:	89 83       	std	Y+1, r24	; 0x01
		   if(res >=200)DIO_u8SetPinValue(PORTC ,PIN0 ,HIGH);
    25e0:	89 81       	ldd	r24, Y+1	; 0x01
    25e2:	9a 81       	ldd	r25, Y+2	; 0x02
    25e4:	88 3c       	cpi	r24, 0xC8	; 200
    25e6:	91 05       	cpc	r25, r1
    25e8:	30 f0       	brcs	.+12     	; 0x25f6 <main+0x4e>
    25ea:	82 e0       	ldi	r24, 0x02	; 2
    25ec:	60 e0       	ldi	r22, 0x00	; 0
    25ee:	41 e0       	ldi	r20, 0x01	; 1
    25f0:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    25f4:	05 c0       	rjmp	.+10     	; 0x2600 <main+0x58>
		   else DIO_u8SetPinValue(PORTC ,PIN0 ,LOW);
    25f6:	82 e0       	ldi	r24, 0x02	; 2
    25f8:	60 e0       	ldi	r22, 0x00	; 0
    25fa:	40 e0       	ldi	r20, 0x00	; 0
    25fc:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
		   if(res >=400)DIO_u8SetPinValue(PORTC ,PIN1 ,HIGH);
    2600:	89 81       	ldd	r24, Y+1	; 0x01
    2602:	9a 81       	ldd	r25, Y+2	; 0x02
    2604:	21 e0       	ldi	r18, 0x01	; 1
    2606:	80 39       	cpi	r24, 0x90	; 144
    2608:	92 07       	cpc	r25, r18
    260a:	30 f0       	brcs	.+12     	; 0x2618 <main+0x70>
    260c:	82 e0       	ldi	r24, 0x02	; 2
    260e:	61 e0       	ldi	r22, 0x01	; 1
    2610:	41 e0       	ldi	r20, 0x01	; 1
    2612:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    2616:	05 c0       	rjmp	.+10     	; 0x2622 <main+0x7a>
		   else DIO_u8SetPinValue(PORTC ,PIN1 ,LOW);
    2618:	82 e0       	ldi	r24, 0x02	; 2
    261a:	61 e0       	ldi	r22, 0x01	; 1
    261c:	40 e0       	ldi	r20, 0x00	; 0
    261e:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
		   if(res >=600)DIO_u8SetPinValue(PORTC ,PIN2 ,HIGH);
    2622:	89 81       	ldd	r24, Y+1	; 0x01
    2624:	9a 81       	ldd	r25, Y+2	; 0x02
    2626:	22 e0       	ldi	r18, 0x02	; 2
    2628:	88 35       	cpi	r24, 0x58	; 88
    262a:	92 07       	cpc	r25, r18
    262c:	30 f0       	brcs	.+12     	; 0x263a <main+0x92>
    262e:	82 e0       	ldi	r24, 0x02	; 2
    2630:	62 e0       	ldi	r22, 0x02	; 2
    2632:	41 e0       	ldi	r20, 0x01	; 1
    2634:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    2638:	05 c0       	rjmp	.+10     	; 0x2644 <main+0x9c>
		   else DIO_u8SetPinValue(PORTC ,PIN2 ,LOW);
    263a:	82 e0       	ldi	r24, 0x02	; 2
    263c:	62 e0       	ldi	r22, 0x02	; 2
    263e:	40 e0       	ldi	r20, 0x00	; 0
    2640:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
		   if(res >=800)DIO_u8SetPinValue(PORTC ,PIN3 ,HIGH);
    2644:	89 81       	ldd	r24, Y+1	; 0x01
    2646:	9a 81       	ldd	r25, Y+2	; 0x02
    2648:	23 e0       	ldi	r18, 0x03	; 3
    264a:	80 32       	cpi	r24, 0x20	; 32
    264c:	92 07       	cpc	r25, r18
    264e:	30 f0       	brcs	.+12     	; 0x265c <main+0xb4>
    2650:	82 e0       	ldi	r24, 0x02	; 2
    2652:	63 e0       	ldi	r22, 0x03	; 3
    2654:	41 e0       	ldi	r20, 0x01	; 1
    2656:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    265a:	05 c0       	rjmp	.+10     	; 0x2666 <main+0xbe>
		   else DIO_u8SetPinValue(PORTC ,PIN3 ,LOW);
    265c:	82 e0       	ldi	r24, 0x02	; 2
    265e:	63 e0       	ldi	r22, 0x03	; 3
    2660:	40 e0       	ldi	r20, 0x00	; 0
    2662:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
		   if(res >=900)DIO_u8SetPinValue(PORTC ,PIN4 ,HIGH);
    2666:	89 81       	ldd	r24, Y+1	; 0x01
    2668:	9a 81       	ldd	r25, Y+2	; 0x02
    266a:	23 e0       	ldi	r18, 0x03	; 3
    266c:	84 38       	cpi	r24, 0x84	; 132
    266e:	92 07       	cpc	r25, r18
    2670:	30 f0       	brcs	.+12     	; 0x267e <main+0xd6>
    2672:	82 e0       	ldi	r24, 0x02	; 2
    2674:	64 e0       	ldi	r22, 0x04	; 4
    2676:	41 e0       	ldi	r20, 0x01	; 1
    2678:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    267c:	ad cf       	rjmp	.-166    	; 0x25d8 <main+0x30>
		   else DIO_u8SetPinValue(PORTC ,PIN4 ,LOW);
    267e:	82 e0       	ldi	r24, 0x02	; 2
    2680:	64 e0       	ldi	r22, 0x04	; 4
    2682:	40 e0       	ldi	r20, 0x00	; 0
    2684:	0e 94 45 08 	call	0x108a	; 0x108a <DIO_u8SetPinValue>
    2688:	a7 cf       	rjmp	.-178    	; 0x25d8 <main+0x30>

0000268a <__udivmodsi4>:
    268a:	a1 e2       	ldi	r26, 0x21	; 33
    268c:	1a 2e       	mov	r1, r26
    268e:	aa 1b       	sub	r26, r26
    2690:	bb 1b       	sub	r27, r27
    2692:	fd 01       	movw	r30, r26
    2694:	0d c0       	rjmp	.+26     	; 0x26b0 <__udivmodsi4_ep>

00002696 <__udivmodsi4_loop>:
    2696:	aa 1f       	adc	r26, r26
    2698:	bb 1f       	adc	r27, r27
    269a:	ee 1f       	adc	r30, r30
    269c:	ff 1f       	adc	r31, r31
    269e:	a2 17       	cp	r26, r18
    26a0:	b3 07       	cpc	r27, r19
    26a2:	e4 07       	cpc	r30, r20
    26a4:	f5 07       	cpc	r31, r21
    26a6:	20 f0       	brcs	.+8      	; 0x26b0 <__udivmodsi4_ep>
    26a8:	a2 1b       	sub	r26, r18
    26aa:	b3 0b       	sbc	r27, r19
    26ac:	e4 0b       	sbc	r30, r20
    26ae:	f5 0b       	sbc	r31, r21

000026b0 <__udivmodsi4_ep>:
    26b0:	66 1f       	adc	r22, r22
    26b2:	77 1f       	adc	r23, r23
    26b4:	88 1f       	adc	r24, r24
    26b6:	99 1f       	adc	r25, r25
    26b8:	1a 94       	dec	r1
    26ba:	69 f7       	brne	.-38     	; 0x2696 <__udivmodsi4_loop>
    26bc:	60 95       	com	r22
    26be:	70 95       	com	r23
    26c0:	80 95       	com	r24
    26c2:	90 95       	com	r25
    26c4:	9b 01       	movw	r18, r22
    26c6:	ac 01       	movw	r20, r24
    26c8:	bd 01       	movw	r22, r26
    26ca:	cf 01       	movw	r24, r30
    26cc:	08 95       	ret

000026ce <__prologue_saves__>:
    26ce:	2f 92       	push	r2
    26d0:	3f 92       	push	r3
    26d2:	4f 92       	push	r4
    26d4:	5f 92       	push	r5
    26d6:	6f 92       	push	r6
    26d8:	7f 92       	push	r7
    26da:	8f 92       	push	r8
    26dc:	9f 92       	push	r9
    26de:	af 92       	push	r10
    26e0:	bf 92       	push	r11
    26e2:	cf 92       	push	r12
    26e4:	df 92       	push	r13
    26e6:	ef 92       	push	r14
    26e8:	ff 92       	push	r15
    26ea:	0f 93       	push	r16
    26ec:	1f 93       	push	r17
    26ee:	cf 93       	push	r28
    26f0:	df 93       	push	r29
    26f2:	cd b7       	in	r28, 0x3d	; 61
    26f4:	de b7       	in	r29, 0x3e	; 62
    26f6:	ca 1b       	sub	r28, r26
    26f8:	db 0b       	sbc	r29, r27
    26fa:	0f b6       	in	r0, 0x3f	; 63
    26fc:	f8 94       	cli
    26fe:	de bf       	out	0x3e, r29	; 62
    2700:	0f be       	out	0x3f, r0	; 63
    2702:	cd bf       	out	0x3d, r28	; 61
    2704:	09 94       	ijmp

00002706 <__epilogue_restores__>:
    2706:	2a 88       	ldd	r2, Y+18	; 0x12
    2708:	39 88       	ldd	r3, Y+17	; 0x11
    270a:	48 88       	ldd	r4, Y+16	; 0x10
    270c:	5f 84       	ldd	r5, Y+15	; 0x0f
    270e:	6e 84       	ldd	r6, Y+14	; 0x0e
    2710:	7d 84       	ldd	r7, Y+13	; 0x0d
    2712:	8c 84       	ldd	r8, Y+12	; 0x0c
    2714:	9b 84       	ldd	r9, Y+11	; 0x0b
    2716:	aa 84       	ldd	r10, Y+10	; 0x0a
    2718:	b9 84       	ldd	r11, Y+9	; 0x09
    271a:	c8 84       	ldd	r12, Y+8	; 0x08
    271c:	df 80       	ldd	r13, Y+7	; 0x07
    271e:	ee 80       	ldd	r14, Y+6	; 0x06
    2720:	fd 80       	ldd	r15, Y+5	; 0x05
    2722:	0c 81       	ldd	r16, Y+4	; 0x04
    2724:	1b 81       	ldd	r17, Y+3	; 0x03
    2726:	aa 81       	ldd	r26, Y+2	; 0x02
    2728:	b9 81       	ldd	r27, Y+1	; 0x01
    272a:	ce 0f       	add	r28, r30
    272c:	d1 1d       	adc	r29, r1
    272e:	0f b6       	in	r0, 0x3f	; 63
    2730:	f8 94       	cli
    2732:	de bf       	out	0x3e, r29	; 62
    2734:	0f be       	out	0x3f, r0	; 63
    2736:	cd bf       	out	0x3d, r28	; 61
    2738:	ed 01       	movw	r28, r26
    273a:	08 95       	ret

0000273c <_exit>:
    273c:	f8 94       	cli

0000273e <__stop_program>:
    273e:	ff cf       	rjmp	.-2      	; 0x273e <__stop_program>
