$date
	Sun Aug 14 19:58:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! dout $end
$var reg 1 " arst_n $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module dut $end
$var wire 1 " arst_n $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 % arst_n_reg $end
$var reg 1 ! dout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#2000
1#
#4000
0#
#6000
1#
#8000
0#
1"
#10000
1%
1#
#12000
0#
#14000
1#
#16000
0#
1$
#18000
1!
1#
#20000
0#
#22000
1#
#24000
0#
#26000
1#
#28000
0#
#30000
1#
#31000
0!
0%
0"
#32000
0#
#33000
1"
#34000
1%
1#
#36000
0#
#38000
1!
1#
#40000
0#
#42000
1#
#44000
0#
#46000
1#
#48000
0#
#50000
1#
#52000
0#
#54000
1#
#56000
0#
#58000
1#
#60000
0#
#62000
1#
#64000
0#
#66000
1#
#68000
0#
#70000
1#
#72000
0#
#74000
1#
#76000
0#
#78000
1#
#80000
0#
#82000
1#
#84000
0#
#86000
1#
#87000
