INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/intelFPGA/FPGAprojects/SystemVerilogDescriptionOfFlops/jkff/jkff.srcs/sources_1/new/JK_Test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_Test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/intelFPGA/FPGAprojects/SystemVerilogDescriptionOfFlops/jkff/jkff.srcs/sim_1/new/JK_Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_Testbench
