--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34867 paths analyzed, 4093 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.871ns.
--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_12 (SLICE_X38Y94.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_7 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.526ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.297 - 0.307)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_7 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.DQ      Tcko                  0.476   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<7>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_7
    SLICE_X38Y94.C3      net (fanout=2)        0.846   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<7>
    SLICE_X38Y94.C       Tilo                  0.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X41Y91.C5      net (fanout=15)       0.705   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>
    SLICE_X41Y91.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X43Y64.C1      net (fanout=2)        2.517   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X43Y64.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X38Y94.CE      net (fanout=4)        2.896   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X38Y94.CLK     Tceck                 0.313   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_12
    -------------------------------------------------  ---------------------------
    Total                                      8.526ns (1.562ns logic, 6.964ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_9 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.388ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.297 - 0.314)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_9 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.BQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_9
    SLICE_X38Y94.C1      net (fanout=2)        0.754   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<9>
    SLICE_X38Y94.C       Tilo                  0.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X41Y91.C5      net (fanout=15)       0.705   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>
    SLICE_X41Y91.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X43Y64.C1      net (fanout=2)        2.517   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X43Y64.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X38Y94.CE      net (fanout=4)        2.896   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X38Y94.CLK     Tceck                 0.313   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_12
    -------------------------------------------------  ---------------------------
    Total                                      8.388ns (1.516ns logic, 6.872ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.178ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.297 - 0.314)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.CQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    SLICE_X38Y94.C4      net (fanout=2)        0.544   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<10>
    SLICE_X38Y94.C       Tilo                  0.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X41Y91.C5      net (fanout=15)       0.705   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>
    SLICE_X41Y91.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X43Y64.C1      net (fanout=2)        2.517   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X43Y64.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X38Y94.CE      net (fanout=4)        2.896   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X38Y94.CLK     Tceck                 0.313   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_12
    -------------------------------------------------  ---------------------------
    Total                                      8.178ns (1.516ns logic, 6.662ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_13 (SLICE_X38Y94.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_7 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.297 - 0.307)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_7 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.DQ      Tcko                  0.476   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<7>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_7
    SLICE_X38Y94.C3      net (fanout=2)        0.846   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<7>
    SLICE_X38Y94.C       Tilo                  0.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X41Y91.C5      net (fanout=15)       0.705   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>
    SLICE_X41Y91.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X43Y64.C1      net (fanout=2)        2.517   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X43Y64.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X38Y94.CE      net (fanout=4)        2.896   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X38Y94.CLK     Tceck                 0.253   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_13
    -------------------------------------------------  ---------------------------
    Total                                      8.466ns (1.502ns logic, 6.964ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_9 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.328ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.297 - 0.314)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_9 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.BQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_9
    SLICE_X38Y94.C1      net (fanout=2)        0.754   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<9>
    SLICE_X38Y94.C       Tilo                  0.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X41Y91.C5      net (fanout=15)       0.705   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>
    SLICE_X41Y91.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X43Y64.C1      net (fanout=2)        2.517   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X43Y64.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X38Y94.CE      net (fanout=4)        2.896   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X38Y94.CLK     Tceck                 0.253   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_13
    -------------------------------------------------  ---------------------------
    Total                                      8.328ns (1.456ns logic, 6.872ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.118ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.297 - 0.314)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.CQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    SLICE_X38Y94.C4      net (fanout=2)        0.544   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<10>
    SLICE_X38Y94.C       Tilo                  0.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X41Y91.C5      net (fanout=15)       0.705   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>
    SLICE_X41Y91.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X43Y64.C1      net (fanout=2)        2.517   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X43Y64.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X38Y94.CE      net (fanout=4)        2.896   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X38Y94.CLK     Tceck                 0.253   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_13
    -------------------------------------------------  ---------------------------
    Total                                      8.118ns (1.456ns logic, 6.662ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10 (SLICE_X41Y94.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_7 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.184ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_7 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.DQ      Tcko                  0.476   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<7>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_7
    SLICE_X38Y94.C3      net (fanout=2)        0.846   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<7>
    SLICE_X38Y94.C       Tilo                  0.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X41Y91.C5      net (fanout=15)       0.705   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>
    SLICE_X41Y91.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X43Y64.C1      net (fanout=2)        2.517   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X43Y64.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X41Y94.CE      net (fanout=4)        2.459   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X41Y94.CLK     Tceck                 0.408   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    -------------------------------------------------  ---------------------------
    Total                                      8.184ns (1.657ns logic, 6.527ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_9 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.046ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_9 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.BQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_9
    SLICE_X38Y94.C1      net (fanout=2)        0.754   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<9>
    SLICE_X38Y94.C       Tilo                  0.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X41Y91.C5      net (fanout=15)       0.705   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>
    SLICE_X41Y91.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X43Y64.C1      net (fanout=2)        2.517   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X43Y64.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X41Y94.CE      net (fanout=4)        2.459   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X41Y94.CLK     Tceck                 0.408   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    -------------------------------------------------  ---------------------------
    Total                                      8.046ns (1.611ns logic, 6.435ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.836ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.CQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    SLICE_X38Y94.C4      net (fanout=2)        0.544   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<10>
    SLICE_X38Y94.C       Tilo                  0.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<13>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X41Y91.C5      net (fanout=15)       0.705   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>
    SLICE_X41Y91.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X43Y64.C1      net (fanout=2)        2.517   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X43Y64.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X41Y94.CE      net (fanout=4)        2.459   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X41Y94.CLK     Tceck                 0.408   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    -------------------------------------------------  ---------------------------
    Total                                      7.836ns (1.611ns logic, 6.225ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG_3 (SLICE_X34Y57.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd25 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd25 to eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y57.CQ      Tcko                  0.198   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd26
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd25
    SLICE_X34Y57.CE      net (fanout=6)        0.285   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd25
    SLICE_X34Y57.CLK     Tckce       (-Th)     0.108   eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG_3
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.090ns logic, 0.285ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG_2 (SLICE_X34Y57.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd25 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd25 to eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y57.CQ      Tcko                  0.198   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd26
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd25
    SLICE_X34Y57.CE      net (fanout=6)        0.285   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd25
    SLICE_X34Y57.CLK     Tckce       (-Th)     0.104   eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG_2
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.094ns logic, 0.285ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG_1 (SLICE_X34Y57.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd25 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd25 to eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y57.CQ      Tcko                  0.198   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd26
                                                       eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd25
    SLICE_X34Y57.CE      net (fanout=6)        0.285   eI2C_BUS/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd25
    SLICE_X34Y57.CLK     Tckce       (-Th)     0.102   eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eBYTE_NUM_REG/sREG_1
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.096ns logic, 0.285ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eI2C_BUS/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eI2C_BUS/eUART_I2C_MASTER/sBYTE_CNT_0/CK
  Location pin: SLICE_X26Y55.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eI2C_BUS/eUART_I2C_MASTER/sBYTE_CNT<3>/SR
  Logical resource: eI2C_BUS/eUART_I2C_MASTER/sBYTE_CNT_0/SR
  Location pin: SLICE_X26Y55.SR
  Clock network: eI2C_BUS/eI2C_SLAVE/inRST_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eI2C_BUS/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eI2C_BUS/eUART_I2C_MASTER/sBYTE_CNT_1/CK
  Location pin: SLICE_X26Y55.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    8.871|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 34867 paths, 0 nets, and 6307 connections

Design statistics:
   Minimum period:   8.871ns{1}   (Maximum frequency: 112.727MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 02 16:49:41 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



