#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 13 13:28:51 2024
# Process ID: 4816
# Current directory: C:/Zedboard_Projects/ZedboardMemristorControl/design/pmod_spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18968 C:\Zedboard_Projects\ZedboardMemristorControl\design\pmod_spi\pmod_spi.xpr
# Log file: C:/Zedboard_Projects/ZedboardMemristorControl/design/pmod_spi/vivado.log
# Journal file: C:/Zedboard_Projects/ZedboardMemristorControl/design/pmod_spi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Zedboard_Projects/ZedboardMemristorControl/design/pmod_spi/pmod_spi.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Zedboard_Projects/ZedboardMemristorControl/design/pmod_spi/pmod_spi.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {5 1174 -108} [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
create_bd_port -dir O sync
set_property location {1454 -61} [get_bd_ports sync]
connect_bd_net [get_bd_ports sync] [get_bd_pins axi_gpio_0/gpio_io_o]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
save_bd_design
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
make_wrapper -files [get_files C:/Zedboard_Projects/ZedboardMemristorControl/design/pmod_spi/pmod_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
write_bd_tcl -force C:/Zedboard_Projects/ZedboardMemristorControl/design/pmod_spi/design_1.tcl
