0.6
2018.3
Dec  7 2018
00:33:28
D:/HDL_PRAC/Lab/project_Counter/project_Counter.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/HDL_PRAC/Lab/project_Counter/project_Counter.srcs/sim_1/new/tb_counter.v,1668255205,verilog,,,,tb_counter,,,,,,,,
D:/HDL_PRAC/Lab/project_Counter/project_Counter.srcs/sources_1/new/counter.v,1668604736,verilog,,D:/HDL_PRAC/Lab/project_Counter/project_Counter.srcs/sim_1/new/tb_counter.v,,counter,,,,,,,,
