Fitter Status : Successful - Sat May 12 03:54:28 2018
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : CPU_WITH_MEMORY
Top-level Entity Name : GENERAL_REGISTERS_TEST
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 2 %
    Combinational ALUTs : 96 / 12,480 ( < 1 % )
    Dedicated logic registers : 256 / 12,480 ( 2 % )
Total registers : 256
Total pins : 38 / 343 ( 11 % )
Total virtual pins : 0
Total block memory bits : 0 / 419,328 ( 0 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
