0.7
2020.2
May  7 2023
15:10:42
/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/verilog_language_feature_overview/verilog_language_feature_overview.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/verilog_language_feature_overview/verilog_language_feature_overview.srcs/sources_1/new/datatypes_variables_constants.sv,1699471183,systemVerilog,,,,datatypes_variables_constants,,uvm,,,,,,
