
BLDC_Motor_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000689c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08006a24  08006a24  00007a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a90  08006a90  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006a90  08006a90  0000805c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006a90  08006a90  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a90  08006a90  00007a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a94  08006a94  00007a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006a98  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000805c  2**0
                  CONTENTS
 10 .bss          000003ac  2000005c  2000005c  0000805c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000408  20000408  0000805c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010bd1  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003903  00000000  00000000  00018c5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011b8  00000000  00000000  0001c560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d3a  00000000  00000000  0001d718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002013b  00000000  00000000  0001e452  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001933b  00000000  00000000  0003e58d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bd70a  00000000  00000000  000578c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00114fd2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004510  00000000  00000000  00115018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00119528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006a0c 	.word	0x08006a0c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	08006a0c 	.word	0x08006a0c

080001c8 <brake_init>:
#include "hal_gpio.h"

static bool brake_pressed;

void brake_init(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
    brake_pressed = false;
 80001cc:	4b03      	ldr	r3, [pc, #12]	@ (80001dc <brake_init+0x14>)
 80001ce:	2200      	movs	r2, #0
 80001d0:	701a      	strb	r2, [r3, #0]
}
 80001d2:	bf00      	nop
 80001d4:	46bd      	mov	sp, r7
 80001d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001da:	4770      	bx	lr
 80001dc:	20000078 	.word	0x20000078

080001e0 <brake_update>:

void brake_update(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
    brake_pressed = !hal_gpio_read_brake();
 80001e4:	f006 f908 	bl	80063f8 <hal_gpio_read_brake>
 80001e8:	4603      	mov	r3, r0
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	bf14      	ite	ne
 80001ee:	2301      	movne	r3, #1
 80001f0:	2300      	moveq	r3, #0
 80001f2:	b2db      	uxtb	r3, r3
 80001f4:	f083 0301 	eor.w	r3, r3, #1
 80001f8:	b2db      	uxtb	r3, r3
 80001fa:	f003 0301 	and.w	r3, r3, #1
 80001fe:	b2da      	uxtb	r2, r3
 8000200:	4b01      	ldr	r3, [pc, #4]	@ (8000208 <brake_update+0x28>)
 8000202:	701a      	strb	r2, [r3, #0]
}
 8000204:	bf00      	nop
 8000206:	bd80      	pop	{r7, pc}
 8000208:	20000078 	.word	0x20000078

0800020c <brake_is_pressed>:

bool brake_is_pressed(void)
{
 800020c:	b480      	push	{r7}
 800020e:	af00      	add	r7, sp, #0
    return brake_pressed;
 8000210:	4b03      	ldr	r3, [pc, #12]	@ (8000220 <brake_is_pressed+0x14>)
 8000212:	781b      	ldrb	r3, [r3, #0]
}
 8000214:	4618      	mov	r0, r3
 8000216:	46bd      	mov	sp, r7
 8000218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop
 8000220:	20000078 	.word	0x20000078

08000224 <current_sensor_init>:
#define ADC_OFFSET          2382

static float phase_current;

void current_sensor_init(void)
{
 8000224:	b480      	push	{r7}
 8000226:	af00      	add	r7, sp, #0
    phase_current = 0.0f;
 8000228:	4b04      	ldr	r3, [pc, #16]	@ (800023c <current_sensor_init+0x18>)
 800022a:	f04f 0200 	mov.w	r2, #0
 800022e:	601a      	str	r2, [r3, #0]
}
 8000230:	bf00      	nop
 8000232:	46bd      	mov	sp, r7
 8000234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000238:	4770      	bx	lr
 800023a:	bf00      	nop
 800023c:	2000007c 	.word	0x2000007c

08000240 <current_sensor_update>:

void current_sensor_update(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b084      	sub	sp, #16
 8000244:	af00      	add	r7, sp, #0

    uint16_t adc_value = (uint16_t)hal_adc3_get_raw_value();
 8000246:	f006 f897 	bl	8006378 <hal_adc3_get_raw_value>
 800024a:	4603      	mov	r3, r0
 800024c:	81fb      	strh	r3, [r7, #14]
    uint16_t adc_value_filtered = adc_callback(adc_value);
 800024e:	89fb      	ldrh	r3, [r7, #14]
 8000250:	4618      	mov	r0, r3
 8000252:	f006 fa6f 	bl	8006734 <adc_callback>
 8000256:	4603      	mov	r3, r0
 8000258:	81bb      	strh	r3, [r7, #12]

    int32_t adc_diff = (int32_t)adc_value_filtered - ADC_OFFSET;
 800025a:	89bb      	ldrh	r3, [r7, #12]
 800025c:	f6a3 134e 	subw	r3, r3, #2382	@ 0x94e
 8000260:	60bb      	str	r3, [r7, #8]

    float voltage = ((float)adc_diff / ADC_RESOLUTION) * ADC_VREF;
 8000262:	68bb      	ldr	r3, [r7, #8]
 8000264:	ee07 3a90 	vmov	s15, r3
 8000268:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800026c:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 800029c <current_sensor_update+0x5c>
 8000270:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000274:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80002a0 <current_sensor_update+0x60>
 8000278:	ee67 7a87 	vmul.f32	s15, s15, s14
 800027c:	edc7 7a01 	vstr	s15, [r7, #4]

    phase_current = voltage / (SHUNT_RESISTANCE * OPAMP_GAIN);
 8000280:	ed97 7a01 	vldr	s14, [r7, #4]
 8000284:	eddf 6a07 	vldr	s13, [pc, #28]	@ 80002a4 <current_sensor_update+0x64>
 8000288:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800028c:	4b06      	ldr	r3, [pc, #24]	@ (80002a8 <current_sensor_update+0x68>)
 800028e:	edc3 7a00 	vstr	s15, [r3]
}
 8000292:	bf00      	nop
 8000294:	3710      	adds	r7, #16
 8000296:	46bd      	mov	sp, r7
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	45800000 	.word	0x45800000
 80002a0:	40533333 	.word	0x40533333
 80002a4:	3c83126f 	.word	0x3c83126f
 80002a8:	2000007c 	.word	0x2000007c

080002ac <current_sensor_get_phase_current>:

float current_sensor_get_phase_current(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0
    return phase_current;
 80002b0:	4b04      	ldr	r3, [pc, #16]	@ (80002c4 <current_sensor_get_phase_current+0x18>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	ee07 3a90 	vmov	s15, r3
}
 80002b8:	eeb0 0a67 	vmov.f32	s0, s15
 80002bc:	46bd      	mov	sp, r7
 80002be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c2:	4770      	bx	lr
 80002c4:	2000007c 	.word	0x2000007c

080002c8 <direction_init>:
#include "hal_gpio.h"

static direction_t current_direction;

void direction_init(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
    current_direction = DIRECTION_FORWARD;
 80002cc:	4b03      	ldr	r3, [pc, #12]	@ (80002dc <direction_init+0x14>)
 80002ce:	2201      	movs	r2, #1
 80002d0:	701a      	strb	r2, [r3, #0]
}
 80002d2:	bf00      	nop
 80002d4:	46bd      	mov	sp, r7
 80002d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002da:	4770      	bx	lr
 80002dc:	20000080 	.word	0x20000080

080002e0 <direction_update>:

void direction_update(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0
    if (hal_gpio_read_direction()) {
 80002e4:	f006 f898 	bl	8006418 <hal_gpio_read_direction>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d003      	beq.n	80002f6 <direction_update+0x16>
        current_direction = DIRECTION_FORWARD;
 80002ee:	4b04      	ldr	r3, [pc, #16]	@ (8000300 <direction_update+0x20>)
 80002f0:	2201      	movs	r2, #1
 80002f2:	701a      	strb	r2, [r3, #0]
    } else {
        current_direction = DIRECTION_REVERSE;
    }
}
 80002f4:	e002      	b.n	80002fc <direction_update+0x1c>
        current_direction = DIRECTION_REVERSE;
 80002f6:	4b02      	ldr	r3, [pc, #8]	@ (8000300 <direction_update+0x20>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	701a      	strb	r2, [r3, #0]
}
 80002fc:	bf00      	nop
 80002fe:	bd80      	pop	{r7, pc}
 8000300:	20000080 	.word	0x20000080

08000304 <direction_get>:

direction_t direction_get(void)
{
 8000304:	b480      	push	{r7}
 8000306:	af00      	add	r7, sp, #0
    return current_direction;
 8000308:	4b03      	ldr	r3, [pc, #12]	@ (8000318 <direction_get+0x14>)
 800030a:	781b      	ldrb	r3, [r3, #0]
}
 800030c:	4618      	mov	r0, r3
 800030e:	46bd      	mov	sp, r7
 8000310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	20000080 	.word	0x20000080

0800031c <hall_sensor_init>:
static uint8_t raw_hall_state;
static uint32_t capture_value;
static uint32_t speed_rpm;

void hall_sensor_init(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
    current_sector = HALL_SECTOR_UNKNOWN;
 8000320:	4b08      	ldr	r3, [pc, #32]	@ (8000344 <hall_sensor_init+0x28>)
 8000322:	2200      	movs	r2, #0
 8000324:	701a      	strb	r2, [r3, #0]
    raw_hall_state = 0;
 8000326:	4b08      	ldr	r3, [pc, #32]	@ (8000348 <hall_sensor_init+0x2c>)
 8000328:	2200      	movs	r2, #0
 800032a:	701a      	strb	r2, [r3, #0]
    capture_value = 0;
 800032c:	4b07      	ldr	r3, [pc, #28]	@ (800034c <hall_sensor_init+0x30>)
 800032e:	2200      	movs	r2, #0
 8000330:	601a      	str	r2, [r3, #0]
    speed_rpm = 0;
 8000332:	4b07      	ldr	r3, [pc, #28]	@ (8000350 <hall_sensor_init+0x34>)
 8000334:	2200      	movs	r2, #0
 8000336:	601a      	str	r2, [r3, #0]
}
 8000338:	bf00      	nop
 800033a:	46bd      	mov	sp, r7
 800033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	20000081 	.word	0x20000081
 8000348:	20000082 	.word	0x20000082
 800034c:	20000084 	.word	0x20000084
 8000350:	20000088 	.word	0x20000088

08000354 <hall_sensor_update>:

void hall_sensor_update(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b082      	sub	sp, #8
 8000358:	af00      	add	r7, sp, #0
    raw_hall_state = hal_gpio_read_hall_sensors();
 800035a:	f006 f819 	bl	8006390 <hal_gpio_read_hall_sensors>
 800035e:	4603      	mov	r3, r0
 8000360:	461a      	mov	r2, r3
 8000362:	4b16      	ldr	r3, [pc, #88]	@ (80003bc <hall_sensor_update+0x68>)
 8000364:	701a      	strb	r2, [r3, #0]
    current_sector = hall_lookup_table[raw_hall_state];
 8000366:	4b15      	ldr	r3, [pc, #84]	@ (80003bc <hall_sensor_update+0x68>)
 8000368:	781b      	ldrb	r3, [r3, #0]
 800036a:	461a      	mov	r2, r3
 800036c:	4b14      	ldr	r3, [pc, #80]	@ (80003c0 <hall_sensor_update+0x6c>)
 800036e:	5c9a      	ldrb	r2, [r3, r2]
 8000370:	4b14      	ldr	r3, [pc, #80]	@ (80003c4 <hall_sensor_update+0x70>)
 8000372:	701a      	strb	r2, [r3, #0]

    capture_value = hal_timer2_get_capture_value();
 8000374:	f006 f914 	bl	80065a0 <hal_timer2_get_capture_value>
 8000378:	4603      	mov	r3, r0
 800037a:	4a13      	ldr	r2, [pc, #76]	@ (80003c8 <hall_sensor_update+0x74>)
 800037c:	6013      	str	r3, [r2, #0]

    if (capture_value > 0) {
 800037e:	4b12      	ldr	r3, [pc, #72]	@ (80003c8 <hall_sensor_update+0x74>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	2b00      	cmp	r3, #0
 8000384:	d013      	beq.n	80003ae <hall_sensor_update+0x5a>
        uint32_t time_per_sector_us = capture_value;
 8000386:	4b10      	ldr	r3, [pc, #64]	@ (80003c8 <hall_sensor_update+0x74>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	607b      	str	r3, [r7, #4]
        uint32_t time_per_revolution_us = time_per_sector_us * 6;
 800038c:	687a      	ldr	r2, [r7, #4]
 800038e:	4613      	mov	r3, r2
 8000390:	005b      	lsls	r3, r3, #1
 8000392:	4413      	add	r3, r2
 8000394:	005b      	lsls	r3, r3, #1
 8000396:	603b      	str	r3, [r7, #0]

        speed_rpm = (60000000 / time_per_revolution_us) / POLE_PAIRS;
 8000398:	4a0c      	ldr	r2, [pc, #48]	@ (80003cc <hall_sensor_update+0x78>)
 800039a:	683b      	ldr	r3, [r7, #0]
 800039c:	fbb2 f3f3 	udiv	r3, r2, r3
 80003a0:	4a0b      	ldr	r2, [pc, #44]	@ (80003d0 <hall_sensor_update+0x7c>)
 80003a2:	fba2 2303 	umull	r2, r3, r2, r3
 80003a6:	085b      	lsrs	r3, r3, #1
 80003a8:	4a0a      	ldr	r2, [pc, #40]	@ (80003d4 <hall_sensor_update+0x80>)
 80003aa:	6013      	str	r3, [r2, #0]
    } else {
        speed_rpm = 0;
    }
}
 80003ac:	e002      	b.n	80003b4 <hall_sensor_update+0x60>
        speed_rpm = 0;
 80003ae:	4b09      	ldr	r3, [pc, #36]	@ (80003d4 <hall_sensor_update+0x80>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	601a      	str	r2, [r3, #0]
}
 80003b4:	bf00      	nop
 80003b6:	3708      	adds	r7, #8
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd80      	pop	{r7, pc}
 80003bc:	20000082 	.word	0x20000082
 80003c0:	08006a24 	.word	0x08006a24
 80003c4:	20000081 	.word	0x20000081
 80003c8:	20000084 	.word	0x20000084
 80003cc:	03938700 	.word	0x03938700
 80003d0:	38e38e39 	.word	0x38e38e39
 80003d4:	20000088 	.word	0x20000088

080003d8 <hall_sensor_get_sector>:

hall_sector_t hall_sensor_get_sector(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
    return current_sector;
 80003dc:	4b03      	ldr	r3, [pc, #12]	@ (80003ec <hall_sensor_get_sector+0x14>)
 80003de:	781b      	ldrb	r3, [r3, #0]
}
 80003e0:	4618      	mov	r0, r3
 80003e2:	46bd      	mov	sp, r7
 80003e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e8:	4770      	bx	lr
 80003ea:	bf00      	nop
 80003ec:	20000081 	.word	0x20000081

080003f0 <hall_sensor_is_valid>:
{
    return raw_hall_state;
}

bool hall_sensor_is_valid(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
    return (current_sector != HALL_SECTOR_UNKNOWN);
 80003f4:	4b05      	ldr	r3, [pc, #20]	@ (800040c <hall_sensor_is_valid+0x1c>)
 80003f6:	781b      	ldrb	r3, [r3, #0]
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	bf14      	ite	ne
 80003fc:	2301      	movne	r3, #1
 80003fe:	2300      	moveq	r3, #0
 8000400:	b2db      	uxtb	r3, r3
}
 8000402:	4618      	mov	r0, r3
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr
 800040c:	20000081 	.word	0x20000081

08000410 <pwm_driver_init>:
#define PWM_MAX_DUTY_PERCENT 100

static uint8_t duty_percent[3] = {0, 0, 0};

void pwm_driver_init(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0
    duty_percent[PWM_PHASE_U] = 0;
 8000414:	4b06      	ldr	r3, [pc, #24]	@ (8000430 <pwm_driver_init+0x20>)
 8000416:	2200      	movs	r2, #0
 8000418:	701a      	strb	r2, [r3, #0]
    duty_percent[PWM_PHASE_V] = 0;
 800041a:	4b05      	ldr	r3, [pc, #20]	@ (8000430 <pwm_driver_init+0x20>)
 800041c:	2200      	movs	r2, #0
 800041e:	705a      	strb	r2, [r3, #1]
    duty_percent[PWM_PHASE_W] = 0;
 8000420:	4b03      	ldr	r3, [pc, #12]	@ (8000430 <pwm_driver_init+0x20>)
 8000422:	2200      	movs	r2, #0
 8000424:	709a      	strb	r2, [r3, #2]
}
 8000426:	bf00      	nop
 8000428:	46bd      	mov	sp, r7
 800042a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042e:	4770      	bx	lr
 8000430:	2000008c 	.word	0x2000008c

08000434 <pwm_driver_start>:

void pwm_driver_start(pwm_phase_t phase)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0
 800043a:	4603      	mov	r3, r0
 800043c:	71fb      	strb	r3, [r7, #7]
    if (phase > PWM_PHASE_W) {
 800043e:	79fb      	ldrb	r3, [r7, #7]
 8000440:	2b02      	cmp	r3, #2
 8000442:	d804      	bhi.n	800044e <pwm_driver_start+0x1a>
        return;
    }

    hal_timer1_pwm_start(phase);
 8000444:	79fb      	ldrb	r3, [r7, #7]
 8000446:	4618      	mov	r0, r3
 8000448:	f005 fff6 	bl	8006438 <hal_timer1_pwm_start>
 800044c:	e000      	b.n	8000450 <pwm_driver_start+0x1c>
        return;
 800044e:	bf00      	nop
}
 8000450:	3708      	adds	r7, #8
 8000452:	46bd      	mov	sp, r7
 8000454:	bd80      	pop	{r7, pc}

08000456 <pwm_driver_stop>:

void pwm_driver_stop(pwm_phase_t phase)
{
 8000456:	b580      	push	{r7, lr}
 8000458:	b082      	sub	sp, #8
 800045a:	af00      	add	r7, sp, #0
 800045c:	4603      	mov	r3, r0
 800045e:	71fb      	strb	r3, [r7, #7]
    if (phase > PWM_PHASE_W) {
 8000460:	79fb      	ldrb	r3, [r7, #7]
 8000462:	2b02      	cmp	r3, #2
 8000464:	d804      	bhi.n	8000470 <pwm_driver_stop+0x1a>
        return;
    }

    hal_timer1_pwm_stop(phase);
 8000466:	79fb      	ldrb	r3, [r7, #7]
 8000468:	4618      	mov	r0, r3
 800046a:	f006 f819 	bl	80064a0 <hal_timer1_pwm_stop>
 800046e:	e000      	b.n	8000472 <pwm_driver_stop+0x1c>
        return;
 8000470:	bf00      	nop
}
 8000472:	3708      	adds	r7, #8
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}

08000478 <pwm_driver_set_duty_percent>:

void pwm_driver_set_duty_percent(pwm_phase_t phase, uint8_t duty_pct)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b084      	sub	sp, #16
 800047c:	af00      	add	r7, sp, #0
 800047e:	4603      	mov	r3, r0
 8000480:	460a      	mov	r2, r1
 8000482:	71fb      	strb	r3, [r7, #7]
 8000484:	4613      	mov	r3, r2
 8000486:	71bb      	strb	r3, [r7, #6]
    if (phase > PWM_PHASE_W) {
 8000488:	79fb      	ldrb	r3, [r7, #7]
 800048a:	2b02      	cmp	r3, #2
 800048c:	d81e      	bhi.n	80004cc <pwm_driver_set_duty_percent+0x54>
        return;
    }

    if (duty_pct > PWM_MAX_DUTY_PERCENT) {
 800048e:	79bb      	ldrb	r3, [r7, #6]
 8000490:	2b64      	cmp	r3, #100	@ 0x64
 8000492:	d901      	bls.n	8000498 <pwm_driver_set_duty_percent+0x20>
        duty_pct = PWM_MAX_DUTY_PERCENT;
 8000494:	2364      	movs	r3, #100	@ 0x64
 8000496:	71bb      	strb	r3, [r7, #6]
    }

    duty_percent[phase] = duty_pct;
 8000498:	79fb      	ldrb	r3, [r7, #7]
 800049a:	490e      	ldr	r1, [pc, #56]	@ (80004d4 <pwm_driver_set_duty_percent+0x5c>)
 800049c:	79ba      	ldrb	r2, [r7, #6]
 800049e:	54ca      	strb	r2, [r1, r3]

    uint16_t arr = hal_timer1_get_arr();
 80004a0:	f006 f866 	bl	8006570 <hal_timer1_get_arr>
 80004a4:	4603      	mov	r3, r0
 80004a6:	81fb      	strh	r3, [r7, #14]
    uint16_t duty_value = (uint16_t)((arr * duty_pct) / 100);
 80004a8:	89fb      	ldrh	r3, [r7, #14]
 80004aa:	79ba      	ldrb	r2, [r7, #6]
 80004ac:	fb02 f303 	mul.w	r3, r2, r3
 80004b0:	4a09      	ldr	r2, [pc, #36]	@ (80004d8 <pwm_driver_set_duty_percent+0x60>)
 80004b2:	fb82 1203 	smull	r1, r2, r2, r3
 80004b6:	1152      	asrs	r2, r2, #5
 80004b8:	17db      	asrs	r3, r3, #31
 80004ba:	1ad3      	subs	r3, r2, r3
 80004bc:	81bb      	strh	r3, [r7, #12]

    hal_timer1_set_duty(phase, duty_value);
 80004be:	89ba      	ldrh	r2, [r7, #12]
 80004c0:	79fb      	ldrb	r3, [r7, #7]
 80004c2:	4611      	mov	r1, r2
 80004c4:	4618      	mov	r0, r3
 80004c6:	f006 f81f 	bl	8006508 <hal_timer1_set_duty>
 80004ca:	e000      	b.n	80004ce <pwm_driver_set_duty_percent+0x56>
        return;
 80004cc:	bf00      	nop
}
 80004ce:	3710      	adds	r7, #16
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	2000008c 	.word	0x2000008c
 80004d8:	51eb851f 	.word	0x51eb851f

080004dc <pwm_driver_stop_all>:

    return duty_percent[phase];
}

void pwm_driver_stop_all(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
    pwm_driver_stop(PWM_PHASE_U);
 80004e0:	2000      	movs	r0, #0
 80004e2:	f7ff ffb8 	bl	8000456 <pwm_driver_stop>
    pwm_driver_stop(PWM_PHASE_V);
 80004e6:	2001      	movs	r0, #1
 80004e8:	f7ff ffb5 	bl	8000456 <pwm_driver_stop>
    pwm_driver_stop(PWM_PHASE_W);
 80004ec:	2002      	movs	r0, #2
 80004ee:	f7ff ffb2 	bl	8000456 <pwm_driver_stop>

    pwm_driver_set_duty_percent(PWM_PHASE_U, 0);
 80004f2:	2100      	movs	r1, #0
 80004f4:	2000      	movs	r0, #0
 80004f6:	f7ff ffbf 	bl	8000478 <pwm_driver_set_duty_percent>
    pwm_driver_set_duty_percent(PWM_PHASE_V, 0);
 80004fa:	2100      	movs	r1, #0
 80004fc:	2001      	movs	r0, #1
 80004fe:	f7ff ffbb 	bl	8000478 <pwm_driver_set_duty_percent>
    pwm_driver_set_duty_percent(PWM_PHASE_W, 0);
 8000502:	2100      	movs	r1, #0
 8000504:	2002      	movs	r0, #2
 8000506:	f7ff ffb7 	bl	8000478 <pwm_driver_set_duty_percent>
}
 800050a:	bf00      	nop
 800050c:	bd80      	pop	{r7, pc}
	...

08000510 <calculate_temperature>:

static float mosfet_temp;
static float motor_temp;

static float calculate_temperature(uint16_t adc_value)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b086      	sub	sp, #24
 8000514:	af00      	add	r7, sp, #0
 8000516:	4603      	mov	r3, r0
 8000518:	80fb      	strh	r3, [r7, #6]
    float adc_voltage = ((float)adc_value / ADC_RESOLUTION) * ADC_VREF;
 800051a:	88fb      	ldrh	r3, [r7, #6]
 800051c:	ee07 3a90 	vmov	s15, r3
 8000520:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000524:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80005a4 <calculate_temperature+0x94>
 8000528:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800052c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80005a8 <calculate_temperature+0x98>
 8000530:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000534:	edc7 7a05 	vstr	s15, [r7, #20]

    float ntc_resistance = SERIES_RESISTOR * (ADC_VREF / adc_voltage - 1.0f);
 8000538:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 80005a8 <calculate_temperature+0x98>
 800053c:	ed97 7a05 	vldr	s14, [r7, #20]
 8000540:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000544:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000548:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800054c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80005ac <calculate_temperature+0x9c>
 8000550:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000554:	edc7 7a04 	vstr	s15, [r7, #16]

    float temp_kelvin = 1.0f / ((1.0f / T25_KELVIN) + (1.0f / NTC_B_VALUE) * logf(ntc_resistance / NTC_R25));
 8000558:	edd7 7a04 	vldr	s15, [r7, #16]
 800055c:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80005ac <calculate_temperature+0x9c>
 8000560:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000564:	eeb0 0a47 	vmov.f32	s0, s14
 8000568:	f006 f92a 	bl	80067c0 <logf>
 800056c:	eef0 7a40 	vmov.f32	s15, s0
 8000570:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80005b0 <calculate_temperature+0xa0>
 8000574:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000578:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80005b4 <calculate_temperature+0xa4>
 800057c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8000580:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000584:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000588:	edc7 7a03 	vstr	s15, [r7, #12]

    return temp_kelvin - 273.15f;
 800058c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000590:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80005b8 <calculate_temperature+0xa8>
 8000594:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 8000598:	eeb0 0a67 	vmov.f32	s0, s15
 800059c:	3718      	adds	r7, #24
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	45800000 	.word	0x45800000
 80005a8:	40533333 	.word	0x40533333
 80005ac:	461c4000 	.word	0x461c4000
 80005b0:	3984bb2c 	.word	0x3984bb2c
 80005b4:	3b5bcf0f 	.word	0x3b5bcf0f
 80005b8:	43889333 	.word	0x43889333

080005bc <temperature_sensor_init>:

void temperature_sensor_init(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
    mosfet_temp = 0.0f;
 80005c0:	4b06      	ldr	r3, [pc, #24]	@ (80005dc <temperature_sensor_init+0x20>)
 80005c2:	f04f 0200 	mov.w	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
    motor_temp = 0.0f;
 80005c8:	4b05      	ldr	r3, [pc, #20]	@ (80005e0 <temperature_sensor_init+0x24>)
 80005ca:	f04f 0200 	mov.w	r2, #0
 80005ce:	601a      	str	r2, [r3, #0]
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	20000090 	.word	0x20000090
 80005e0:	20000094 	.word	0x20000094

080005e4 <temperature_sensor_update>:

void temperature_sensor_update(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
    uint16_t adc_mosfet = (uint16_t)hal_adc2_get_raw_value(HAL_ADC2_CH_TEMP_MOSFET);
 80005ea:	2001      	movs	r0, #1
 80005ec:	f005 feae 	bl	800634c <hal_adc2_get_raw_value>
 80005f0:	4603      	mov	r3, r0
 80005f2:	80fb      	strh	r3, [r7, #6]
    uint16_t adc_motor = (uint16_t)hal_adc2_get_raw_value(HAL_ADC2_CH_TEMP_MOTOR);
 80005f4:	2002      	movs	r0, #2
 80005f6:	f005 fea9 	bl	800634c <hal_adc2_get_raw_value>
 80005fa:	4603      	mov	r3, r0
 80005fc:	80bb      	strh	r3, [r7, #4]

    mosfet_temp = calculate_temperature(adc_mosfet);
 80005fe:	88fb      	ldrh	r3, [r7, #6]
 8000600:	4618      	mov	r0, r3
 8000602:	f7ff ff85 	bl	8000510 <calculate_temperature>
 8000606:	eef0 7a40 	vmov.f32	s15, s0
 800060a:	4b08      	ldr	r3, [pc, #32]	@ (800062c <temperature_sensor_update+0x48>)
 800060c:	edc3 7a00 	vstr	s15, [r3]
    motor_temp = calculate_temperature(adc_motor);
 8000610:	88bb      	ldrh	r3, [r7, #4]
 8000612:	4618      	mov	r0, r3
 8000614:	f7ff ff7c 	bl	8000510 <calculate_temperature>
 8000618:	eef0 7a40 	vmov.f32	s15, s0
 800061c:	4b04      	ldr	r3, [pc, #16]	@ (8000630 <temperature_sensor_update+0x4c>)
 800061e:	edc3 7a00 	vstr	s15, [r3]
}
 8000622:	bf00      	nop
 8000624:	3708      	adds	r7, #8
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000090 	.word	0x20000090
 8000630:	20000094 	.word	0x20000094

08000634 <throttle_init>:
#define THROTTLE_DEADZONE     50

static uint8_t throttle_percent;

void throttle_init(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
    throttle_percent = 0;
 8000638:	4b03      	ldr	r3, [pc, #12]	@ (8000648 <throttle_init+0x14>)
 800063a:	2200      	movs	r2, #0
 800063c:	701a      	strb	r2, [r3, #0]
}
 800063e:	bf00      	nop
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr
 8000648:	20000098 	.word	0x20000098

0800064c <throttle_update>:

void throttle_update(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
    uint16_t adc_value = (uint16_t)hal_adc2_get_raw_value(HAL_ADC2_CH_THROTTLE);
 8000652:	2003      	movs	r0, #3
 8000654:	f005 fe7a 	bl	800634c <hal_adc2_get_raw_value>
 8000658:	4603      	mov	r3, r0
 800065a:	81fb      	strh	r3, [r7, #14]

    if (adc_value < THROTTLE_ADC_MIN + THROTTLE_DEADZONE) {
 800065c:	89fb      	ldrh	r3, [r7, #14]
 800065e:	2bf9      	cmp	r3, #249	@ 0xf9
 8000660:	d803      	bhi.n	800066a <throttle_update+0x1e>
        throttle_percent = 0;
 8000662:	4b13      	ldr	r3, [pc, #76]	@ (80006b0 <throttle_update+0x64>)
 8000664:	2200      	movs	r2, #0
 8000666:	701a      	strb	r2, [r3, #0]
        return;
 8000668:	e01e      	b.n	80006a8 <throttle_update+0x5c>
    }

    if (adc_value > THROTTLE_ADC_MAX) {
 800066a:	89fb      	ldrh	r3, [r7, #14]
 800066c:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000670:	d903      	bls.n	800067a <throttle_update+0x2e>
        throttle_percent = 100;
 8000672:	4b0f      	ldr	r3, [pc, #60]	@ (80006b0 <throttle_update+0x64>)
 8000674:	2264      	movs	r2, #100	@ 0x64
 8000676:	701a      	strb	r2, [r3, #0]
        return;
 8000678:	e016      	b.n	80006a8 <throttle_update+0x5c>
    }

    uint32_t range = THROTTLE_ADC_MAX - THROTTLE_ADC_MIN;
 800067a:	f640 63d8 	movw	r3, #3800	@ 0xed8
 800067e:	60bb      	str	r3, [r7, #8]
    uint32_t value = adc_value - THROTTLE_ADC_MIN;
 8000680:	89fb      	ldrh	r3, [r7, #14]
 8000682:	3bc8      	subs	r3, #200	@ 0xc8
 8000684:	607b      	str	r3, [r7, #4]

    throttle_percent = (uint8_t)((value * 100) / range);
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	2264      	movs	r2, #100	@ 0x64
 800068a:	fb03 f202 	mul.w	r2, r3, r2
 800068e:	68bb      	ldr	r3, [r7, #8]
 8000690:	fbb2 f3f3 	udiv	r3, r2, r3
 8000694:	b2da      	uxtb	r2, r3
 8000696:	4b06      	ldr	r3, [pc, #24]	@ (80006b0 <throttle_update+0x64>)
 8000698:	701a      	strb	r2, [r3, #0]

    if (throttle_percent > 100) {
 800069a:	4b05      	ldr	r3, [pc, #20]	@ (80006b0 <throttle_update+0x64>)
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	2b64      	cmp	r3, #100	@ 0x64
 80006a0:	d902      	bls.n	80006a8 <throttle_update+0x5c>
        throttle_percent = 100;
 80006a2:	4b03      	ldr	r3, [pc, #12]	@ (80006b0 <throttle_update+0x64>)
 80006a4:	2264      	movs	r2, #100	@ 0x64
 80006a6:	701a      	strb	r2, [r3, #0]
    }
}
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	20000098 	.word	0x20000098

080006b4 <throttle_get_percent>:

uint8_t throttle_get_percent(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
    return throttle_percent;
 80006b8:	4b03      	ldr	r3, [pc, #12]	@ (80006c8 <throttle_get_percent+0x14>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
}
 80006bc:	4618      	mov	r0, r3
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	20000098 	.word	0x20000098

080006cc <voltage_sensor_init>:
#define VOLTAGE_DIVIDER     15.0f

static float vbus_voltage;

void voltage_sensor_init(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
    vbus_voltage = 0.0f;
 80006d0:	4b04      	ldr	r3, [pc, #16]	@ (80006e4 <voltage_sensor_init+0x18>)
 80006d2:	f04f 0200 	mov.w	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
}
 80006d8:	bf00      	nop
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	2000009c 	.word	0x2000009c

080006e8 <voltage_sensor_update>:

void voltage_sensor_update(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
    uint16_t adc_value = (uint16_t)hal_adc2_get_raw_value(HAL_ADC2_CH_VBUS);
 80006ee:	2000      	movs	r0, #0
 80006f0:	f005 fe2c 	bl	800634c <hal_adc2_get_raw_value>
 80006f4:	4603      	mov	r3, r0
 80006f6:	80fb      	strh	r3, [r7, #6]

    float adc_voltage = ((float)adc_value / ADC_RESOLUTION) * ADC_VREF;
 80006f8:	88fb      	ldrh	r3, [r7, #6]
 80006fa:	ee07 3a90 	vmov	s15, r3
 80006fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000702:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8000730 <voltage_sensor_update+0x48>
 8000706:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800070a:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000734 <voltage_sensor_update+0x4c>
 800070e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000712:	edc7 7a00 	vstr	s15, [r7]

    vbus_voltage = adc_voltage * VOLTAGE_DIVIDER;
 8000716:	edd7 7a00 	vldr	s15, [r7]
 800071a:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800071e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000722:	4b05      	ldr	r3, [pc, #20]	@ (8000738 <voltage_sensor_update+0x50>)
 8000724:	edc3 7a00 	vstr	s15, [r3]
}
 8000728:	bf00      	nop
 800072a:	3708      	adds	r7, #8
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	45800000 	.word	0x45800000
 8000734:	40533333 	.word	0x40533333
 8000738:	2000009c 	.word	0x2000009c

0800073c <apply_phase_state>:
	    [HALL_SECTOR_1]			= {PHASE_OFF,		PHASE_LS_ON,	PHASE_HS_PWM},
	    [HALL_SECTOR_UNKNOWN]	= {PHASE_OFF,		PHASE_OFF,		PHASE_OFF	},
};

static void apply_phase_state(pwm_phase_t phase, phase_state_t state, uint8_t duty)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	71fb      	strb	r3, [r7, #7]
 8000746:	460b      	mov	r3, r1
 8000748:	71bb      	strb	r3, [r7, #6]
 800074a:	4613      	mov	r3, r2
 800074c:	717b      	strb	r3, [r7, #5]
    switch (state) {
 800074e:	79bb      	ldrb	r3, [r7, #6]
 8000750:	2b02      	cmp	r3, #2
 8000752:	d01a      	beq.n	800078a <apply_phase_state+0x4e>
 8000754:	2b02      	cmp	r3, #2
 8000756:	dc23      	bgt.n	80007a0 <apply_phase_state+0x64>
 8000758:	2b00      	cmp	r3, #0
 800075a:	d002      	beq.n	8000762 <apply_phase_state+0x26>
 800075c:	2b01      	cmp	r3, #1
 800075e:	d00a      	beq.n	8000776 <apply_phase_state+0x3a>
        case PHASE_HS_PWM:
            pwm_driver_set_duty_percent(phase, duty);
            pwm_driver_start(phase);
            break;
    }
}
 8000760:	e01e      	b.n	80007a0 <apply_phase_state+0x64>
            pwm_driver_stop(phase);
 8000762:	79fb      	ldrb	r3, [r7, #7]
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff fe76 	bl	8000456 <pwm_driver_stop>
            pwm_driver_set_duty_percent(phase, 0);
 800076a:	79fb      	ldrb	r3, [r7, #7]
 800076c:	2100      	movs	r1, #0
 800076e:	4618      	mov	r0, r3
 8000770:	f7ff fe82 	bl	8000478 <pwm_driver_set_duty_percent>
            break;
 8000774:	e014      	b.n	80007a0 <apply_phase_state+0x64>
            pwm_driver_set_duty_percent(phase, 0);
 8000776:	79fb      	ldrb	r3, [r7, #7]
 8000778:	2100      	movs	r1, #0
 800077a:	4618      	mov	r0, r3
 800077c:	f7ff fe7c 	bl	8000478 <pwm_driver_set_duty_percent>
            pwm_driver_start(phase);
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	4618      	mov	r0, r3
 8000784:	f7ff fe56 	bl	8000434 <pwm_driver_start>
            break;
 8000788:	e00a      	b.n	80007a0 <apply_phase_state+0x64>
            pwm_driver_set_duty_percent(phase, duty);
 800078a:	797a      	ldrb	r2, [r7, #5]
 800078c:	79fb      	ldrb	r3, [r7, #7]
 800078e:	4611      	mov	r1, r2
 8000790:	4618      	mov	r0, r3
 8000792:	f7ff fe71 	bl	8000478 <pwm_driver_set_duty_percent>
            pwm_driver_start(phase);
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff fe4b 	bl	8000434 <pwm_driver_start>
            break;
 800079e:	bf00      	nop
}
 80007a0:	bf00      	nop
 80007a2:	3708      	adds	r7, #8
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <commutation_init>:

void commutation_init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
    pwm_driver_init();
 80007ac:	f7ff fe30 	bl	8000410 <pwm_driver_init>
}
 80007b0:	bf00      	nop
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <commutation_update>:

void commutation_update(hall_sector_t sector, direction_t dir, uint8_t duty)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b084      	sub	sp, #16
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	4603      	mov	r3, r0
 80007bc:	71fb      	strb	r3, [r7, #7]
 80007be:	460b      	mov	r3, r1
 80007c0:	71bb      	strb	r3, [r7, #6]
 80007c2:	4613      	mov	r3, r2
 80007c4:	717b      	strb	r3, [r7, #5]
    if (sector > HALL_SECTOR_6) {
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	2b06      	cmp	r3, #6
 80007ca:	d902      	bls.n	80007d2 <commutation_update+0x1e>
        commutation_stop();
 80007cc:	f000 f82c 	bl	8000828 <commutation_stop>
        return;
 80007d0:	e022      	b.n	8000818 <commutation_update+0x64>
    }

    const commutation_step_t *table = (dir == DIRECTION_FORWARD) ? forward_table : reverse_table;
 80007d2:	79bb      	ldrb	r3, [r7, #6]
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d101      	bne.n	80007dc <commutation_update+0x28>
 80007d8:	4b11      	ldr	r3, [pc, #68]	@ (8000820 <commutation_update+0x6c>)
 80007da:	e000      	b.n	80007de <commutation_update+0x2a>
 80007dc:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <commutation_update+0x70>)
 80007de:	60fb      	str	r3, [r7, #12]
    const commutation_step_t *step = &table[sector];
 80007e0:	79fa      	ldrb	r2, [r7, #7]
 80007e2:	4613      	mov	r3, r2
 80007e4:	005b      	lsls	r3, r3, #1
 80007e6:	4413      	add	r3, r2
 80007e8:	68fa      	ldr	r2, [r7, #12]
 80007ea:	4413      	add	r3, r2
 80007ec:	60bb      	str	r3, [r7, #8]

    apply_phase_state(PWM_PHASE_U, step->u, duty);
 80007ee:	68bb      	ldr	r3, [r7, #8]
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	797a      	ldrb	r2, [r7, #5]
 80007f4:	4619      	mov	r1, r3
 80007f6:	2000      	movs	r0, #0
 80007f8:	f7ff ffa0 	bl	800073c <apply_phase_state>
    apply_phase_state(PWM_PHASE_V, step->v, duty);
 80007fc:	68bb      	ldr	r3, [r7, #8]
 80007fe:	785b      	ldrb	r3, [r3, #1]
 8000800:	797a      	ldrb	r2, [r7, #5]
 8000802:	4619      	mov	r1, r3
 8000804:	2001      	movs	r0, #1
 8000806:	f7ff ff99 	bl	800073c <apply_phase_state>
    apply_phase_state(PWM_PHASE_W, step->w, duty);
 800080a:	68bb      	ldr	r3, [r7, #8]
 800080c:	789b      	ldrb	r3, [r3, #2]
 800080e:	797a      	ldrb	r2, [r7, #5]
 8000810:	4619      	mov	r1, r3
 8000812:	2002      	movs	r0, #2
 8000814:	f7ff ff92 	bl	800073c <apply_phase_state>
}
 8000818:	3710      	adds	r7, #16
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	08006a2c 	.word	0x08006a2c
 8000824:	08006a44 	.word	0x08006a44

08000828 <commutation_stop>:

void commutation_stop(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
    pwm_driver_stop_all();
 800082c:	f7ff fe56 	bl	80004dc <pwm_driver_stop_all>
}
 8000830:	bf00      	nop
 8000832:	bd80      	pop	{r7, pc}

08000834 <motor_control_init>:
#include "hal_adc.h"

static uint32_t task_counter;

void motor_control_init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
    hal_adc2_init();
 8000838:	f005 fd59 	bl	80062ee <hal_adc2_init>
    hal_adc3_init();
 800083c:	f005 fd5d 	bl	80062fa <hal_adc3_init>

    throttle_init();
 8000840:	f7ff fef8 	bl	8000634 <throttle_init>
    hall_sensor_init();
 8000844:	f7ff fd6a 	bl	800031c <hall_sensor_init>
    voltage_sensor_init();
 8000848:	f7ff ff40 	bl	80006cc <voltage_sensor_init>
    current_sensor_init();
 800084c:	f7ff fcea 	bl	8000224 <current_sensor_init>
    temperature_sensor_init();
 8000850:	f7ff feb4 	bl	80005bc <temperature_sensor_init>
    brake_init();
 8000854:	f7ff fcb8 	bl	80001c8 <brake_init>
    direction_init();
 8000858:	f7ff fd36 	bl	80002c8 <direction_init>

    commutation_init();
 800085c:	f7ff ffa4 	bl	80007a8 <commutation_init>
    state_machine_init();
 8000860:	f000 f8c6 	bl	80009f0 <state_machine_init>

    hal_adc2_start();
 8000864:	f005 fd52 	bl	800630c <hal_adc2_start>
    hal_adc3_start();
 8000868:	f005 fd62 	bl	8006330 <hal_adc3_start>

    task_counter = 0;
 800086c:	4b02      	ldr	r3, [pc, #8]	@ (8000878 <motor_control_init+0x44>)
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	200000a0 	.word	0x200000a0

0800087c <motor_control_task>:

void motor_control_task(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
    task_counter++;
 8000882:	4b3b      	ldr	r3, [pc, #236]	@ (8000970 <motor_control_task+0xf4>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	3301      	adds	r3, #1
 8000888:	4a39      	ldr	r2, [pc, #228]	@ (8000970 <motor_control_task+0xf4>)
 800088a:	6013      	str	r3, [r2, #0]

    throttle_update();
 800088c:	f7ff fede 	bl	800064c <throttle_update>
    hall_sensor_update();
 8000890:	f7ff fd60 	bl	8000354 <hall_sensor_update>
    voltage_sensor_update();
 8000894:	f7ff ff28 	bl	80006e8 <voltage_sensor_update>
    current_sensor_update();
 8000898:	f7ff fcd2 	bl	8000240 <current_sensor_update>
    temperature_sensor_update();
 800089c:	f7ff fea2 	bl	80005e4 <temperature_sensor_update>
    brake_update();
 80008a0:	f7ff fc9e 	bl	80001e0 <brake_update>
    direction_update();
 80008a4:	f7ff fd1c 	bl	80002e0 <direction_update>

    motor_state_t current_state = state_machine_get_state();
 80008a8:	f000 f98a 	bl	8000bc0 <state_machine_get_state>
 80008ac:	4603      	mov	r3, r0
 80008ae:	71bb      	strb	r3, [r7, #6]
    hall_sector_t sector = hall_sensor_get_sector();
 80008b0:	f7ff fd92 	bl	80003d8 <hall_sensor_get_sector>
 80008b4:	4603      	mov	r3, r0
 80008b6:	717b      	strb	r3, [r7, #5]
    direction_t dir = direction_get();
 80008b8:	f7ff fd24 	bl	8000304 <direction_get>
 80008bc:	4603      	mov	r3, r0
 80008be:	713b      	strb	r3, [r7, #4]
    uint8_t throttle = throttle_get_percent();
 80008c0:	f7ff fef8 	bl	80006b4 <throttle_get_percent>
 80008c4:	4603      	mov	r3, r0
 80008c6:	70fb      	strb	r3, [r7, #3]

    motor_event_t event = EVENT_NONE;
 80008c8:	2300      	movs	r3, #0
 80008ca:	71fb      	strb	r3, [r7, #7]

    if (brake_is_pressed()) {
 80008cc:	f7ff fc9e 	bl	800020c <brake_is_pressed>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d006      	beq.n	80008e4 <motor_control_task+0x68>
        event = EVENT_BRAKE_PRESSED;
 80008d6:	2306      	movs	r3, #6
 80008d8:	71fb      	strb	r3, [r7, #7]
        state_machine_process_event(event);
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	4618      	mov	r0, r3
 80008de:	f000 f897 	bl	8000a10 <state_machine_process_event>
        return;
 80008e2:	e042      	b.n	800096a <motor_control_task+0xee>
    }

    if (throttle > 0) {
 80008e4:	78fb      	ldrb	r3, [r7, #3]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d002      	beq.n	80008f0 <motor_control_task+0x74>
        event = EVENT_THROTTLE_ACTIVE;
 80008ea:	2301      	movs	r3, #1
 80008ec:	71fb      	strb	r3, [r7, #7]
 80008ee:	e001      	b.n	80008f4 <motor_control_task+0x78>
    } else {
        event = EVENT_THROTTLE_ZERO;
 80008f0:	2302      	movs	r3, #2
 80008f2:	71fb      	strb	r3, [r7, #7]
    }

    if (hall_sensor_is_valid()) {
 80008f4:	f7ff fd7c 	bl	80003f0 <hall_sensor_is_valid>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d002      	beq.n	8000904 <motor_control_task+0x88>
        state_machine_process_event(EVENT_SECTOR_DETECTED);
 80008fe:	2003      	movs	r0, #3
 8000900:	f000 f886 	bl	8000a10 <state_machine_process_event>
    }

    state_machine_process_event(event);
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	4618      	mov	r0, r3
 8000908:	f000 f882 	bl	8000a10 <state_machine_process_event>

    current_state = state_machine_get_state();
 800090c:	f000 f958 	bl	8000bc0 <state_machine_get_state>
 8000910:	4603      	mov	r3, r0
 8000912:	71bb      	strb	r3, [r7, #6]

    switch (current_state) {
 8000914:	79bb      	ldrb	r3, [r7, #6]
 8000916:	2b07      	cmp	r3, #7
 8000918:	d827      	bhi.n	800096a <motor_control_task+0xee>
 800091a:	a201      	add	r2, pc, #4	@ (adr r2, 8000920 <motor_control_task+0xa4>)
 800091c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000920:	0800096b 	.word	0x0800096b
 8000924:	0800096b 	.word	0x0800096b
 8000928:	08000941 	.word	0x08000941
 800092c:	0800094f 	.word	0x0800094f
 8000930:	0800095d 	.word	0x0800095d
 8000934:	0800096b 	.word	0x0800096b
 8000938:	0800096b 	.word	0x0800096b
 800093c:	0800096b 	.word	0x0800096b

        case STATE_IDLE:
            break;

        case STATE_ALIGN:
            commutation_update(HALL_SECTOR_1, dir, 20);
 8000940:	793b      	ldrb	r3, [r7, #4]
 8000942:	2214      	movs	r2, #20
 8000944:	4619      	mov	r1, r3
 8000946:	2001      	movs	r0, #1
 8000948:	f7ff ff34 	bl	80007b4 <commutation_update>
            break;
 800094c:	e00d      	b.n	800096a <motor_control_task+0xee>

        case STATE_START:
            commutation_update(sector, dir, throttle);
 800094e:	78fa      	ldrb	r2, [r7, #3]
 8000950:	7939      	ldrb	r1, [r7, #4]
 8000952:	797b      	ldrb	r3, [r7, #5]
 8000954:	4618      	mov	r0, r3
 8000956:	f7ff ff2d 	bl	80007b4 <commutation_update>
            break;
 800095a:	e006      	b.n	800096a <motor_control_task+0xee>

        case STATE_RUN:
            commutation_update(sector, dir, throttle);
 800095c:	78fa      	ldrb	r2, [r7, #3]
 800095e:	7939      	ldrb	r1, [r7, #4]
 8000960:	797b      	ldrb	r3, [r7, #5]
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff ff26 	bl	80007b4 <commutation_update>
            break;
 8000968:	bf00      	nop
            break;

        case STATE_FAULT:
            break;
    }
}
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	200000a0 	.word	0x200000a0

08000974 <motor_control_hall_interrupt_callback>:

void motor_control_hall_interrupt_callback(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
    hall_sensor_update();
 800097a:	f7ff fceb 	bl	8000354 <hall_sensor_update>

    hall_sector_t sector = hall_sensor_get_sector();
 800097e:	f7ff fd2b 	bl	80003d8 <hall_sensor_get_sector>
 8000982:	4603      	mov	r3, r0
 8000984:	71fb      	strb	r3, [r7, #7]
    direction_t dir = direction_get();
 8000986:	f7ff fcbd 	bl	8000304 <direction_get>
 800098a:	4603      	mov	r3, r0
 800098c:	71bb      	strb	r3, [r7, #6]
    uint8_t throttle = throttle_get_percent();
 800098e:	f7ff fe91 	bl	80006b4 <throttle_get_percent>
 8000992:	4603      	mov	r3, r0
 8000994:	717b      	strb	r3, [r7, #5]

    motor_state_t current_state = state_machine_get_state();
 8000996:	f000 f913 	bl	8000bc0 <state_machine_get_state>
 800099a:	4603      	mov	r3, r0
 800099c:	713b      	strb	r3, [r7, #4]

    if (current_state == STATE_RUN || current_state == STATE_START) {
 800099e:	793b      	ldrb	r3, [r7, #4]
 80009a0:	2b04      	cmp	r3, #4
 80009a2:	d002      	beq.n	80009aa <motor_control_hall_interrupt_callback+0x36>
 80009a4:	793b      	ldrb	r3, [r7, #4]
 80009a6:	2b03      	cmp	r3, #3
 80009a8:	d105      	bne.n	80009b6 <motor_control_hall_interrupt_callback+0x42>
        commutation_update(sector, dir, throttle);
 80009aa:	797a      	ldrb	r2, [r7, #5]
 80009ac:	79b9      	ldrb	r1, [r7, #6]
 80009ae:	79fb      	ldrb	r3, [r7, #7]
 80009b0:	4618      	mov	r0, r3
 80009b2:	f7ff feff 	bl	80007b4 <commutation_update>
    }
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <motor_control_brake_interrupt_callback>:

void motor_control_brake_interrupt_callback(void)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	af00      	add	r7, sp, #0
    brake_update();
 80009c2:	f7ff fc0d 	bl	80001e0 <brake_update>

    if (brake_is_pressed()) {
 80009c6:	f7ff fc21 	bl	800020c <brake_is_pressed>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d003      	beq.n	80009d8 <motor_control_brake_interrupt_callback+0x1a>
        state_machine_process_event(EVENT_BRAKE_PRESSED);
 80009d0:	2006      	movs	r0, #6
 80009d2:	f000 f81d 	bl	8000a10 <state_machine_process_event>
    } else {
        state_machine_process_event(EVENT_BRAKE_RELEASED);
    }
}
 80009d6:	e002      	b.n	80009de <motor_control_brake_interrupt_callback+0x20>
        state_machine_process_event(EVENT_BRAKE_RELEASED);
 80009d8:	2007      	movs	r0, #7
 80009da:	f000 f819 	bl	8000a10 <state_machine_process_event>
}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <motor_control_direction_interrupt_callback>:

void motor_control_direction_interrupt_callback(void)
{
 80009e2:	b580      	push	{r7, lr}
 80009e4:	af00      	add	r7, sp, #0
    direction_update();
 80009e6:	f7ff fc7b 	bl	80002e0 <direction_update>
}
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
	...

080009f0 <state_machine_init>:
static void state_entry_stop(void);
static void state_entry_brake(void);
static void state_entry_fault(void);

void state_machine_init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
    current_state = STATE_INIT;
 80009f4:	4b04      	ldr	r3, [pc, #16]	@ (8000a08 <state_machine_init+0x18>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	701a      	strb	r2, [r3, #0]
    previous_state = STATE_INIT;
 80009fa:	4b04      	ldr	r3, [pc, #16]	@ (8000a0c <state_machine_init+0x1c>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	701a      	strb	r2, [r3, #0]
    state_entry_init();
 8000a00:	f000 f92c 	bl	8000c5c <state_entry_init>
}
 8000a04:	bf00      	nop
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	200000a4 	.word	0x200000a4
 8000a0c:	200000a5 	.word	0x200000a5

08000a10 <state_machine_process_event>:

void state_machine_process_event(motor_event_t event)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	71fb      	strb	r3, [r7, #7]
    switch (current_state) {
 8000a1a:	4b68      	ldr	r3, [pc, #416]	@ (8000bbc <state_machine_process_event+0x1ac>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b07      	cmp	r3, #7
 8000a20:	f200 80c7 	bhi.w	8000bb2 <state_machine_process_event+0x1a2>
 8000a24:	a201      	add	r2, pc, #4	@ (adr r2, 8000a2c <state_machine_process_event+0x1c>)
 8000a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a2a:	bf00      	nop
 8000a2c:	08000a4d 	.word	0x08000a4d
 8000a30:	08000a55 	.word	0x08000a55
 8000a34:	08000a8f 	.word	0x08000a8f
 8000a38:	08000ac7 	.word	0x08000ac7
 8000a3c:	08000aff 	.word	0x08000aff
 8000a40:	08000b29 	.word	0x08000b29
 8000a44:	08000b61 	.word	0x08000b61
 8000a48:	08000b8b 	.word	0x08000b8b
        case STATE_INIT:
            state_transition(STATE_IDLE);
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	f000 f8c3 	bl	8000bd8 <state_transition>
            break;
 8000a52:	e0ae      	b.n	8000bb2 <state_machine_process_event+0x1a2>

        case STATE_IDLE:
            if (event == EVENT_BRAKE_PRESSED) {
 8000a54:	79fb      	ldrb	r3, [r7, #7]
 8000a56:	2b06      	cmp	r3, #6
 8000a58:	d103      	bne.n	8000a62 <state_machine_process_event+0x52>
                state_transition(STATE_BRAKE);
 8000a5a:	2006      	movs	r0, #6
 8000a5c:	f000 f8bc 	bl	8000bd8 <state_transition>
                    state_transition(STATE_START);
                } else {
                    state_transition(STATE_ALIGN);
                }
            }
            break;
 8000a60:	e09a      	b.n	8000b98 <state_machine_process_event+0x188>
            } else if (event == EVENT_FAULT_OCCURRED) {
 8000a62:	79fb      	ldrb	r3, [r7, #7]
 8000a64:	2b08      	cmp	r3, #8
 8000a66:	d103      	bne.n	8000a70 <state_machine_process_event+0x60>
                state_transition(STATE_FAULT);
 8000a68:	2007      	movs	r0, #7
 8000a6a:	f000 f8b5 	bl	8000bd8 <state_transition>
            break;
 8000a6e:	e093      	b.n	8000b98 <state_machine_process_event+0x188>
            } else if (event == EVENT_THROTTLE_ACTIVE) {
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	2b01      	cmp	r3, #1
 8000a74:	f040 8090 	bne.w	8000b98 <state_machine_process_event+0x188>
                if (event == EVENT_SECTOR_DETECTED) {
 8000a78:	79fb      	ldrb	r3, [r7, #7]
 8000a7a:	2b03      	cmp	r3, #3
 8000a7c:	d103      	bne.n	8000a86 <state_machine_process_event+0x76>
                    state_transition(STATE_START);
 8000a7e:	2003      	movs	r0, #3
 8000a80:	f000 f8aa 	bl	8000bd8 <state_transition>
            break;
 8000a84:	e088      	b.n	8000b98 <state_machine_process_event+0x188>
                    state_transition(STATE_ALIGN);
 8000a86:	2002      	movs	r0, #2
 8000a88:	f000 f8a6 	bl	8000bd8 <state_transition>
            break;
 8000a8c:	e084      	b.n	8000b98 <state_machine_process_event+0x188>

        case STATE_ALIGN:
            if (event == EVENT_BRAKE_PRESSED) {
 8000a8e:	79fb      	ldrb	r3, [r7, #7]
 8000a90:	2b06      	cmp	r3, #6
 8000a92:	d103      	bne.n	8000a9c <state_machine_process_event+0x8c>
                state_transition(STATE_BRAKE);
 8000a94:	2006      	movs	r0, #6
 8000a96:	f000 f89f 	bl	8000bd8 <state_transition>
            } else if (event == EVENT_THROTTLE_ZERO) {
                state_transition(STATE_IDLE);
            } else if (event == EVENT_SECTOR_DETECTED) {
                state_transition(STATE_START);
            }
            break;
 8000a9a:	e07f      	b.n	8000b9c <state_machine_process_event+0x18c>
            } else if (event == EVENT_FAULT_OCCURRED) {
 8000a9c:	79fb      	ldrb	r3, [r7, #7]
 8000a9e:	2b08      	cmp	r3, #8
 8000aa0:	d103      	bne.n	8000aaa <state_machine_process_event+0x9a>
                state_transition(STATE_FAULT);
 8000aa2:	2007      	movs	r0, #7
 8000aa4:	f000 f898 	bl	8000bd8 <state_transition>
            break;
 8000aa8:	e078      	b.n	8000b9c <state_machine_process_event+0x18c>
            } else if (event == EVENT_THROTTLE_ZERO) {
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	2b02      	cmp	r3, #2
 8000aae:	d103      	bne.n	8000ab8 <state_machine_process_event+0xa8>
                state_transition(STATE_IDLE);
 8000ab0:	2001      	movs	r0, #1
 8000ab2:	f000 f891 	bl	8000bd8 <state_transition>
            break;
 8000ab6:	e071      	b.n	8000b9c <state_machine_process_event+0x18c>
            } else if (event == EVENT_SECTOR_DETECTED) {
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	2b03      	cmp	r3, #3
 8000abc:	d16e      	bne.n	8000b9c <state_machine_process_event+0x18c>
                state_transition(STATE_START);
 8000abe:	2003      	movs	r0, #3
 8000ac0:	f000 f88a 	bl	8000bd8 <state_transition>
            break;
 8000ac4:	e06a      	b.n	8000b9c <state_machine_process_event+0x18c>

        case STATE_START:
            if (event == EVENT_BRAKE_PRESSED) {
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	2b06      	cmp	r3, #6
 8000aca:	d103      	bne.n	8000ad4 <state_machine_process_event+0xc4>
                state_transition(STATE_BRAKE);
 8000acc:	2006      	movs	r0, #6
 8000ace:	f000 f883 	bl	8000bd8 <state_transition>
            } else if (event == EVENT_THROTTLE_ZERO) {
                state_transition(STATE_IDLE);
            } else if (event == EVENT_SPEED_REACHED) {
                state_transition(STATE_RUN);
            }
            break;
 8000ad2:	e065      	b.n	8000ba0 <state_machine_process_event+0x190>
            } else if (event == EVENT_FAULT_OCCURRED) {
 8000ad4:	79fb      	ldrb	r3, [r7, #7]
 8000ad6:	2b08      	cmp	r3, #8
 8000ad8:	d103      	bne.n	8000ae2 <state_machine_process_event+0xd2>
                state_transition(STATE_FAULT);
 8000ada:	2007      	movs	r0, #7
 8000adc:	f000 f87c 	bl	8000bd8 <state_transition>
            break;
 8000ae0:	e05e      	b.n	8000ba0 <state_machine_process_event+0x190>
            } else if (event == EVENT_THROTTLE_ZERO) {
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	2b02      	cmp	r3, #2
 8000ae6:	d103      	bne.n	8000af0 <state_machine_process_event+0xe0>
                state_transition(STATE_IDLE);
 8000ae8:	2001      	movs	r0, #1
 8000aea:	f000 f875 	bl	8000bd8 <state_transition>
            break;
 8000aee:	e057      	b.n	8000ba0 <state_machine_process_event+0x190>
            } else if (event == EVENT_SPEED_REACHED) {
 8000af0:	79fb      	ldrb	r3, [r7, #7]
 8000af2:	2b04      	cmp	r3, #4
 8000af4:	d154      	bne.n	8000ba0 <state_machine_process_event+0x190>
                state_transition(STATE_RUN);
 8000af6:	2004      	movs	r0, #4
 8000af8:	f000 f86e 	bl	8000bd8 <state_transition>
            break;
 8000afc:	e050      	b.n	8000ba0 <state_machine_process_event+0x190>

        case STATE_RUN:
            if (event == EVENT_BRAKE_PRESSED) {
 8000afe:	79fb      	ldrb	r3, [r7, #7]
 8000b00:	2b06      	cmp	r3, #6
 8000b02:	d103      	bne.n	8000b0c <state_machine_process_event+0xfc>
                state_transition(STATE_BRAKE);
 8000b04:	2006      	movs	r0, #6
 8000b06:	f000 f867 	bl	8000bd8 <state_transition>
            } else if (event == EVENT_FAULT_OCCURRED) {
                state_transition(STATE_FAULT);
            } else if (event == EVENT_THROTTLE_ZERO) {
                state_transition(STATE_STOP);
            }
            break;
 8000b0a:	e04b      	b.n	8000ba4 <state_machine_process_event+0x194>
            } else if (event == EVENT_FAULT_OCCURRED) {
 8000b0c:	79fb      	ldrb	r3, [r7, #7]
 8000b0e:	2b08      	cmp	r3, #8
 8000b10:	d103      	bne.n	8000b1a <state_machine_process_event+0x10a>
                state_transition(STATE_FAULT);
 8000b12:	2007      	movs	r0, #7
 8000b14:	f000 f860 	bl	8000bd8 <state_transition>
            break;
 8000b18:	e044      	b.n	8000ba4 <state_machine_process_event+0x194>
            } else if (event == EVENT_THROTTLE_ZERO) {
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	2b02      	cmp	r3, #2
 8000b1e:	d141      	bne.n	8000ba4 <state_machine_process_event+0x194>
                state_transition(STATE_STOP);
 8000b20:	2005      	movs	r0, #5
 8000b22:	f000 f859 	bl	8000bd8 <state_transition>
            break;
 8000b26:	e03d      	b.n	8000ba4 <state_machine_process_event+0x194>

        case STATE_STOP:
            if (event == EVENT_BRAKE_PRESSED) {
 8000b28:	79fb      	ldrb	r3, [r7, #7]
 8000b2a:	2b06      	cmp	r3, #6
 8000b2c:	d103      	bne.n	8000b36 <state_machine_process_event+0x126>
                state_transition(STATE_BRAKE);
 8000b2e:	2006      	movs	r0, #6
 8000b30:	f000 f852 	bl	8000bd8 <state_transition>
            } else if (event == EVENT_SPEED_ZERO) {
                state_transition(STATE_IDLE);
            } else if (event == EVENT_THROTTLE_ACTIVE) {
                state_transition(STATE_RUN);
            }
            break;
 8000b34:	e038      	b.n	8000ba8 <state_machine_process_event+0x198>
            } else if (event == EVENT_FAULT_OCCURRED) {
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	2b08      	cmp	r3, #8
 8000b3a:	d103      	bne.n	8000b44 <state_machine_process_event+0x134>
                state_transition(STATE_FAULT);
 8000b3c:	2007      	movs	r0, #7
 8000b3e:	f000 f84b 	bl	8000bd8 <state_transition>
            break;
 8000b42:	e031      	b.n	8000ba8 <state_machine_process_event+0x198>
            } else if (event == EVENT_SPEED_ZERO) {
 8000b44:	79fb      	ldrb	r3, [r7, #7]
 8000b46:	2b05      	cmp	r3, #5
 8000b48:	d103      	bne.n	8000b52 <state_machine_process_event+0x142>
                state_transition(STATE_IDLE);
 8000b4a:	2001      	movs	r0, #1
 8000b4c:	f000 f844 	bl	8000bd8 <state_transition>
            break;
 8000b50:	e02a      	b.n	8000ba8 <state_machine_process_event+0x198>
            } else if (event == EVENT_THROTTLE_ACTIVE) {
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d127      	bne.n	8000ba8 <state_machine_process_event+0x198>
                state_transition(STATE_RUN);
 8000b58:	2004      	movs	r0, #4
 8000b5a:	f000 f83d 	bl	8000bd8 <state_transition>
            break;
 8000b5e:	e023      	b.n	8000ba8 <state_machine_process_event+0x198>

        case STATE_BRAKE:
            if (event == EVENT_FAULT_OCCURRED) {
 8000b60:	79fb      	ldrb	r3, [r7, #7]
 8000b62:	2b08      	cmp	r3, #8
 8000b64:	d103      	bne.n	8000b6e <state_machine_process_event+0x15e>
                state_transition(STATE_FAULT);
 8000b66:	2007      	movs	r0, #7
 8000b68:	f000 f836 	bl	8000bd8 <state_transition>
                    state_transition(STATE_IDLE);
                } else {
                    state_transition(STATE_STOP);
                }
            }
            break;
 8000b6c:	e01e      	b.n	8000bac <state_machine_process_event+0x19c>
            } else if (event == EVENT_BRAKE_RELEASED) {
 8000b6e:	79fb      	ldrb	r3, [r7, #7]
 8000b70:	2b07      	cmp	r3, #7
 8000b72:	d11b      	bne.n	8000bac <state_machine_process_event+0x19c>
                if (event == EVENT_SPEED_ZERO) {
 8000b74:	79fb      	ldrb	r3, [r7, #7]
 8000b76:	2b05      	cmp	r3, #5
 8000b78:	d103      	bne.n	8000b82 <state_machine_process_event+0x172>
                    state_transition(STATE_IDLE);
 8000b7a:	2001      	movs	r0, #1
 8000b7c:	f000 f82c 	bl	8000bd8 <state_transition>
            break;
 8000b80:	e014      	b.n	8000bac <state_machine_process_event+0x19c>
                    state_transition(STATE_STOP);
 8000b82:	2005      	movs	r0, #5
 8000b84:	f000 f828 	bl	8000bd8 <state_transition>
            break;
 8000b88:	e010      	b.n	8000bac <state_machine_process_event+0x19c>

        case STATE_FAULT:
            if (event == EVENT_FAULT_CLEARED) {
 8000b8a:	79fb      	ldrb	r3, [r7, #7]
 8000b8c:	2b09      	cmp	r3, #9
 8000b8e:	d10f      	bne.n	8000bb0 <state_machine_process_event+0x1a0>
                state_transition(STATE_IDLE);
 8000b90:	2001      	movs	r0, #1
 8000b92:	f000 f821 	bl	8000bd8 <state_transition>
            }
            break;
 8000b96:	e00b      	b.n	8000bb0 <state_machine_process_event+0x1a0>
            break;
 8000b98:	bf00      	nop
 8000b9a:	e00a      	b.n	8000bb2 <state_machine_process_event+0x1a2>
            break;
 8000b9c:	bf00      	nop
 8000b9e:	e008      	b.n	8000bb2 <state_machine_process_event+0x1a2>
            break;
 8000ba0:	bf00      	nop
 8000ba2:	e006      	b.n	8000bb2 <state_machine_process_event+0x1a2>
            break;
 8000ba4:	bf00      	nop
 8000ba6:	e004      	b.n	8000bb2 <state_machine_process_event+0x1a2>
            break;
 8000ba8:	bf00      	nop
 8000baa:	e002      	b.n	8000bb2 <state_machine_process_event+0x1a2>
            break;
 8000bac:	bf00      	nop
 8000bae:	e000      	b.n	8000bb2 <state_machine_process_event+0x1a2>
            break;
 8000bb0:	bf00      	nop
    }
}
 8000bb2:	bf00      	nop
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	200000a4 	.word	0x200000a4

08000bc0 <state_machine_get_state>:

motor_state_t state_machine_get_state(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
    return current_state;
 8000bc4:	4b03      	ldr	r3, [pc, #12]	@ (8000bd4 <state_machine_get_state+0x14>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	200000a4 	.word	0x200000a4

08000bd8 <state_transition>:
{

}

static void state_transition(motor_state_t new_state)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	4603      	mov	r3, r0
 8000be0:	71fb      	strb	r3, [r7, #7]
    previous_state = current_state;
 8000be2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c54 <state_transition+0x7c>)
 8000be4:	781a      	ldrb	r2, [r3, #0]
 8000be6:	4b1c      	ldr	r3, [pc, #112]	@ (8000c58 <state_transition+0x80>)
 8000be8:	701a      	strb	r2, [r3, #0]
    current_state = new_state;
 8000bea:	4a1a      	ldr	r2, [pc, #104]	@ (8000c54 <state_transition+0x7c>)
 8000bec:	79fb      	ldrb	r3, [r7, #7]
 8000bee:	7013      	strb	r3, [r2, #0]

    switch (new_state) {
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	2b07      	cmp	r3, #7
 8000bf4:	d82a      	bhi.n	8000c4c <state_transition+0x74>
 8000bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8000bfc <state_transition+0x24>)
 8000bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bfc:	08000c1d 	.word	0x08000c1d
 8000c00:	08000c23 	.word	0x08000c23
 8000c04:	08000c29 	.word	0x08000c29
 8000c08:	08000c2f 	.word	0x08000c2f
 8000c0c:	08000c35 	.word	0x08000c35
 8000c10:	08000c3b 	.word	0x08000c3b
 8000c14:	08000c41 	.word	0x08000c41
 8000c18:	08000c47 	.word	0x08000c47
        case STATE_INIT:
            state_entry_init();
 8000c1c:	f000 f81e 	bl	8000c5c <state_entry_init>
            break;
 8000c20:	e014      	b.n	8000c4c <state_transition+0x74>
        case STATE_IDLE:
            state_entry_idle();
 8000c22:	f000 f821 	bl	8000c68 <state_entry_idle>
            break;
 8000c26:	e011      	b.n	8000c4c <state_transition+0x74>
        case STATE_ALIGN:
            state_entry_align();
 8000c28:	f000 f824 	bl	8000c74 <state_entry_align>
            break;
 8000c2c:	e00e      	b.n	8000c4c <state_transition+0x74>
        case STATE_START:
            state_entry_start();
 8000c2e:	f000 f828 	bl	8000c82 <state_entry_start>
            break;
 8000c32:	e00b      	b.n	8000c4c <state_transition+0x74>
        case STATE_RUN:
            state_entry_run();
 8000c34:	f000 f82c 	bl	8000c90 <state_entry_run>
            break;
 8000c38:	e008      	b.n	8000c4c <state_transition+0x74>
        case STATE_STOP:
            state_entry_stop();
 8000c3a:	f000 f830 	bl	8000c9e <state_entry_stop>
            break;
 8000c3e:	e005      	b.n	8000c4c <state_transition+0x74>
        case STATE_BRAKE:
            state_entry_brake();
 8000c40:	f000 f833 	bl	8000caa <state_entry_brake>
            break;
 8000c44:	e002      	b.n	8000c4c <state_transition+0x74>
        case STATE_FAULT:
            state_entry_fault();
 8000c46:	f000 f836 	bl	8000cb6 <state_entry_fault>
            break;
 8000c4a:	bf00      	nop
    }
}
 8000c4c:	bf00      	nop
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	200000a4 	.word	0x200000a4
 8000c58:	200000a5 	.word	0x200000a5

08000c5c <state_entry_init>:

static void state_entry_init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
    commutation_stop();
 8000c60:	f7ff fde2 	bl	8000828 <commutation_stop>
}
 8000c64:	bf00      	nop
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <state_entry_idle>:

static void state_entry_idle(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
    commutation_stop();
 8000c6c:	f7ff fddc 	bl	8000828 <commutation_stop>
}
 8000c70:	bf00      	nop
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <state_entry_align>:

static void state_entry_align(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0

}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr

08000c82 <state_entry_start>:

static void state_entry_start(void)
{
 8000c82:	b480      	push	{r7}
 8000c84:	af00      	add	r7, sp, #0

}
 8000c86:	bf00      	nop
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <state_entry_run>:

static void state_entry_run(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0

}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <state_entry_stop>:

static void state_entry_stop(void)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	af00      	add	r7, sp, #0
    commutation_stop();
 8000ca2:	f7ff fdc1 	bl	8000828 <commutation_stop>
}
 8000ca6:	bf00      	nop
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <state_entry_brake>:

static void state_entry_brake(void)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	af00      	add	r7, sp, #0
    commutation_stop();
 8000cae:	f7ff fdbb 	bl	8000828 <commutation_stop>
}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <state_entry_fault>:

static void state_entry_fault(void)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	af00      	add	r7, sp, #0
    commutation_stop();
 8000cba:	f7ff fdb5 	bl	8000828 <commutation_stop>
}
 8000cbe:	bf00      	nop
 8000cc0:	bd80      	pop	{r7, pc}
	...

08000cc4 <MX_ADC2_Init>:
DMA_HandleTypeDef hdma_adc2;
DMA_HandleTypeDef hdma_adc3;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b086      	sub	sp, #24
 8000cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cca:	463b      	mov	r3, r7
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
 8000cd0:	605a      	str	r2, [r3, #4]
 8000cd2:	609a      	str	r2, [r3, #8]
 8000cd4:	60da      	str	r2, [r3, #12]
 8000cd6:	611a      	str	r2, [r3, #16]
 8000cd8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000cda:	4b3b      	ldr	r3, [pc, #236]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000cdc:	4a3b      	ldr	r2, [pc, #236]	@ (8000dcc <MX_ADC2_Init+0x108>)
 8000cde:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ce0:	4b39      	ldr	r3, [pc, #228]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000ce6:	4b38      	ldr	r3, [pc, #224]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000cec:	4b36      	ldr	r3, [pc, #216]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000cee:	2201      	movs	r2, #1
 8000cf0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000cf2:	4b35      	ldr	r3, [pc, #212]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000cf8:	4b33      	ldr	r3, [pc, #204]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d00:	4b31      	ldr	r3, [pc, #196]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d06:	4b30      	ldr	r3, [pc, #192]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000d08:	2201      	movs	r2, #1
 8000d0a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d0c:	4b2e      	ldr	r3, [pc, #184]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 4;
 8000d12:	4b2d      	ldr	r3, [pc, #180]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000d14:	2204      	movs	r2, #4
 8000d16:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000d18:	4b2b      	ldr	r3, [pc, #172]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d20:	4b29      	ldr	r3, [pc, #164]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000d22:	2204      	movs	r2, #4
 8000d24:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000d26:	4b28      	ldr	r3, [pc, #160]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d2c:	4b26      	ldr	r3, [pc, #152]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000d32:	4825      	ldr	r0, [pc, #148]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000d34:	f000 fe14 	bl	8001960 <HAL_ADC_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8000d3e:	f000 fa88 	bl	8001252 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d42:	2301      	movs	r3, #1
 8000d44:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d46:	2301      	movs	r3, #1
 8000d48:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8000d4e:	2307      	movs	r3, #7
 8000d50:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d52:	2300      	movs	r3, #0
 8000d54:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d56:	2300      	movs	r3, #0
 8000d58:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d5a:	463b      	mov	r3, r7
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	481a      	ldr	r0, [pc, #104]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000d60:	f001 f8fa 	bl	8001f58 <HAL_ADC_ConfigChannel>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8000d6a:	f000 fa72 	bl	8001252 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000d72:	2302      	movs	r3, #2
 8000d74:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d76:	463b      	mov	r3, r7
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4813      	ldr	r0, [pc, #76]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000d7c:	f001 f8ec 	bl	8001f58 <HAL_ADC_ConfigChannel>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_ADC2_Init+0xc6>
  {
    Error_Handler();
 8000d86:	f000 fa64 	bl	8001252 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000d8a:	2304      	movs	r3, #4
 8000d8c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000d8e:	2303      	movs	r3, #3
 8000d90:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d92:	463b      	mov	r3, r7
 8000d94:	4619      	mov	r1, r3
 8000d96:	480c      	ldr	r0, [pc, #48]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000d98:	f001 f8de 	bl	8001f58 <HAL_ADC_ConfigChannel>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_ADC2_Init+0xe2>
  {
    Error_Handler();
 8000da2:	f000 fa56 	bl	8001252 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000da6:	2304      	movs	r3, #4
 8000da8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000daa:	463b      	mov	r3, r7
 8000dac:	4619      	mov	r1, r3
 8000dae:	4806      	ldr	r0, [pc, #24]	@ (8000dc8 <MX_ADC2_Init+0x104>)
 8000db0:	f001 f8d2 	bl	8001f58 <HAL_ADC_ConfigChannel>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <MX_ADC2_Init+0xfa>
  {
    Error_Handler();
 8000dba:	f000 fa4a 	bl	8001252 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000dbe:	bf00      	nop
 8000dc0:	3718      	adds	r7, #24
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	200000a8 	.word	0x200000a8
 8000dcc:	50000100 	.word	0x50000100

08000dd0 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b08a      	sub	sp, #40	@ 0x28
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000dd6:	f107 031c 	add.w	r3, r7, #28
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	605a      	str	r2, [r3, #4]
 8000de0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000de2:	1d3b      	adds	r3, r7, #4
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
 8000df0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000df2:	4b2d      	ldr	r3, [pc, #180]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000df4:	4a2d      	ldr	r2, [pc, #180]	@ (8000eac <MX_ADC3_Init+0xdc>)
 8000df6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000df8:	4b2b      	ldr	r3, [pc, #172]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000dfe:	4b2a      	ldr	r3, [pc, #168]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e04:	4b28      	ldr	r3, [pc, #160]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8000e0a:	4b27      	ldr	r3, [pc, #156]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000e10:	4b25      	ldr	r3, [pc, #148]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e18:	4b23      	ldr	r3, [pc, #140]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e1e:	4b22      	ldr	r3, [pc, #136]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e20:	2201      	movs	r2, #1
 8000e22:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e24:	4b20      	ldr	r3, [pc, #128]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000e2a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8000e30:	4b1d      	ldr	r3, [pc, #116]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e38:	4b1b      	ldr	r3, [pc, #108]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e3a:	2204      	movs	r2, #4
 8000e3c:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000e44:	4b18      	ldr	r3, [pc, #96]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000e4a:	4817      	ldr	r0, [pc, #92]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e4c:	f000 fd88 	bl	8001960 <HAL_ADC_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_ADC3_Init+0x8a>
  {
    Error_Handler();
 8000e56:	f000 f9fc 	bl	8001252 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000e5e:	f107 031c 	add.w	r3, r7, #28
 8000e62:	4619      	mov	r1, r3
 8000e64:	4810      	ldr	r0, [pc, #64]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e66:	f001 fb61 	bl	800252c <HAL_ADCEx_MultiModeConfigChannel>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_ADC3_Init+0xa4>
  {
    Error_Handler();
 8000e70:	f000 f9ef 	bl	8001252 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e74:	2301      	movs	r3, #1
 8000e76:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8000e80:	2307      	movs	r3, #7
 8000e82:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e84:	2300      	movs	r3, #0
 8000e86:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000e8c:	1d3b      	adds	r3, r7, #4
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4805      	ldr	r0, [pc, #20]	@ (8000ea8 <MX_ADC3_Init+0xd8>)
 8000e92:	f001 f861 	bl	8001f58 <HAL_ADC_ConfigChannel>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <MX_ADC3_Init+0xd0>
  {
    Error_Handler();
 8000e9c:	f000 f9d9 	bl	8001252 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000ea0:	bf00      	nop
 8000ea2:	3728      	adds	r7, #40	@ 0x28
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	200000f8 	.word	0x200000f8
 8000eac:	50000400 	.word	0x50000400

08000eb0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b08a      	sub	sp, #40	@ 0x28
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb8:	f107 0314 	add.w	r3, r7, #20
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	601a      	str	r2, [r3, #0]
 8000ec0:	605a      	str	r2, [r3, #4]
 8000ec2:	609a      	str	r2, [r3, #8]
 8000ec4:	60da      	str	r2, [r3, #12]
 8000ec6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a46      	ldr	r2, [pc, #280]	@ (8000fe8 <HAL_ADC_MspInit+0x138>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d14d      	bne.n	8000f6e <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000ed2:	4b46      	ldr	r3, [pc, #280]	@ (8000fec <HAL_ADC_MspInit+0x13c>)
 8000ed4:	695b      	ldr	r3, [r3, #20]
 8000ed6:	4a45      	ldr	r2, [pc, #276]	@ (8000fec <HAL_ADC_MspInit+0x13c>)
 8000ed8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000edc:	6153      	str	r3, [r2, #20]
 8000ede:	4b43      	ldr	r3, [pc, #268]	@ (8000fec <HAL_ADC_MspInit+0x13c>)
 8000ee0:	695b      	ldr	r3, [r3, #20]
 8000ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ee6:	613b      	str	r3, [r7, #16]
 8000ee8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eea:	4b40      	ldr	r3, [pc, #256]	@ (8000fec <HAL_ADC_MspInit+0x13c>)
 8000eec:	695b      	ldr	r3, [r3, #20]
 8000eee:	4a3f      	ldr	r2, [pc, #252]	@ (8000fec <HAL_ADC_MspInit+0x13c>)
 8000ef0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ef4:	6153      	str	r3, [r2, #20]
 8000ef6:	4b3d      	ldr	r3, [pc, #244]	@ (8000fec <HAL_ADC_MspInit+0x13c>)
 8000ef8:	695b      	ldr	r3, [r3, #20]
 8000efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC2_IN1
    PA5     ------> ADC2_IN2
    PA6     ------> ADC2_IN3
    PA7     ------> ADC2_IN4
    */
    GPIO_InitStruct.Pin = VBUS_ADC_Pin|MOSFET_TEMP_ADC_Pin|MOTOR_TEMP_ADC_Pin|THROTTLE_ADC_Pin;
 8000f02:	23f0      	movs	r3, #240	@ 0xf0
 8000f04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f06:	2303      	movs	r3, #3
 8000f08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0e:	f107 0314 	add.w	r3, r7, #20
 8000f12:	4619      	mov	r1, r3
 8000f14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f18:	f001 ffee 	bl	8002ef8 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Channel1;
 8000f1c:	4b34      	ldr	r3, [pc, #208]	@ (8000ff0 <HAL_ADC_MspInit+0x140>)
 8000f1e:	4a35      	ldr	r2, [pc, #212]	@ (8000ff4 <HAL_ADC_MspInit+0x144>)
 8000f20:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f22:	4b33      	ldr	r3, [pc, #204]	@ (8000ff0 <HAL_ADC_MspInit+0x140>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f28:	4b31      	ldr	r3, [pc, #196]	@ (8000ff0 <HAL_ADC_MspInit+0x140>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000f2e:	4b30      	ldr	r3, [pc, #192]	@ (8000ff0 <HAL_ADC_MspInit+0x140>)
 8000f30:	2280      	movs	r2, #128	@ 0x80
 8000f32:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f34:	4b2e      	ldr	r3, [pc, #184]	@ (8000ff0 <HAL_ADC_MspInit+0x140>)
 8000f36:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f3a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f3c:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff0 <HAL_ADC_MspInit+0x140>)
 8000f3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f42:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000f44:	4b2a      	ldr	r3, [pc, #168]	@ (8000ff0 <HAL_ADC_MspInit+0x140>)
 8000f46:	2220      	movs	r2, #32
 8000f48:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000f4a:	4b29      	ldr	r3, [pc, #164]	@ (8000ff0 <HAL_ADC_MspInit+0x140>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000f50:	4827      	ldr	r0, [pc, #156]	@ (8000ff0 <HAL_ADC_MspInit+0x140>)
 8000f52:	f001 fe1e 	bl	8002b92 <HAL_DMA_Init>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8000f5c:	f000 f979 	bl	8001252 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	4a23      	ldr	r2, [pc, #140]	@ (8000ff0 <HAL_ADC_MspInit+0x140>)
 8000f64:	639a      	str	r2, [r3, #56]	@ 0x38
 8000f66:	4a22      	ldr	r2, [pc, #136]	@ (8000ff0 <HAL_ADC_MspInit+0x140>)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000f6c:	e038      	b.n	8000fe0 <HAL_ADC_MspInit+0x130>
  else if(adcHandle->Instance==ADC3)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a21      	ldr	r2, [pc, #132]	@ (8000ff8 <HAL_ADC_MspInit+0x148>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d133      	bne.n	8000fe0 <HAL_ADC_MspInit+0x130>
    __HAL_RCC_ADC34_CLK_ENABLE();
 8000f78:	4b1c      	ldr	r3, [pc, #112]	@ (8000fec <HAL_ADC_MspInit+0x13c>)
 8000f7a:	695b      	ldr	r3, [r3, #20]
 8000f7c:	4a1b      	ldr	r2, [pc, #108]	@ (8000fec <HAL_ADC_MspInit+0x13c>)
 8000f7e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000f82:	6153      	str	r3, [r2, #20]
 8000f84:	4b19      	ldr	r3, [pc, #100]	@ (8000fec <HAL_ADC_MspInit+0x13c>)
 8000f86:	695b      	ldr	r3, [r3, #20]
 8000f88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000f8c:	60bb      	str	r3, [r7, #8]
 8000f8e:	68bb      	ldr	r3, [r7, #8]
    hdma_adc3.Instance = DMA2_Channel5;
 8000f90:	4b1a      	ldr	r3, [pc, #104]	@ (8000ffc <HAL_ADC_MspInit+0x14c>)
 8000f92:	4a1b      	ldr	r2, [pc, #108]	@ (8001000 <HAL_ADC_MspInit+0x150>)
 8000f94:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f96:	4b19      	ldr	r3, [pc, #100]	@ (8000ffc <HAL_ADC_MspInit+0x14c>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f9c:	4b17      	ldr	r3, [pc, #92]	@ (8000ffc <HAL_ADC_MspInit+0x14c>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000fa2:	4b16      	ldr	r3, [pc, #88]	@ (8000ffc <HAL_ADC_MspInit+0x14c>)
 8000fa4:	2280      	movs	r2, #128	@ 0x80
 8000fa6:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fa8:	4b14      	ldr	r3, [pc, #80]	@ (8000ffc <HAL_ADC_MspInit+0x14c>)
 8000faa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fae:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fb0:	4b12      	ldr	r3, [pc, #72]	@ (8000ffc <HAL_ADC_MspInit+0x14c>)
 8000fb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fb6:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8000fb8:	4b10      	ldr	r3, [pc, #64]	@ (8000ffc <HAL_ADC_MspInit+0x14c>)
 8000fba:	2220      	movs	r2, #32
 8000fbc:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000ffc <HAL_ADC_MspInit+0x14c>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000fc4:	480d      	ldr	r0, [pc, #52]	@ (8000ffc <HAL_ADC_MspInit+0x14c>)
 8000fc6:	f001 fde4 	bl	8002b92 <HAL_DMA_Init>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <HAL_ADC_MspInit+0x124>
      Error_Handler();
 8000fd0:	f000 f93f 	bl	8001252 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	4a09      	ldr	r2, [pc, #36]	@ (8000ffc <HAL_ADC_MspInit+0x14c>)
 8000fd8:	639a      	str	r2, [r3, #56]	@ 0x38
 8000fda:	4a08      	ldr	r2, [pc, #32]	@ (8000ffc <HAL_ADC_MspInit+0x14c>)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000fe0:	bf00      	nop
 8000fe2:	3728      	adds	r7, #40	@ 0x28
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	50000100 	.word	0x50000100
 8000fec:	40021000 	.word	0x40021000
 8000ff0:	20000148 	.word	0x20000148
 8000ff4:	40020408 	.word	0x40020408
 8000ff8:	50000400 	.word	0x50000400
 8000ffc:	2000018c 	.word	0x2000018c
 8001000:	40020458 	.word	0x40020458

08001004 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800100a:	4b10      	ldr	r3, [pc, #64]	@ (800104c <MX_DMA_Init+0x48>)
 800100c:	695b      	ldr	r3, [r3, #20]
 800100e:	4a0f      	ldr	r2, [pc, #60]	@ (800104c <MX_DMA_Init+0x48>)
 8001010:	f043 0302 	orr.w	r3, r3, #2
 8001014:	6153      	str	r3, [r2, #20]
 8001016:	4b0d      	ldr	r3, [pc, #52]	@ (800104c <MX_DMA_Init+0x48>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	f003 0302 	and.w	r3, r3, #2
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8001022:	2200      	movs	r2, #0
 8001024:	2100      	movs	r1, #0
 8001026:	2038      	movs	r0, #56	@ 0x38
 8001028:	f001 fd7d 	bl	8002b26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 800102c:	2038      	movs	r0, #56	@ 0x38
 800102e:	f001 fd96 	bl	8002b5e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8001032:	2200      	movs	r2, #0
 8001034:	2100      	movs	r1, #0
 8001036:	203c      	movs	r0, #60	@ 0x3c
 8001038:	f001 fd75 	bl	8002b26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 800103c:	203c      	movs	r0, #60	@ 0x3c
 800103e:	f001 fd8e 	bl	8002b5e <HAL_NVIC_EnableIRQ>

}
 8001042:	bf00      	nop
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40021000 	.word	0x40021000

08001050 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001056:	f107 030c 	add.w	r3, r7, #12
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
 8001064:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001066:	4b22      	ldr	r3, [pc, #136]	@ (80010f0 <MX_GPIO_Init+0xa0>)
 8001068:	695b      	ldr	r3, [r3, #20]
 800106a:	4a21      	ldr	r2, [pc, #132]	@ (80010f0 <MX_GPIO_Init+0xa0>)
 800106c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001070:	6153      	str	r3, [r2, #20]
 8001072:	4b1f      	ldr	r3, [pc, #124]	@ (80010f0 <MX_GPIO_Init+0xa0>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800107a:	60bb      	str	r3, [r7, #8]
 800107c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800107e:	4b1c      	ldr	r3, [pc, #112]	@ (80010f0 <MX_GPIO_Init+0xa0>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	4a1b      	ldr	r2, [pc, #108]	@ (80010f0 <MX_GPIO_Init+0xa0>)
 8001084:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001088:	6153      	str	r3, [r2, #20]
 800108a:	4b19      	ldr	r3, [pc, #100]	@ (80010f0 <MX_GPIO_Init+0xa0>)
 800108c:	695b      	ldr	r3, [r3, #20]
 800108e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001096:	4b16      	ldr	r3, [pc, #88]	@ (80010f0 <MX_GPIO_Init+0xa0>)
 8001098:	695b      	ldr	r3, [r3, #20]
 800109a:	4a15      	ldr	r2, [pc, #84]	@ (80010f0 <MX_GPIO_Init+0xa0>)
 800109c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010a0:	6153      	str	r3, [r2, #20]
 80010a2:	4b13      	ldr	r3, [pc, #76]	@ (80010f0 <MX_GPIO_Init+0xa0>)
 80010a4:	695b      	ldr	r3, [r3, #20]
 80010a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010aa:	603b      	str	r3, [r7, #0]
 80010ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : DIRECTION_BUTTON_Pin BRAKE_BUTTON_Pin */
  GPIO_InitStruct.Pin = DIRECTION_BUTTON_Pin|BRAKE_BUTTON_Pin;
 80010ae:	2328      	movs	r3, #40	@ 0x28
 80010b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80010b2:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80010b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010b8:	2301      	movs	r3, #1
 80010ba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010bc:	f107 030c 	add.w	r3, r7, #12
 80010c0:	4619      	mov	r1, r3
 80010c2:	480c      	ldr	r0, [pc, #48]	@ (80010f4 <MX_GPIO_Init+0xa4>)
 80010c4:	f001 ff18 	bl	8002ef8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80010c8:	2200      	movs	r2, #0
 80010ca:	2100      	movs	r1, #0
 80010cc:	2009      	movs	r0, #9
 80010ce:	f001 fd2a 	bl	8002b26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80010d2:	2009      	movs	r0, #9
 80010d4:	f001 fd43 	bl	8002b5e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80010d8:	2200      	movs	r2, #0
 80010da:	2100      	movs	r1, #0
 80010dc:	2017      	movs	r0, #23
 80010de:	f001 fd22 	bl	8002b26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80010e2:	2017      	movs	r0, #23
 80010e4:	f001 fd3b 	bl	8002b5e <HAL_NVIC_EnableIRQ>

}
 80010e8:	bf00      	nop
 80010ea:	3720      	adds	r7, #32
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	40021000 	.word	0x40021000
 80010f4:	48000400 	.word	0x48000400

080010f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fc:	f000 fb88 	bl	8001810 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001100:	f000 f828 	bl	8001154 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001104:	f7ff ffa4 	bl	8001050 <MX_GPIO_Init>
  MX_DMA_Init();
 8001108:	f7ff ff7c 	bl	8001004 <MX_DMA_Init>
  MX_ADC2_Init();
 800110c:	f7ff fdda 	bl	8000cc4 <MX_ADC2_Init>
  MX_TIM2_Init();
 8001110:	f000 fa3a 	bl	8001588 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001114:	f000 f990 	bl	8001438 <MX_TIM1_Init>
  MX_ADC3_Init();
 8001118:	f7ff fe5a 	bl	8000dd0 <MX_ADC3_Init>
  MX_OPAMP3_Init();
 800111c:	f000 f8a0 	bl	8001260 <MX_OPAMP3_Init>
  /* USER CODE BEGIN 2 */
  hal_timer2_input_capture_start();
 8001120:	f005 fa34 	bl	800658c <hal_timer2_input_capture_start>
  motor_control_init();
 8001124:	f7ff fb86 	bl	8000834 <motor_control_init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  app_init();
 8001128:	f005 fafa 	bl	8006720 <app_init>
  while (1)
  {
	  motor_control_task();
 800112c:	f7ff fba6 	bl	800087c <motor_control_task>
	  phase_current = current_sensor_get_phase_current();
 8001130:	f7ff f8bc 	bl	80002ac <current_sensor_get_phase_current>
 8001134:	eef0 7a40 	vmov.f32	s15, s0
 8001138:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800113c:	ee17 3a90 	vmov	r3, s15
 8001140:	b29a      	uxth	r2, r3
 8001142:	4b03      	ldr	r3, [pc, #12]	@ (8001150 <main+0x58>)
 8001144:	801a      	strh	r2, [r3, #0]
	  HAL_Delay(10);
 8001146:	200a      	movs	r0, #10
 8001148:	f000 fbc8 	bl	80018dc <HAL_Delay>
	  motor_control_task();
 800114c:	bf00      	nop
 800114e:	e7ed      	b.n	800112c <main+0x34>
 8001150:	200001d0 	.word	0x200001d0

08001154 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b09e      	sub	sp, #120	@ 0x78
 8001158:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800115a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800115e:	2228      	movs	r2, #40	@ 0x28
 8001160:	2100      	movs	r1, #0
 8001162:	4618      	mov	r0, r3
 8001164:	f005 fafa 	bl	800675c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001168:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]
 8001176:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001178:	463b      	mov	r3, r7
 800117a:	223c      	movs	r2, #60	@ 0x3c
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f005 faec 	bl	800675c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001184:	2301      	movs	r3, #1
 8001186:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001188:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800118c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800118e:	2300      	movs	r3, #0
 8001190:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001192:	2301      	movs	r3, #1
 8001194:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001196:	2302      	movs	r3, #2
 8001198:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800119a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800119e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80011a0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80011a4:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011a6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80011aa:	4618      	mov	r0, r3
 80011ac:	f002 f924 	bl	80033f8 <HAL_RCC_OscConfig>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <SystemClock_Config+0x66>
  {
    Error_Handler();
 80011b6:	f000 f84c 	bl	8001252 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ba:	230f      	movs	r3, #15
 80011bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011be:	2302      	movs	r3, #2
 80011c0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011c2:	2300      	movs	r3, #0
 80011c4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011cc:	2300      	movs	r3, #0
 80011ce:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011d0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80011d4:	2102      	movs	r1, #2
 80011d6:	4618      	mov	r0, r3
 80011d8:	f003 f91c 	bl	8004414 <HAL_RCC_ClockConfig>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80011e2:	f000 f836 	bl	8001252 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC12
 80011e6:	f44f 538c 	mov.w	r3, #4480	@ 0x1180
 80011ea:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC34;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80011ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011f0:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 80011f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80011f8:	2300      	movs	r3, #0
 80011fa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011fc:	463b      	mov	r3, r7
 80011fe:	4618      	mov	r0, r3
 8001200:	f003 faca 	bl	8004798 <HAL_RCCEx_PeriphCLKConfig>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800120a:	f000 f822 	bl	8001252 <Error_Handler>
  }
}
 800120e:	bf00      	nop
 8001210:	3778      	adds	r7, #120	@ 0x78
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
	motor_control_hall_interrupt_callback();
 800121e:	f7ff fba9 	bl	8000974 <motor_control_hall_interrupt_callback>
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b082      	sub	sp, #8
 800122e:	af00      	add	r7, sp, #0
 8001230:	4603      	mov	r3, r0
 8001232:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == BRAKE_BUTTON_Pin) {
 8001234:	88fb      	ldrh	r3, [r7, #6]
 8001236:	2b20      	cmp	r3, #32
 8001238:	d102      	bne.n	8001240 <HAL_GPIO_EXTI_Callback+0x16>
		motor_control_brake_interrupt_callback();
 800123a:	f7ff fbc0 	bl	80009be <motor_control_brake_interrupt_callback>
	} else if (GPIO_Pin == DIRECTION_BUTTON_Pin) {
		motor_control_direction_interrupt_callback();
	}
}
 800123e:	e004      	b.n	800124a <HAL_GPIO_EXTI_Callback+0x20>
	} else if (GPIO_Pin == DIRECTION_BUTTON_Pin) {
 8001240:	88fb      	ldrh	r3, [r7, #6]
 8001242:	2b08      	cmp	r3, #8
 8001244:	d101      	bne.n	800124a <HAL_GPIO_EXTI_Callback+0x20>
		motor_control_direction_interrupt_callback();
 8001246:	f7ff fbcc 	bl	80009e2 <motor_control_direction_interrupt_callback>
}
 800124a:	bf00      	nop
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}

08001252 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001252:	b480      	push	{r7}
 8001254:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001256:	b672      	cpsid	i
}
 8001258:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800125a:	bf00      	nop
 800125c:	e7fd      	b.n	800125a <Error_Handler+0x8>
	...

08001260 <MX_OPAMP3_Init>:

OPAMP_HandleTypeDef hopamp3;

/* OPAMP3 init function */
void MX_OPAMP3_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8001264:	4b0f      	ldr	r3, [pc, #60]	@ (80012a4 <MX_OPAMP3_Init+0x44>)
 8001266:	4a10      	ldr	r2, [pc, #64]	@ (80012a8 <MX_OPAMP3_Init+0x48>)
 8001268:	601a      	str	r2, [r3, #0]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 800126a:	4b0e      	ldr	r3, [pc, #56]	@ (80012a4 <MX_OPAMP3_Init+0x44>)
 800126c:	2240      	movs	r2, #64	@ 0x40
 800126e:	605a      	str	r2, [r3, #4]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001270:	4b0c      	ldr	r3, [pc, #48]	@ (80012a4 <MX_OPAMP3_Init+0x44>)
 8001272:	220c      	movs	r2, #12
 8001274:	60da      	str	r2, [r3, #12]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001276:	4b0b      	ldr	r3, [pc, #44]	@ (80012a4 <MX_OPAMP3_Init+0x44>)
 8001278:	2200      	movs	r2, #0
 800127a:	611a      	str	r2, [r3, #16]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 800127c:	4b09      	ldr	r3, [pc, #36]	@ (80012a4 <MX_OPAMP3_Init+0x44>)
 800127e:	2200      	movs	r2, #0
 8001280:	61da      	str	r2, [r3, #28]
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16;
 8001282:	4b08      	ldr	r3, [pc, #32]	@ (80012a4 <MX_OPAMP3_Init+0x44>)
 8001284:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8001288:	621a      	str	r2, [r3, #32]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800128a:	4b06      	ldr	r3, [pc, #24]	@ (80012a4 <MX_OPAMP3_Init+0x44>)
 800128c:	2200      	movs	r2, #0
 800128e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8001290:	4804      	ldr	r0, [pc, #16]	@ (80012a4 <MX_OPAMP3_Init+0x44>)
 8001292:	f001 ffdb 	bl	800324c <HAL_OPAMP_Init>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_OPAMP3_Init+0x40>
  {
    Error_Handler();
 800129c:	f7ff ffd9 	bl	8001252 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 80012a0:	bf00      	nop
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	200001d4 	.word	0x200001d4
 80012a8:	40010040 	.word	0x40010040

080012ac <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b088      	sub	sp, #32
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b4:	f107 030c 	add.w	r3, r7, #12
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]
 80012c2:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP3)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a0f      	ldr	r2, [pc, #60]	@ (8001308 <HAL_OPAMP_MspInit+0x5c>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d117      	bne.n	80012fe <HAL_OPAMP_MspInit+0x52>
  {
  /* USER CODE BEGIN OPAMP3_MspInit 0 */

  /* USER CODE END OPAMP3_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ce:	4b0f      	ldr	r3, [pc, #60]	@ (800130c <HAL_OPAMP_MspInit+0x60>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	4a0e      	ldr	r2, [pc, #56]	@ (800130c <HAL_OPAMP_MspInit+0x60>)
 80012d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012d8:	6153      	str	r3, [r2, #20]
 80012da:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <HAL_OPAMP_MspInit+0x60>)
 80012dc:	695b      	ldr	r3, [r3, #20]
 80012de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012e2:	60bb      	str	r3, [r7, #8]
 80012e4:	68bb      	ldr	r3, [r7, #8]
    /**OPAMP3 GPIO Configuration
    PB0     ------> OPAMP3_VINP
    PB1     ------> OPAMP3_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012e6:	2303      	movs	r3, #3
 80012e8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ea:	2303      	movs	r3, #3
 80012ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f2:	f107 030c 	add.w	r3, r7, #12
 80012f6:	4619      	mov	r1, r3
 80012f8:	4805      	ldr	r0, [pc, #20]	@ (8001310 <HAL_OPAMP_MspInit+0x64>)
 80012fa:	f001 fdfd 	bl	8002ef8 <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
}
 80012fe:	bf00      	nop
 8001300:	3720      	adds	r7, #32
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40010040 	.word	0x40010040
 800130c:	40021000 	.word	0x40021000
 8001310:	48000400 	.word	0x48000400

08001314 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800131a:	4b0f      	ldr	r3, [pc, #60]	@ (8001358 <HAL_MspInit+0x44>)
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	4a0e      	ldr	r2, [pc, #56]	@ (8001358 <HAL_MspInit+0x44>)
 8001320:	f043 0301 	orr.w	r3, r3, #1
 8001324:	6193      	str	r3, [r2, #24]
 8001326:	4b0c      	ldr	r3, [pc, #48]	@ (8001358 <HAL_MspInit+0x44>)
 8001328:	699b      	ldr	r3, [r3, #24]
 800132a:	f003 0301 	and.w	r3, r3, #1
 800132e:	607b      	str	r3, [r7, #4]
 8001330:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001332:	4b09      	ldr	r3, [pc, #36]	@ (8001358 <HAL_MspInit+0x44>)
 8001334:	69db      	ldr	r3, [r3, #28]
 8001336:	4a08      	ldr	r2, [pc, #32]	@ (8001358 <HAL_MspInit+0x44>)
 8001338:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800133c:	61d3      	str	r3, [r2, #28]
 800133e:	4b06      	ldr	r3, [pc, #24]	@ (8001358 <HAL_MspInit+0x44>)
 8001340:	69db      	ldr	r3, [r3, #28]
 8001342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800134a:	bf00      	nop
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	40021000 	.word	0x40021000

0800135c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001360:	bf00      	nop
 8001362:	e7fd      	b.n	8001360 <NMI_Handler+0x4>

08001364 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001368:	bf00      	nop
 800136a:	e7fd      	b.n	8001368 <HardFault_Handler+0x4>

0800136c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001370:	bf00      	nop
 8001372:	e7fd      	b.n	8001370 <MemManage_Handler+0x4>

08001374 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001378:	bf00      	nop
 800137a:	e7fd      	b.n	8001378 <BusFault_Handler+0x4>

0800137c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001380:	bf00      	nop
 8001382:	e7fd      	b.n	8001380 <UsageFault_Handler+0x4>

08001384 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr

08001392 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001392:	b480      	push	{r7}
 8001394:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001396:	bf00      	nop
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr

080013ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013b2:	f000 fa73 	bl	800189c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}

080013ba <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIRECTION_BUTTON_Pin);
 80013be:	2008      	movs	r0, #8
 80013c0:	f001 ff2c 	bl	800321c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80013c4:	bf00      	nop
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BRAKE_BUTTON_Pin);
 80013cc:	2020      	movs	r0, #32
 80013ce:	f001 ff25 	bl	800321c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013dc:	4802      	ldr	r0, [pc, #8]	@ (80013e8 <TIM2_IRQHandler+0x10>)
 80013de:	f003 fd77 	bl	8004ed0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013e2:	bf00      	nop
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	20000254 	.word	0x20000254

080013ec <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80013f0:	4802      	ldr	r0, [pc, #8]	@ (80013fc <DMA2_Channel1_IRQHandler+0x10>)
 80013f2:	f001 fc74 	bl	8002cde <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80013f6:	bf00      	nop
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000148 	.word	0x20000148

08001400 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001404:	4802      	ldr	r0, [pc, #8]	@ (8001410 <DMA2_Channel5_IRQHandler+0x10>)
 8001406:	f001 fc6a 	bl	8002cde <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	2000018c 	.word	0x2000018c

08001414 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001418:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <SystemInit+0x20>)
 800141a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800141e:	4a05      	ldr	r2, [pc, #20]	@ (8001434 <SystemInit+0x20>)
 8001420:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001424:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001428:	bf00      	nop
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	e000ed00 	.word	0xe000ed00

08001438 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b096      	sub	sp, #88	@ 0x58
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800143e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800144a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]
 8001456:	60da      	str	r2, [r3, #12]
 8001458:	611a      	str	r2, [r3, #16]
 800145a:	615a      	str	r2, [r3, #20]
 800145c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800145e:	1d3b      	adds	r3, r7, #4
 8001460:	222c      	movs	r2, #44	@ 0x2c
 8001462:	2100      	movs	r1, #0
 8001464:	4618      	mov	r0, r3
 8001466:	f005 f979 	bl	800675c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800146a:	4b45      	ldr	r3, [pc, #276]	@ (8001580 <MX_TIM1_Init+0x148>)
 800146c:	4a45      	ldr	r2, [pc, #276]	@ (8001584 <MX_TIM1_Init+0x14c>)
 800146e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9-1;
 8001470:	4b43      	ldr	r3, [pc, #268]	@ (8001580 <MX_TIM1_Init+0x148>)
 8001472:	2208      	movs	r2, #8
 8001474:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001476:	4b42      	ldr	r3, [pc, #264]	@ (8001580 <MX_TIM1_Init+0x148>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500-1;
 800147c:	4b40      	ldr	r3, [pc, #256]	@ (8001580 <MX_TIM1_Init+0x148>)
 800147e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001482:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001484:	4b3e      	ldr	r3, [pc, #248]	@ (8001580 <MX_TIM1_Init+0x148>)
 8001486:	2200      	movs	r2, #0
 8001488:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800148a:	4b3d      	ldr	r3, [pc, #244]	@ (8001580 <MX_TIM1_Init+0x148>)
 800148c:	2200      	movs	r2, #0
 800148e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001490:	4b3b      	ldr	r3, [pc, #236]	@ (8001580 <MX_TIM1_Init+0x148>)
 8001492:	2280      	movs	r2, #128	@ 0x80
 8001494:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001496:	483a      	ldr	r0, [pc, #232]	@ (8001580 <MX_TIM1_Init+0x148>)
 8001498:	f003 fb2c 	bl	8004af4 <HAL_TIM_PWM_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80014a2:	f7ff fed6 	bl	8001252 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a6:	2300      	movs	r3, #0
 80014a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80014aa:	2300      	movs	r3, #0
 80014ac:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ae:	2300      	movs	r3, #0
 80014b0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014b2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80014b6:	4619      	mov	r1, r3
 80014b8:	4831      	ldr	r0, [pc, #196]	@ (8001580 <MX_TIM1_Init+0x148>)
 80014ba:	f004 fdd7 	bl	800606c <HAL_TIMEx_MasterConfigSynchronization>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80014c4:	f7ff fec5 	bl	8001252 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014c8:	2360      	movs	r3, #96	@ 0x60
 80014ca:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80014cc:	2300      	movs	r3, #0
 80014ce:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014d0:	2300      	movs	r3, #0
 80014d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014d4:	2300      	movs	r3, #0
 80014d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014d8:	2300      	movs	r3, #0
 80014da:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014dc:	2300      	movs	r3, #0
 80014de:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014e0:	2300      	movs	r3, #0
 80014e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014e4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014e8:	2200      	movs	r2, #0
 80014ea:	4619      	mov	r1, r3
 80014ec:	4824      	ldr	r0, [pc, #144]	@ (8001580 <MX_TIM1_Init+0x148>)
 80014ee:	f003 fdf1 	bl	80050d4 <HAL_TIM_PWM_ConfigChannel>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80014f8:	f7ff feab 	bl	8001252 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014fc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001500:	2204      	movs	r2, #4
 8001502:	4619      	mov	r1, r3
 8001504:	481e      	ldr	r0, [pc, #120]	@ (8001580 <MX_TIM1_Init+0x148>)
 8001506:	f003 fde5 	bl	80050d4 <HAL_TIM_PWM_ConfigChannel>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001510:	f7ff fe9f 	bl	8001252 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001514:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001518:	2208      	movs	r2, #8
 800151a:	4619      	mov	r1, r3
 800151c:	4818      	ldr	r0, [pc, #96]	@ (8001580 <MX_TIM1_Init+0x148>)
 800151e:	f003 fdd9 	bl	80050d4 <HAL_TIM_PWM_ConfigChannel>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001528:	f7ff fe93 	bl	8001252 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800152c:	2300      	movs	r3, #0
 800152e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001534:	2300      	movs	r3, #0
 8001536:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 8;
 8001538:	2308      	movs	r3, #8
 800153a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800153c:	2300      	movs	r3, #0
 800153e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001540:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001544:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001546:	2300      	movs	r3, #0
 8001548:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800154a:	2300      	movs	r3, #0
 800154c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800154e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001552:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001554:	2300      	movs	r3, #0
 8001556:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001558:	2300      	movs	r3, #0
 800155a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800155c:	1d3b      	adds	r3, r7, #4
 800155e:	4619      	mov	r1, r3
 8001560:	4807      	ldr	r0, [pc, #28]	@ (8001580 <MX_TIM1_Init+0x148>)
 8001562:	f004 fe03 	bl	800616c <HAL_TIMEx_ConfigBreakDeadTime>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 800156c:	f7ff fe71 	bl	8001252 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001570:	4803      	ldr	r0, [pc, #12]	@ (8001580 <MX_TIM1_Init+0x148>)
 8001572:	f000 f8bb 	bl	80016ec <HAL_TIM_MspPostInit>

}
 8001576:	bf00      	nop
 8001578:	3758      	adds	r7, #88	@ 0x58
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20000208 	.word	0x20000208
 8001584:	40012c00 	.word	0x40012c00

08001588 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b088      	sub	sp, #32
 800158c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 800158e:	f107 0310 	add.w	r3, r7, #16
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
 8001598:	609a      	str	r2, [r3, #8]
 800159a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800159c:	1d3b      	adds	r3, r7, #4
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001618 <MX_TIM2_Init+0x90>)
 80015a8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015ac:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80015ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001618 <MX_TIM2_Init+0x90>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b4:	4b18      	ldr	r3, [pc, #96]	@ (8001618 <MX_TIM2_Init+0x90>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80015ba:	4b17      	ldr	r3, [pc, #92]	@ (8001618 <MX_TIM2_Init+0x90>)
 80015bc:	f04f 32ff 	mov.w	r2, #4294967295
 80015c0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c2:	4b15      	ldr	r3, [pc, #84]	@ (8001618 <MX_TIM2_Init+0x90>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c8:	4b13      	ldr	r3, [pc, #76]	@ (8001618 <MX_TIM2_Init+0x90>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015ce:	2300      	movs	r3, #0
 80015d0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015d2:	2300      	movs	r3, #0
 80015d4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 80015da:	2300      	movs	r3, #0
 80015dc:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 80015de:	f107 0310 	add.w	r3, r7, #16
 80015e2:	4619      	mov	r1, r3
 80015e4:	480c      	ldr	r0, [pc, #48]	@ (8001618 <MX_TIM2_Init+0x90>)
 80015e6:	f004 faf4 	bl	8005bd2 <HAL_TIMEx_HallSensor_Init>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 80015f0:	f7ff fe2f 	bl	8001252 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80015f4:	2350      	movs	r3, #80	@ 0x50
 80015f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015f8:	2300      	movs	r3, #0
 80015fa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015fc:	1d3b      	adds	r3, r7, #4
 80015fe:	4619      	mov	r1, r3
 8001600:	4805      	ldr	r0, [pc, #20]	@ (8001618 <MX_TIM2_Init+0x90>)
 8001602:	f004 fd33 	bl	800606c <HAL_TIMEx_MasterConfigSynchronization>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 800160c:	f7ff fe21 	bl	8001252 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001610:	bf00      	nop
 8001612:	3720      	adds	r7, #32
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20000254 	.word	0x20000254

0800161c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a0a      	ldr	r2, [pc, #40]	@ (8001654 <HAL_TIM_PWM_MspInit+0x38>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d10b      	bne.n	8001646 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800162e:	4b0a      	ldr	r3, [pc, #40]	@ (8001658 <HAL_TIM_PWM_MspInit+0x3c>)
 8001630:	699b      	ldr	r3, [r3, #24]
 8001632:	4a09      	ldr	r2, [pc, #36]	@ (8001658 <HAL_TIM_PWM_MspInit+0x3c>)
 8001634:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001638:	6193      	str	r3, [r2, #24]
 800163a:	4b07      	ldr	r3, [pc, #28]	@ (8001658 <HAL_TIM_PWM_MspInit+0x3c>)
 800163c:	699b      	ldr	r3, [r3, #24]
 800163e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001646:	bf00      	nop
 8001648:	3714      	adds	r7, #20
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	40012c00 	.word	0x40012c00
 8001658:	40021000 	.word	0x40021000

0800165c <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b08a      	sub	sp, #40	@ 0x28
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	609a      	str	r2, [r3, #8]
 8001670:	60da      	str	r2, [r3, #12]
 8001672:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM2)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800167c:	d130      	bne.n	80016e0 <HAL_TIMEx_HallSensor_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800167e:	4b1a      	ldr	r3, [pc, #104]	@ (80016e8 <HAL_TIMEx_HallSensor_MspInit+0x8c>)
 8001680:	69db      	ldr	r3, [r3, #28]
 8001682:	4a19      	ldr	r2, [pc, #100]	@ (80016e8 <HAL_TIMEx_HallSensor_MspInit+0x8c>)
 8001684:	f043 0301 	orr.w	r3, r3, #1
 8001688:	61d3      	str	r3, [r2, #28]
 800168a:	4b17      	ldr	r3, [pc, #92]	@ (80016e8 <HAL_TIMEx_HallSensor_MspInit+0x8c>)
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	f003 0301 	and.w	r3, r3, #1
 8001692:	613b      	str	r3, [r7, #16]
 8001694:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001696:	4b14      	ldr	r3, [pc, #80]	@ (80016e8 <HAL_TIMEx_HallSensor_MspInit+0x8c>)
 8001698:	695b      	ldr	r3, [r3, #20]
 800169a:	4a13      	ldr	r2, [pc, #76]	@ (80016e8 <HAL_TIMEx_HallSensor_MspInit+0x8c>)
 800169c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016a0:	6153      	str	r3, [r2, #20]
 80016a2:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <HAL_TIMEx_HallSensor_MspInit+0x8c>)
 80016a4:	695b      	ldr	r3, [r3, #20]
 80016a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = HALL_SENSOR_U_Pin|HALL_SENSOR_V_Pin|HALL_SENSOR_W_Pin;
 80016ae:	2307      	movs	r3, #7
 80016b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b2:	2302      	movs	r3, #2
 80016b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ba:	2300      	movs	r3, #0
 80016bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80016be:	2301      	movs	r3, #1
 80016c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c2:	f107 0314 	add.w	r3, r7, #20
 80016c6:	4619      	mov	r1, r3
 80016c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016cc:	f001 fc14 	bl	8002ef8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016d0:	2200      	movs	r2, #0
 80016d2:	2100      	movs	r1, #0
 80016d4:	201c      	movs	r0, #28
 80016d6:	f001 fa26 	bl	8002b26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016da:	201c      	movs	r0, #28
 80016dc:	f001 fa3f 	bl	8002b5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80016e0:	bf00      	nop
 80016e2:	3728      	adds	r7, #40	@ 0x28
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40021000 	.word	0x40021000

080016ec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	@ 0x28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f4:	f107 0314 	add.w	r3, r7, #20
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a29      	ldr	r2, [pc, #164]	@ (80017b0 <HAL_TIM_MspPostInit+0xc4>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d14b      	bne.n	80017a6 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800170e:	4b29      	ldr	r3, [pc, #164]	@ (80017b4 <HAL_TIM_MspPostInit+0xc8>)
 8001710:	695b      	ldr	r3, [r3, #20]
 8001712:	4a28      	ldr	r2, [pc, #160]	@ (80017b4 <HAL_TIM_MspPostInit+0xc8>)
 8001714:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001718:	6153      	str	r3, [r2, #20]
 800171a:	4b26      	ldr	r3, [pc, #152]	@ (80017b4 <HAL_TIM_MspPostInit+0xc8>)
 800171c:	695b      	ldr	r3, [r3, #20]
 800171e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001726:	4b23      	ldr	r3, [pc, #140]	@ (80017b4 <HAL_TIM_MspPostInit+0xc8>)
 8001728:	695b      	ldr	r3, [r3, #20]
 800172a:	4a22      	ldr	r2, [pc, #136]	@ (80017b4 <HAL_TIM_MspPostInit+0xc8>)
 800172c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001730:	6153      	str	r3, [r2, #20]
 8001732:	4b20      	ldr	r3, [pc, #128]	@ (80017b4 <HAL_TIM_MspPostInit+0xc8>)
 8001734:	695b      	ldr	r3, [r3, #20]
 8001736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = PWM_UL_Pin|PWM_VL_Pin;
 800173e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001742:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001744:	2302      	movs	r3, #2
 8001746:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001748:	2300      	movs	r3, #0
 800174a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174c:	2300      	movs	r3, #0
 800174e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001750:	2306      	movs	r3, #6
 8001752:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001754:	f107 0314 	add.w	r3, r7, #20
 8001758:	4619      	mov	r1, r3
 800175a:	4817      	ldr	r0, [pc, #92]	@ (80017b8 <HAL_TIM_MspPostInit+0xcc>)
 800175c:	f001 fbcc 	bl	8002ef8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_WL_Pin;
 8001760:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001764:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001766:	2302      	movs	r3, #2
 8001768:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176e:	2300      	movs	r3, #0
 8001770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001772:	2304      	movs	r3, #4
 8001774:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_WL_GPIO_Port, &GPIO_InitStruct);
 8001776:	f107 0314 	add.w	r3, r7, #20
 800177a:	4619      	mov	r1, r3
 800177c:	480e      	ldr	r0, [pc, #56]	@ (80017b8 <HAL_TIM_MspPostInit+0xcc>)
 800177e:	f001 fbbb 	bl	8002ef8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_UH_Pin|PWM_VH_Pin|PWM_WH_Pin;
 8001782:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001786:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001788:	2302      	movs	r3, #2
 800178a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178c:	2300      	movs	r3, #0
 800178e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001790:	2300      	movs	r3, #0
 8001792:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001794:	2306      	movs	r3, #6
 8001796:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	4619      	mov	r1, r3
 800179e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a2:	f001 fba9 	bl	8002ef8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80017a6:	bf00      	nop
 80017a8:	3728      	adds	r7, #40	@ 0x28
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40012c00 	.word	0x40012c00
 80017b4:	40021000 	.word	0x40021000
 80017b8:	48000400 	.word	0x48000400

080017bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80017bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017f4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80017c0:	f7ff fe28 	bl	8001414 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017c4:	480c      	ldr	r0, [pc, #48]	@ (80017f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80017c6:	490d      	ldr	r1, [pc, #52]	@ (80017fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80017c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001800 <LoopForever+0xe>)
  movs r3, #0
 80017ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017cc:	e002      	b.n	80017d4 <LoopCopyDataInit>

080017ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017d2:	3304      	adds	r3, #4

080017d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017d8:	d3f9      	bcc.n	80017ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017da:	4a0a      	ldr	r2, [pc, #40]	@ (8001804 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017dc:	4c0a      	ldr	r4, [pc, #40]	@ (8001808 <LoopForever+0x16>)
  movs r3, #0
 80017de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017e0:	e001      	b.n	80017e6 <LoopFillZerobss>

080017e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017e4:	3204      	adds	r2, #4

080017e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017e8:	d3fb      	bcc.n	80017e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017ea:	f004 ffc5 	bl	8006778 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017ee:	f7ff fc83 	bl	80010f8 <main>

080017f2 <LoopForever>:

LoopForever:
    b LoopForever
 80017f2:	e7fe      	b.n	80017f2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80017f4:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80017f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017fc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001800:	08006a98 	.word	0x08006a98
  ldr r2, =_sbss
 8001804:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001808:	20000408 	.word	0x20000408

0800180c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800180c:	e7fe      	b.n	800180c <ADC1_2_IRQHandler>
	...

08001810 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001814:	4b08      	ldr	r3, [pc, #32]	@ (8001838 <HAL_Init+0x28>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a07      	ldr	r2, [pc, #28]	@ (8001838 <HAL_Init+0x28>)
 800181a:	f043 0310 	orr.w	r3, r3, #16
 800181e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001820:	2003      	movs	r0, #3
 8001822:	f001 f975 	bl	8002b10 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001826:	200f      	movs	r0, #15
 8001828:	f000 f808 	bl	800183c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800182c:	f7ff fd72 	bl	8001314 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40022000 	.word	0x40022000

0800183c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001844:	4b12      	ldr	r3, [pc, #72]	@ (8001890 <HAL_InitTick+0x54>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	4b12      	ldr	r3, [pc, #72]	@ (8001894 <HAL_InitTick+0x58>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	4619      	mov	r1, r3
 800184e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001852:	fbb3 f3f1 	udiv	r3, r3, r1
 8001856:	fbb2 f3f3 	udiv	r3, r2, r3
 800185a:	4618      	mov	r0, r3
 800185c:	f001 f98d 	bl	8002b7a <HAL_SYSTICK_Config>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e00e      	b.n	8001888 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2b0f      	cmp	r3, #15
 800186e:	d80a      	bhi.n	8001886 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001870:	2200      	movs	r2, #0
 8001872:	6879      	ldr	r1, [r7, #4]
 8001874:	f04f 30ff 	mov.w	r0, #4294967295
 8001878:	f001 f955 	bl	8002b26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800187c:	4a06      	ldr	r2, [pc, #24]	@ (8001898 <HAL_InitTick+0x5c>)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001882:	2300      	movs	r3, #0
 8001884:	e000      	b.n	8001888 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
}
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000000 	.word	0x20000000
 8001894:	20000008 	.word	0x20000008
 8001898:	20000004 	.word	0x20000004

0800189c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018a0:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <HAL_IncTick+0x20>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	461a      	mov	r2, r3
 80018a6:	4b06      	ldr	r3, [pc, #24]	@ (80018c0 <HAL_IncTick+0x24>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4413      	add	r3, r2
 80018ac:	4a04      	ldr	r2, [pc, #16]	@ (80018c0 <HAL_IncTick+0x24>)
 80018ae:	6013      	str	r3, [r2, #0]
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	20000008 	.word	0x20000008
 80018c0:	200002a0 	.word	0x200002a0

080018c4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  return uwTick;  
 80018c8:	4b03      	ldr	r3, [pc, #12]	@ (80018d8 <HAL_GetTick+0x14>)
 80018ca:	681b      	ldr	r3, [r3, #0]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	200002a0 	.word	0x200002a0

080018dc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018e4:	f7ff ffee 	bl	80018c4 <HAL_GetTick>
 80018e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018f4:	d005      	beq.n	8001902 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001920 <HAL_Delay+0x44>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	461a      	mov	r2, r3
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	4413      	add	r3, r2
 8001900:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001902:	bf00      	nop
 8001904:	f7ff ffde 	bl	80018c4 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	429a      	cmp	r2, r3
 8001912:	d8f7      	bhi.n	8001904 <HAL_Delay+0x28>
  {
  }
}
 8001914:	bf00      	nop
 8001916:	bf00      	nop
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000008 	.word	0x20000008

08001924 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b09a      	sub	sp, #104	@ 0x68
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001968:	2300      	movs	r3, #0
 800196a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800196e:	2300      	movs	r3, #0
 8001970:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001972:	2300      	movs	r3, #0
 8001974:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d101      	bne.n	8001980 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e1c9      	b.n	8001d14 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	691b      	ldr	r3, [r3, #16]
 8001984:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	f003 0310 	and.w	r3, r3, #16
 800198e:	2b00      	cmp	r3, #0
 8001990:	d176      	bne.n	8001a80 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001996:	2b00      	cmp	r3, #0
 8001998:	d152      	bne.n	8001a40 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2200      	movs	r2, #0
 800199e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2200      	movs	r2, #0
 80019a4:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2200      	movs	r2, #0
 80019aa:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff fa7b 	bl	8000eb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d13b      	bne.n	8001a40 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f000 ff6b 	bl	80028a4 <ADC_Disable>
 80019ce:	4603      	mov	r3, r0
 80019d0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d8:	f003 0310 	and.w	r3, r3, #16
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d12f      	bne.n	8001a40 <HAL_ADC_Init+0xe0>
 80019e0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d12b      	bne.n	8001a40 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ec:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80019f0:	f023 0302 	bic.w	r3, r3, #2
 80019f4:	f043 0202 	orr.w	r2, r3, #2
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	689a      	ldr	r2, [r3, #8]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001a0a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	689a      	ldr	r2, [r3, #8]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001a1a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001a1c:	4b86      	ldr	r3, [pc, #536]	@ (8001c38 <HAL_ADC_Init+0x2d8>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a86      	ldr	r2, [pc, #536]	@ (8001c3c <HAL_ADC_Init+0x2dc>)
 8001a22:	fba2 2303 	umull	r2, r3, r2, r3
 8001a26:	0c9a      	lsrs	r2, r3, #18
 8001a28:	4613      	mov	r3, r2
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	4413      	add	r3, r2
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a32:	e002      	b.n	8001a3a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	3b01      	subs	r3, #1
 8001a38:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a3a:	68bb      	ldr	r3, [r7, #8]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d1f9      	bne.n	8001a34 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d007      	beq.n	8001a5e <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001a58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001a5c:	d110      	bne.n	8001a80 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a62:	f023 0312 	bic.w	r3, r3, #18
 8001a66:	f043 0210 	orr.w	r2, r3, #16
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a72:	f043 0201 	orr.w	r2, r3, #1
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a84:	f003 0310 	and.w	r3, r3, #16
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	f040 8136 	bne.w	8001cfa <HAL_ADC_Init+0x39a>
 8001a8e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	f040 8131 	bne.w	8001cfa <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	f040 8129 	bne.w	8001cfa <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aac:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001ab0:	f043 0202 	orr.w	r2, r3, #2
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ac0:	d004      	beq.n	8001acc <HAL_ADC_Init+0x16c>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a5e      	ldr	r2, [pc, #376]	@ (8001c40 <HAL_ADC_Init+0x2e0>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d101      	bne.n	8001ad0 <HAL_ADC_Init+0x170>
 8001acc:	4b5d      	ldr	r3, [pc, #372]	@ (8001c44 <HAL_ADC_Init+0x2e4>)
 8001ace:	e000      	b.n	8001ad2 <HAL_ADC_Init+0x172>
 8001ad0:	4b5d      	ldr	r3, [pc, #372]	@ (8001c48 <HAL_ADC_Init+0x2e8>)
 8001ad2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001adc:	d102      	bne.n	8001ae4 <HAL_ADC_Init+0x184>
 8001ade:	4b58      	ldr	r3, [pc, #352]	@ (8001c40 <HAL_ADC_Init+0x2e0>)
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	e01a      	b.n	8001b1a <HAL_ADC_Init+0x1ba>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a55      	ldr	r2, [pc, #340]	@ (8001c40 <HAL_ADC_Init+0x2e0>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d103      	bne.n	8001af6 <HAL_ADC_Init+0x196>
 8001aee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	e011      	b.n	8001b1a <HAL_ADC_Init+0x1ba>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a54      	ldr	r2, [pc, #336]	@ (8001c4c <HAL_ADC_Init+0x2ec>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d102      	bne.n	8001b06 <HAL_ADC_Init+0x1a6>
 8001b00:	4b53      	ldr	r3, [pc, #332]	@ (8001c50 <HAL_ADC_Init+0x2f0>)
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	e009      	b.n	8001b1a <HAL_ADC_Init+0x1ba>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a51      	ldr	r2, [pc, #324]	@ (8001c50 <HAL_ADC_Init+0x2f0>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d102      	bne.n	8001b16 <HAL_ADC_Init+0x1b6>
 8001b10:	4b4e      	ldr	r3, [pc, #312]	@ (8001c4c <HAL_ADC_Init+0x2ec>)
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	e001      	b.n	8001b1a <HAL_ADC_Init+0x1ba>
 8001b16:	2300      	movs	r3, #0
 8001b18:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	f003 0303 	and.w	r3, r3, #3
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d108      	bne.n	8001b3a <HAL_ADC_Init+0x1da>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d101      	bne.n	8001b3a <HAL_ADC_Init+0x1da>
 8001b36:	2301      	movs	r3, #1
 8001b38:	e000      	b.n	8001b3c <HAL_ADC_Init+0x1dc>
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d11c      	bne.n	8001b7a <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001b40:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d010      	beq.n	8001b68 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	f003 0303 	and.w	r3, r3, #3
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d107      	bne.n	8001b62 <HAL_ADC_Init+0x202>
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d101      	bne.n	8001b62 <HAL_ADC_Init+0x202>
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e000      	b.n	8001b64 <HAL_ADC_Init+0x204>
 8001b62:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d108      	bne.n	8001b7a <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001b68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	431a      	orrs	r2, r3
 8001b76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b78:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	7e5b      	ldrb	r3, [r3, #25]
 8001b7e:	035b      	lsls	r3, r3, #13
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001b84:	2a01      	cmp	r2, #1
 8001b86:	d002      	beq.n	8001b8e <HAL_ADC_Init+0x22e>
 8001b88:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b8c:	e000      	b.n	8001b90 <HAL_ADC_Init+0x230>
 8001b8e:	2200      	movs	r2, #0
 8001b90:	431a      	orrs	r2, r3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	431a      	orrs	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d11b      	bne.n	8001be6 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	7e5b      	ldrb	r3, [r3, #25]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d109      	bne.n	8001bca <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bba:	3b01      	subs	r3, #1
 8001bbc:	045a      	lsls	r2, r3, #17
 8001bbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bc6:	663b      	str	r3, [r7, #96]	@ 0x60
 8001bc8:	e00d      	b.n	8001be6 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bce:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8001bd2:	f043 0220 	orr.w	r2, r3, #32
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bde:	f043 0201 	orr.w	r2, r3, #1
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d03a      	beq.n	8001c64 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a16      	ldr	r2, [pc, #88]	@ (8001c4c <HAL_ADC_Init+0x2ec>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d004      	beq.n	8001c02 <HAL_ADC_Init+0x2a2>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a14      	ldr	r2, [pc, #80]	@ (8001c50 <HAL_ADC_Init+0x2f0>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d128      	bne.n	8001c54 <HAL_ADC_Init+0x2f4>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c06:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8001c0a:	d012      	beq.n	8001c32 <HAL_ADC_Init+0x2d2>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c14:	d00a      	beq.n	8001c2c <HAL_ADC_Init+0x2cc>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c1a:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8001c1e:	d002      	beq.n	8001c26 <HAL_ADC_Init+0x2c6>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c24:	e018      	b.n	8001c58 <HAL_ADC_Init+0x2f8>
 8001c26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c2a:	e015      	b.n	8001c58 <HAL_ADC_Init+0x2f8>
 8001c2c:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8001c30:	e012      	b.n	8001c58 <HAL_ADC_Init+0x2f8>
 8001c32:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8001c36:	e00f      	b.n	8001c58 <HAL_ADC_Init+0x2f8>
 8001c38:	20000000 	.word	0x20000000
 8001c3c:	431bde83 	.word	0x431bde83
 8001c40:	50000100 	.word	0x50000100
 8001c44:	50000300 	.word	0x50000300
 8001c48:	50000700 	.word	0x50000700
 8001c4c:	50000400 	.word	0x50000400
 8001c50:	50000500 	.word	0x50000500
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001c60:	4313      	orrs	r3, r2
 8001c62:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f003 030c 	and.w	r3, r3, #12
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d114      	bne.n	8001c9c <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	687a      	ldr	r2, [r7, #4]
 8001c7a:	6812      	ldr	r2, [r2, #0]
 8001c7c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001c80:	f023 0302 	bic.w	r3, r3, #2
 8001c84:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	7e1b      	ldrb	r3, [r3, #24]
 8001c8a:	039a      	lsls	r2, r3, #14
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	4313      	orrs	r3, r2
 8001c96:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	68da      	ldr	r2, [r3, #12]
 8001ca2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d1c <HAL_ADC_Init+0x3bc>)
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	6812      	ldr	r2, [r2, #0]
 8001caa:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001cac:	430b      	orrs	r3, r1
 8001cae:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d10c      	bne.n	8001cd2 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cbe:	f023 010f 	bic.w	r1, r3, #15
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	69db      	ldr	r3, [r3, #28]
 8001cc6:	1e5a      	subs	r2, r3, #1
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	631a      	str	r2, [r3, #48]	@ 0x30
 8001cd0:	e007      	b.n	8001ce2 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f022 020f 	bic.w	r2, r2, #15
 8001ce0:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cec:	f023 0303 	bic.w	r3, r3, #3
 8001cf0:	f043 0201 	orr.w	r2, r3, #1
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	641a      	str	r2, [r3, #64]	@ 0x40
 8001cf8:	e00a      	b.n	8001d10 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfe:	f023 0312 	bic.w	r3, r3, #18
 8001d02:	f043 0210 	orr.w	r2, r3, #16
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001d10:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3768      	adds	r7, #104	@ 0x68
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	fff0c007 	.word	0xfff0c007

08001d20 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	f003 0304 	and.w	r3, r3, #4
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	f040 80f7 	bne.w	8001f2e <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d101      	bne.n	8001d4e <HAL_ADC_Start_DMA+0x2e>
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	e0f2      	b.n	8001f34 <HAL_ADC_Start_DMA+0x214>
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2201      	movs	r2, #1
 8001d52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d5e:	d004      	beq.n	8001d6a <HAL_ADC_Start_DMA+0x4a>
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a75      	ldr	r2, [pc, #468]	@ (8001f3c <HAL_ADC_Start_DMA+0x21c>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d109      	bne.n	8001d7e <HAL_ADC_Start_DMA+0x5e>
 8001d6a:	4b75      	ldr	r3, [pc, #468]	@ (8001f40 <HAL_ADC_Start_DMA+0x220>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	f003 031f 	and.w	r3, r3, #31
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	bf0c      	ite	eq
 8001d76:	2301      	moveq	r3, #1
 8001d78:	2300      	movne	r3, #0
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	e008      	b.n	8001d90 <HAL_ADC_Start_DMA+0x70>
 8001d7e:	4b71      	ldr	r3, [pc, #452]	@ (8001f44 <HAL_ADC_Start_DMA+0x224>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f003 031f 	and.w	r3, r3, #31
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	bf0c      	ite	eq
 8001d8a:	2301      	moveq	r3, #1
 8001d8c:	2300      	movne	r3, #0
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	f000 80c5 	beq.w	8001f20 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001d96:	68f8      	ldr	r0, [r7, #12]
 8001d98:	f000 fd20 	bl	80027dc <ADC_Enable>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001da0:	7dfb      	ldrb	r3, [r7, #23]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f040 80b7 	bne.w	8001f16 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dac:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001db0:	f023 0301 	bic.w	r3, r3, #1
 8001db4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001dc4:	d004      	beq.n	8001dd0 <HAL_ADC_Start_DMA+0xb0>
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a5c      	ldr	r2, [pc, #368]	@ (8001f3c <HAL_ADC_Start_DMA+0x21c>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d106      	bne.n	8001dde <HAL_ADC_Start_DMA+0xbe>
 8001dd0:	4b5b      	ldr	r3, [pc, #364]	@ (8001f40 <HAL_ADC_Start_DMA+0x220>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f003 031f 	and.w	r3, r3, #31
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d010      	beq.n	8001dfe <HAL_ADC_Start_DMA+0xde>
 8001ddc:	e005      	b.n	8001dea <HAL_ADC_Start_DMA+0xca>
 8001dde:	4b59      	ldr	r3, [pc, #356]	@ (8001f44 <HAL_ADC_Start_DMA+0x224>)
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f003 031f 	and.w	r3, r3, #31
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d009      	beq.n	8001dfe <HAL_ADC_Start_DMA+0xde>
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001df2:	d004      	beq.n	8001dfe <HAL_ADC_Start_DMA+0xde>
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a53      	ldr	r2, [pc, #332]	@ (8001f48 <HAL_ADC_Start_DMA+0x228>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d115      	bne.n	8001e2a <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d036      	beq.n	8001e86 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e20:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	641a      	str	r2, [r3, #64]	@ 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001e28:	e02d      	b.n	8001e86 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e3e:	d004      	beq.n	8001e4a <HAL_ADC_Start_DMA+0x12a>
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a3d      	ldr	r2, [pc, #244]	@ (8001f3c <HAL_ADC_Start_DMA+0x21c>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d10a      	bne.n	8001e60 <HAL_ADC_Start_DMA+0x140>
 8001e4a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	bf14      	ite	ne
 8001e58:	2301      	movne	r3, #1
 8001e5a:	2300      	moveq	r3, #0
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	e008      	b.n	8001e72 <HAL_ADC_Start_DMA+0x152>
 8001e60:	4b39      	ldr	r3, [pc, #228]	@ (8001f48 <HAL_ADC_Start_DMA+0x228>)
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	bf14      	ite	ne
 8001e6c:	2301      	movne	r3, #1
 8001e6e:	2300      	moveq	r3, #0
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d007      	beq.n	8001e86 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e7e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	641a      	str	r2, [r3, #64]	@ 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e92:	d106      	bne.n	8001ea2 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e98:	f023 0206 	bic.w	r2, r3, #6
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001ea0:	e002      	b.n	8001ea8 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001eb4:	4a25      	ldr	r2, [pc, #148]	@ (8001f4c <HAL_ADC_Start_DMA+0x22c>)
 8001eb6:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ebc:	4a24      	ldr	r2, [pc, #144]	@ (8001f50 <HAL_ADC_Start_DMA+0x230>)
 8001ebe:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ec4:	4a23      	ldr	r2, [pc, #140]	@ (8001f54 <HAL_ADC_Start_DMA+0x234>)
 8001ec6:	631a      	str	r2, [r3, #48]	@ 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	221c      	movs	r2, #28
 8001ece:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	685a      	ldr	r2, [r3, #4]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f042 0210 	orr.w	r2, r2, #16
 8001ede:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	68da      	ldr	r2, [r3, #12]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f042 0201 	orr.w	r2, r2, #1
 8001eee:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	3340      	adds	r3, #64	@ 0x40
 8001efa:	4619      	mov	r1, r3
 8001efc:	68ba      	ldr	r2, [r7, #8]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f000 fe8e 	bl	8002c20 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689a      	ldr	r2, [r3, #8]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f042 0204 	orr.w	r2, r2, #4
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	e00d      	b.n	8001f32 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001f1e:	e008      	b.n	8001f32 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001f2c:	e001      	b.n	8001f32 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001f2e:	2302      	movs	r3, #2
 8001f30:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f32:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3718      	adds	r7, #24
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	50000100 	.word	0x50000100
 8001f40:	50000300 	.word	0x50000300
 8001f44:	50000700 	.word	0x50000700
 8001f48:	50000400 	.word	0x50000400
 8001f4c:	08002711 	.word	0x08002711
 8001f50:	0800278b 	.word	0x0800278b
 8001f54:	080027a7 	.word	0x080027a7

08001f58 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b09b      	sub	sp, #108	@ 0x6c
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f62:	2300      	movs	r3, #0
 8001f64:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d101      	bne.n	8001f7a <HAL_ADC_ConfigChannel+0x22>
 8001f76:	2302      	movs	r3, #2
 8001f78:	e2c8      	b.n	800250c <HAL_ADC_ConfigChannel+0x5b4>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	f003 0304 	and.w	r3, r3, #4
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	f040 82ac 	bne.w	80024ea <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	2b04      	cmp	r3, #4
 8001f98:	d81c      	bhi.n	8001fd4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685a      	ldr	r2, [r3, #4]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	4413      	add	r3, r2
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	461a      	mov	r2, r3
 8001fae:	231f      	movs	r3, #31
 8001fb0:	4093      	lsls	r3, r2
 8001fb2:	43db      	mvns	r3, r3
 8001fb4:	4019      	ands	r1, r3
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	6818      	ldr	r0, [r3, #0]
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	685a      	ldr	r2, [r3, #4]
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	4413      	add	r3, r2
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	fa00 f203 	lsl.w	r2, r0, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	631a      	str	r2, [r3, #48]	@ 0x30
 8001fd2:	e063      	b.n	800209c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	2b09      	cmp	r3, #9
 8001fda:	d81e      	bhi.n	800201a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685a      	ldr	r2, [r3, #4]
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	4413      	add	r3, r2
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	3b1e      	subs	r3, #30
 8001ff0:	221f      	movs	r2, #31
 8001ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff6:	43db      	mvns	r3, r3
 8001ff8:	4019      	ands	r1, r3
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	6818      	ldr	r0, [r3, #0]
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	685a      	ldr	r2, [r3, #4]
 8002002:	4613      	mov	r3, r2
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	4413      	add	r3, r2
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	3b1e      	subs	r3, #30
 800200c:	fa00 f203 	lsl.w	r2, r0, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	430a      	orrs	r2, r1
 8002016:	635a      	str	r2, [r3, #52]	@ 0x34
 8002018:	e040      	b.n	800209c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	2b0e      	cmp	r3, #14
 8002020:	d81e      	bhi.n	8002060 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	4613      	mov	r3, r2
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	4413      	add	r3, r2
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	3b3c      	subs	r3, #60	@ 0x3c
 8002036:	221f      	movs	r2, #31
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	43db      	mvns	r3, r3
 800203e:	4019      	ands	r1, r3
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	6818      	ldr	r0, [r3, #0]
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	4613      	mov	r3, r2
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	4413      	add	r3, r2
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	3b3c      	subs	r3, #60	@ 0x3c
 8002052:	fa00 f203 	lsl.w	r2, r0, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	430a      	orrs	r2, r1
 800205c:	639a      	str	r2, [r3, #56]	@ 0x38
 800205e:	e01d      	b.n	800209c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	4613      	mov	r3, r2
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	4413      	add	r3, r2
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	3b5a      	subs	r3, #90	@ 0x5a
 8002074:	221f      	movs	r2, #31
 8002076:	fa02 f303 	lsl.w	r3, r2, r3
 800207a:	43db      	mvns	r3, r3
 800207c:	4019      	ands	r1, r3
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	6818      	ldr	r0, [r3, #0]
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	4613      	mov	r3, r2
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	4413      	add	r3, r2
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	3b5a      	subs	r3, #90	@ 0x5a
 8002090:	fa00 f203 	lsl.w	r2, r0, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	430a      	orrs	r2, r1
 800209a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	f003 030c 	and.w	r3, r3, #12
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	f040 80e5 	bne.w	8002276 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	2b09      	cmp	r3, #9
 80020b2:	d91c      	bls.n	80020ee <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	6999      	ldr	r1, [r3, #24]
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	4613      	mov	r3, r2
 80020c0:	005b      	lsls	r3, r3, #1
 80020c2:	4413      	add	r3, r2
 80020c4:	3b1e      	subs	r3, #30
 80020c6:	2207      	movs	r2, #7
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	43db      	mvns	r3, r3
 80020ce:	4019      	ands	r1, r3
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	6898      	ldr	r0, [r3, #8]
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	4613      	mov	r3, r2
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	4413      	add	r3, r2
 80020de:	3b1e      	subs	r3, #30
 80020e0:	fa00 f203 	lsl.w	r2, r0, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	430a      	orrs	r2, r1
 80020ea:	619a      	str	r2, [r3, #24]
 80020ec:	e019      	b.n	8002122 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	6959      	ldr	r1, [r3, #20]
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	4613      	mov	r3, r2
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	4413      	add	r3, r2
 80020fe:	2207      	movs	r2, #7
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	43db      	mvns	r3, r3
 8002106:	4019      	ands	r1, r3
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	6898      	ldr	r0, [r3, #8]
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	4613      	mov	r3, r2
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	4413      	add	r3, r2
 8002116:	fa00 f203 	lsl.w	r2, r0, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	430a      	orrs	r2, r1
 8002120:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	695a      	ldr	r2, [r3, #20]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	08db      	lsrs	r3, r3, #3
 800212e:	f003 0303 	and.w	r3, r3, #3
 8002132:	005b      	lsls	r3, r3, #1
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	3b01      	subs	r3, #1
 8002140:	2b03      	cmp	r3, #3
 8002142:	d84f      	bhi.n	80021e4 <HAL_ADC_ConfigChannel+0x28c>
 8002144:	a201      	add	r2, pc, #4	@ (adr r2, 800214c <HAL_ADC_ConfigChannel+0x1f4>)
 8002146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800214a:	bf00      	nop
 800214c:	0800215d 	.word	0x0800215d
 8002150:	0800217f 	.word	0x0800217f
 8002154:	080021a1 	.word	0x080021a1
 8002158:	080021c3 	.word	0x080021c3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002162:	4b99      	ldr	r3, [pc, #612]	@ (80023c8 <HAL_ADC_ConfigChannel+0x470>)
 8002164:	4013      	ands	r3, r2
 8002166:	683a      	ldr	r2, [r7, #0]
 8002168:	6812      	ldr	r2, [r2, #0]
 800216a:	0691      	lsls	r1, r2, #26
 800216c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800216e:	430a      	orrs	r2, r1
 8002170:	431a      	orrs	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800217a:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800217c:	e07b      	b.n	8002276 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002184:	4b90      	ldr	r3, [pc, #576]	@ (80023c8 <HAL_ADC_ConfigChannel+0x470>)
 8002186:	4013      	ands	r3, r2
 8002188:	683a      	ldr	r2, [r7, #0]
 800218a:	6812      	ldr	r2, [r2, #0]
 800218c:	0691      	lsls	r1, r2, #26
 800218e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002190:	430a      	orrs	r2, r1
 8002192:	431a      	orrs	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800219c:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800219e:	e06a      	b.n	8002276 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80021a6:	4b88      	ldr	r3, [pc, #544]	@ (80023c8 <HAL_ADC_ConfigChannel+0x470>)
 80021a8:	4013      	ands	r3, r2
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	6812      	ldr	r2, [r2, #0]
 80021ae:	0691      	lsls	r1, r2, #26
 80021b0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80021b2:	430a      	orrs	r2, r1
 80021b4:	431a      	orrs	r2, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80021be:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80021c0:	e059      	b.n	8002276 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80021c8:	4b7f      	ldr	r3, [pc, #508]	@ (80023c8 <HAL_ADC_ConfigChannel+0x470>)
 80021ca:	4013      	ands	r3, r2
 80021cc:	683a      	ldr	r2, [r7, #0]
 80021ce:	6812      	ldr	r2, [r2, #0]
 80021d0:	0691      	lsls	r1, r2, #26
 80021d2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80021d4:	430a      	orrs	r2, r1
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80021e0:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80021e2:	e048      	b.n	8002276 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	069b      	lsls	r3, r3, #26
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d107      	bne.n	8002208 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002206:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800220e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	069b      	lsls	r3, r3, #26
 8002218:	429a      	cmp	r2, r3
 800221a:	d107      	bne.n	800222c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800222a:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002232:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	069b      	lsls	r3, r3, #26
 800223c:	429a      	cmp	r2, r3
 800223e:	d107      	bne.n	8002250 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800224e:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002256:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	069b      	lsls	r3, r3, #26
 8002260:	429a      	cmp	r2, r3
 8002262:	d107      	bne.n	8002274 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002272:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8002274:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f003 0303 	and.w	r3, r3, #3
 8002280:	2b01      	cmp	r3, #1
 8002282:	d108      	bne.n	8002296 <HAL_ADC_ConfigChannel+0x33e>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	2b01      	cmp	r3, #1
 8002290:	d101      	bne.n	8002296 <HAL_ADC_ConfigChannel+0x33e>
 8002292:	2301      	movs	r3, #1
 8002294:	e000      	b.n	8002298 <HAL_ADC_ConfigChannel+0x340>
 8002296:	2300      	movs	r3, #0
 8002298:	2b00      	cmp	r3, #0
 800229a:	f040 8131 	bne.w	8002500 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d00f      	beq.n	80022c6 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2201      	movs	r2, #1
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	43da      	mvns	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	400a      	ands	r2, r1
 80022c0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 80022c4:	e049      	b.n	800235a <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2201      	movs	r2, #1
 80022d4:	409a      	lsls	r2, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	430a      	orrs	r2, r1
 80022dc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b09      	cmp	r3, #9
 80022e6:	d91c      	bls.n	8002322 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	6999      	ldr	r1, [r3, #24]
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	4613      	mov	r3, r2
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	4413      	add	r3, r2
 80022f8:	3b1b      	subs	r3, #27
 80022fa:	2207      	movs	r2, #7
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	43db      	mvns	r3, r3
 8002302:	4019      	ands	r1, r3
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	6898      	ldr	r0, [r3, #8]
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	4613      	mov	r3, r2
 800230e:	005b      	lsls	r3, r3, #1
 8002310:	4413      	add	r3, r2
 8002312:	3b1b      	subs	r3, #27
 8002314:	fa00 f203 	lsl.w	r2, r0, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	430a      	orrs	r2, r1
 800231e:	619a      	str	r2, [r3, #24]
 8002320:	e01b      	b.n	800235a <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6959      	ldr	r1, [r3, #20]
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	1c5a      	adds	r2, r3, #1
 800232e:	4613      	mov	r3, r2
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	4413      	add	r3, r2
 8002334:	2207      	movs	r2, #7
 8002336:	fa02 f303 	lsl.w	r3, r2, r3
 800233a:	43db      	mvns	r3, r3
 800233c:	4019      	ands	r1, r3
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	6898      	ldr	r0, [r3, #8]
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	1c5a      	adds	r2, r3, #1
 8002348:	4613      	mov	r3, r2
 800234a:	005b      	lsls	r3, r3, #1
 800234c:	4413      	add	r3, r2
 800234e:	fa00 f203 	lsl.w	r2, r0, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	430a      	orrs	r2, r1
 8002358:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002362:	d004      	beq.n	800236e <HAL_ADC_ConfigChannel+0x416>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a18      	ldr	r2, [pc, #96]	@ (80023cc <HAL_ADC_ConfigChannel+0x474>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d101      	bne.n	8002372 <HAL_ADC_ConfigChannel+0x41a>
 800236e:	4b18      	ldr	r3, [pc, #96]	@ (80023d0 <HAL_ADC_ConfigChannel+0x478>)
 8002370:	e000      	b.n	8002374 <HAL_ADC_ConfigChannel+0x41c>
 8002372:	4b18      	ldr	r3, [pc, #96]	@ (80023d4 <HAL_ADC_ConfigChannel+0x47c>)
 8002374:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	2b10      	cmp	r3, #16
 800237c:	d105      	bne.n	800238a <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800237e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002386:	2b00      	cmp	r3, #0
 8002388:	d015      	beq.n	80023b6 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800238e:	2b11      	cmp	r3, #17
 8002390:	d105      	bne.n	800239e <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002392:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800239a:	2b00      	cmp	r3, #0
 800239c:	d00b      	beq.n	80023b6 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80023a2:	2b12      	cmp	r3, #18
 80023a4:	f040 80ac 	bne.w	8002500 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80023a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	f040 80a5 	bne.w	8002500 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023be:	d10b      	bne.n	80023d8 <HAL_ADC_ConfigChannel+0x480>
 80023c0:	4b02      	ldr	r3, [pc, #8]	@ (80023cc <HAL_ADC_ConfigChannel+0x474>)
 80023c2:	60fb      	str	r3, [r7, #12]
 80023c4:	e023      	b.n	800240e <HAL_ADC_ConfigChannel+0x4b6>
 80023c6:	bf00      	nop
 80023c8:	83fff000 	.word	0x83fff000
 80023cc:	50000100 	.word	0x50000100
 80023d0:	50000300 	.word	0x50000300
 80023d4:	50000700 	.word	0x50000700
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a4e      	ldr	r2, [pc, #312]	@ (8002518 <HAL_ADC_ConfigChannel+0x5c0>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d103      	bne.n	80023ea <HAL_ADC_ConfigChannel+0x492>
 80023e2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	e011      	b.n	800240e <HAL_ADC_ConfigChannel+0x4b6>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a4b      	ldr	r2, [pc, #300]	@ (800251c <HAL_ADC_ConfigChannel+0x5c4>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d102      	bne.n	80023fa <HAL_ADC_ConfigChannel+0x4a2>
 80023f4:	4b4a      	ldr	r3, [pc, #296]	@ (8002520 <HAL_ADC_ConfigChannel+0x5c8>)
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	e009      	b.n	800240e <HAL_ADC_ConfigChannel+0x4b6>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a48      	ldr	r2, [pc, #288]	@ (8002520 <HAL_ADC_ConfigChannel+0x5c8>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d102      	bne.n	800240a <HAL_ADC_ConfigChannel+0x4b2>
 8002404:	4b45      	ldr	r3, [pc, #276]	@ (800251c <HAL_ADC_ConfigChannel+0x5c4>)
 8002406:	60fb      	str	r3, [r7, #12]
 8002408:	e001      	b.n	800240e <HAL_ADC_ConfigChannel+0x4b6>
 800240a:	2300      	movs	r3, #0
 800240c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f003 0303 	and.w	r3, r3, #3
 8002418:	2b01      	cmp	r3, #1
 800241a:	d108      	bne.n	800242e <HAL_ADC_ConfigChannel+0x4d6>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b01      	cmp	r3, #1
 8002428:	d101      	bne.n	800242e <HAL_ADC_ConfigChannel+0x4d6>
 800242a:	2301      	movs	r3, #1
 800242c:	e000      	b.n	8002430 <HAL_ADC_ConfigChannel+0x4d8>
 800242e:	2300      	movs	r3, #0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d150      	bne.n	80024d6 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002434:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002436:	2b00      	cmp	r3, #0
 8002438:	d010      	beq.n	800245c <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f003 0303 	and.w	r3, r3, #3
 8002442:	2b01      	cmp	r3, #1
 8002444:	d107      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x4fe>
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b01      	cmp	r3, #1
 8002450:	d101      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x4fe>
 8002452:	2301      	movs	r3, #1
 8002454:	e000      	b.n	8002458 <HAL_ADC_ConfigChannel+0x500>
 8002456:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002458:	2b00      	cmp	r3, #0
 800245a:	d13c      	bne.n	80024d6 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2b10      	cmp	r3, #16
 8002462:	d11d      	bne.n	80024a0 <HAL_ADC_ConfigChannel+0x548>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800246c:	d118      	bne.n	80024a0 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800246e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002476:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002478:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800247a:	4b2a      	ldr	r3, [pc, #168]	@ (8002524 <HAL_ADC_ConfigChannel+0x5cc>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a2a      	ldr	r2, [pc, #168]	@ (8002528 <HAL_ADC_ConfigChannel+0x5d0>)
 8002480:	fba2 2303 	umull	r2, r3, r2, r3
 8002484:	0c9a      	lsrs	r2, r3, #18
 8002486:	4613      	mov	r3, r2
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	4413      	add	r3, r2
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002490:	e002      	b.n	8002498 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	3b01      	subs	r3, #1
 8002496:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1f9      	bne.n	8002492 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800249e:	e02e      	b.n	80024fe <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2b11      	cmp	r3, #17
 80024a6:	d10b      	bne.n	80024c0 <HAL_ADC_ConfigChannel+0x568>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80024b0:	d106      	bne.n	80024c0 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80024b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80024ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024bc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80024be:	e01e      	b.n	80024fe <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2b12      	cmp	r3, #18
 80024c6:	d11a      	bne.n	80024fe <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80024c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80024d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024d2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80024d4:	e013      	b.n	80024fe <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024da:	f043 0220 	orr.w	r2, r3, #32
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80024e8:	e00a      	b.n	8002500 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ee:	f043 0220 	orr.w	r2, r3, #32
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80024fc:	e000      	b.n	8002500 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80024fe:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002508:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800250c:	4618      	mov	r0, r3
 800250e:	376c      	adds	r7, #108	@ 0x6c
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	50000100 	.word	0x50000100
 800251c:	50000400 	.word	0x50000400
 8002520:	50000500 	.word	0x50000500
 8002524:	20000000 	.word	0x20000000
 8002528:	431bde83 	.word	0x431bde83

0800252c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 800252c:	b480      	push	{r7}
 800252e:	b099      	sub	sp, #100	@ 0x64
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002536:	2300      	movs	r3, #0
 8002538:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002544:	d102      	bne.n	800254c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002546:	4b6d      	ldr	r3, [pc, #436]	@ (80026fc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002548:	60bb      	str	r3, [r7, #8]
 800254a:	e01a      	b.n	8002582 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a6a      	ldr	r2, [pc, #424]	@ (80026fc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d103      	bne.n	800255e <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002556:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800255a:	60bb      	str	r3, [r7, #8]
 800255c:	e011      	b.n	8002582 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a67      	ldr	r2, [pc, #412]	@ (8002700 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d102      	bne.n	800256e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002568:	4b66      	ldr	r3, [pc, #408]	@ (8002704 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800256a:	60bb      	str	r3, [r7, #8]
 800256c:	e009      	b.n	8002582 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a64      	ldr	r2, [pc, #400]	@ (8002704 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d102      	bne.n	800257e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002578:	4b61      	ldr	r3, [pc, #388]	@ (8002700 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800257a:	60bb      	str	r3, [r7, #8]
 800257c:	e001      	b.n	8002582 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800257e:	2300      	movs	r3, #0
 8002580:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d101      	bne.n	800258c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e0b0      	b.n	80026ee <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002592:	2b01      	cmp	r3, #1
 8002594:	d101      	bne.n	800259a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002596:	2302      	movs	r3, #2
 8002598:	e0a9      	b.n	80026ee <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2201      	movs	r2, #1
 800259e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f003 0304 	and.w	r3, r3, #4
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	f040 808d 	bne.w	80026cc <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f003 0304 	and.w	r3, r3, #4
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	f040 8086 	bne.w	80026cc <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025c8:	d004      	beq.n	80025d4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a4b      	ldr	r2, [pc, #300]	@ (80026fc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d101      	bne.n	80025d8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80025d4:	4b4c      	ldr	r3, [pc, #304]	@ (8002708 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80025d6:	e000      	b.n	80025da <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80025d8:	4b4c      	ldr	r3, [pc, #304]	@ (800270c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80025da:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d040      	beq.n	8002666 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80025e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	6859      	ldr	r1, [r3, #4]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80025f6:	035b      	lsls	r3, r3, #13
 80025f8:	430b      	orrs	r3, r1
 80025fa:	431a      	orrs	r2, r3
 80025fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025fe:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f003 0303 	and.w	r3, r3, #3
 800260a:	2b01      	cmp	r3, #1
 800260c:	d108      	bne.n	8002620 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0301 	and.w	r3, r3, #1
 8002618:	2b01      	cmp	r3, #1
 800261a:	d101      	bne.n	8002620 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800261c:	2301      	movs	r3, #1
 800261e:	e000      	b.n	8002622 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8002620:	2300      	movs	r3, #0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d15c      	bne.n	80026e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f003 0303 	and.w	r3, r3, #3
 800262e:	2b01      	cmp	r3, #1
 8002630:	d107      	bne.n	8002642 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0301 	and.w	r3, r3, #1
 800263a:	2b01      	cmp	r3, #1
 800263c:	d101      	bne.n	8002642 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002642:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002644:	2b00      	cmp	r3, #0
 8002646:	d14b      	bne.n	80026e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002648:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002650:	f023 030f 	bic.w	r3, r3, #15
 8002654:	683a      	ldr	r2, [r7, #0]
 8002656:	6811      	ldr	r1, [r2, #0]
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	6892      	ldr	r2, [r2, #8]
 800265c:	430a      	orrs	r2, r1
 800265e:	431a      	orrs	r2, r3
 8002660:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002662:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002664:	e03c      	b.n	80026e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002666:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800266e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002670:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 0303 	and.w	r3, r3, #3
 800267c:	2b01      	cmp	r3, #1
 800267e:	d108      	bne.n	8002692 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0301 	and.w	r3, r3, #1
 800268a:	2b01      	cmp	r3, #1
 800268c:	d101      	bne.n	8002692 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800268e:	2301      	movs	r3, #1
 8002690:	e000      	b.n	8002694 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002692:	2300      	movs	r3, #0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d123      	bne.n	80026e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	f003 0303 	and.w	r3, r3, #3
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d107      	bne.n	80026b4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0301 	and.w	r3, r3, #1
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d101      	bne.n	80026b4 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80026b0:	2301      	movs	r3, #1
 80026b2:	e000      	b.n	80026b6 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80026b4:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d112      	bne.n	80026e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80026ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80026c2:	f023 030f 	bic.w	r3, r3, #15
 80026c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80026c8:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80026ca:	e009      	b.n	80026e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d0:	f043 0220 	orr.w	r2, r3, #32
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80026de:	e000      	b.n	80026e2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80026e0:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80026ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 80026ee:	4618      	mov	r0, r3
 80026f0:	3764      	adds	r7, #100	@ 0x64
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	50000100 	.word	0x50000100
 8002700:	50000400 	.word	0x50000400
 8002704:	50000500 	.word	0x50000500
 8002708:	50000300 	.word	0x50000300
 800270c:	50000700 	.word	0x50000700

08002710 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800271c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002722:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002726:	2b00      	cmp	r3, #0
 8002728:	d126      	bne.n	8002778 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002740:	2b00      	cmp	r3, #0
 8002742:	d115      	bne.n	8002770 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002748:	2b00      	cmp	r3, #0
 800274a:	d111      	bne.n	8002770 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002750:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d105      	bne.n	8002770 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002768:	f043 0201 	orr.w	r2, r3, #1
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002770:	68f8      	ldr	r0, [r7, #12]
 8002772:	f7ff f8d7 	bl	8001924 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002776:	e004      	b.n	8002782 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800277c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	4798      	blx	r3
}
 8002782:	bf00      	nop
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b084      	sub	sp, #16
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002796:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002798:	68f8      	ldr	r0, [r7, #12]
 800279a:	f7ff f8cd 	bl	8001938 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 800279e:	bf00      	nop
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b084      	sub	sp, #16
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c4:	f043 0204 	orr.w	r2, r3, #4
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	645a      	str	r2, [r3, #68]	@ 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80027cc:	68f8      	ldr	r0, [r7, #12]
 80027ce:	f7ff f8bd 	bl	800194c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027d2:	bf00      	nop
 80027d4:	3710      	adds	r7, #16
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
	...

080027dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	f003 0303 	and.w	r3, r3, #3
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d108      	bne.n	8002808 <ADC_Enable+0x2c>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 0301 	and.w	r3, r3, #1
 8002800:	2b01      	cmp	r3, #1
 8002802:	d101      	bne.n	8002808 <ADC_Enable+0x2c>
 8002804:	2301      	movs	r3, #1
 8002806:	e000      	b.n	800280a <ADC_Enable+0x2e>
 8002808:	2300      	movs	r3, #0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d143      	bne.n	8002896 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689a      	ldr	r2, [r3, #8]
 8002814:	4b22      	ldr	r3, [pc, #136]	@ (80028a0 <ADC_Enable+0xc4>)
 8002816:	4013      	ands	r3, r2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d00d      	beq.n	8002838 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002820:	f043 0210 	orr.w	r2, r3, #16
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282c:	f043 0201 	orr.w	r2, r3, #1
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e02f      	b.n	8002898 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	689a      	ldr	r2, [r3, #8]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f042 0201 	orr.w	r2, r2, #1
 8002846:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002848:	f7ff f83c 	bl	80018c4 <HAL_GetTick>
 800284c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800284e:	e01b      	b.n	8002888 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002850:	f7ff f838 	bl	80018c4 <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b02      	cmp	r3, #2
 800285c:	d914      	bls.n	8002888 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	2b01      	cmp	r3, #1
 800286a:	d00d      	beq.n	8002888 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002870:	f043 0210 	orr.w	r2, r3, #16
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287c:	f043 0201 	orr.w	r2, r3, #1
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e007      	b.n	8002898 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b01      	cmp	r3, #1
 8002894:	d1dc      	bne.n	8002850 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002896:	2300      	movs	r3, #0
}
 8002898:	4618      	mov	r0, r3
 800289a:	3710      	adds	r7, #16
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	8000003f 	.word	0x8000003f

080028a4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028ac:	2300      	movs	r3, #0
 80028ae:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f003 0303 	and.w	r3, r3, #3
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d108      	bne.n	80028d0 <ADC_Disable+0x2c>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0301 	and.w	r3, r3, #1
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d101      	bne.n	80028d0 <ADC_Disable+0x2c>
 80028cc:	2301      	movs	r3, #1
 80028ce:	e000      	b.n	80028d2 <ADC_Disable+0x2e>
 80028d0:	2300      	movs	r3, #0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d047      	beq.n	8002966 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f003 030d 	and.w	r3, r3, #13
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d10f      	bne.n	8002904 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	689a      	ldr	r2, [r3, #8]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f042 0202 	orr.w	r2, r2, #2
 80028f2:	609a      	str	r2, [r3, #8]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2203      	movs	r2, #3
 80028fa:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80028fc:	f7fe ffe2 	bl	80018c4 <HAL_GetTick>
 8002900:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002902:	e029      	b.n	8002958 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002908:	f043 0210 	orr.w	r2, r3, #16
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002914:	f043 0201 	orr.w	r2, r3, #1
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e023      	b.n	8002968 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002920:	f7fe ffd0 	bl	80018c4 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d914      	bls.n	8002958 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	2b01      	cmp	r3, #1
 800293a:	d10d      	bne.n	8002958 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002940:	f043 0210 	orr.w	r2, r3, #16
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294c:	f043 0201 	orr.w	r2, r3, #1
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e007      	b.n	8002968 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	2b01      	cmp	r3, #1
 8002964:	d0dc      	beq.n	8002920 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002966:	2300      	movs	r3, #0
}
 8002968:	4618      	mov	r0, r3
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f003 0307 	and.w	r3, r3, #7
 800297e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002980:	4b0c      	ldr	r3, [pc, #48]	@ (80029b4 <__NVIC_SetPriorityGrouping+0x44>)
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002986:	68ba      	ldr	r2, [r7, #8]
 8002988:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800298c:	4013      	ands	r3, r2
 800298e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002998:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800299c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029a2:	4a04      	ldr	r2, [pc, #16]	@ (80029b4 <__NVIC_SetPriorityGrouping+0x44>)
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	60d3      	str	r3, [r2, #12]
}
 80029a8:	bf00      	nop
 80029aa:	3714      	adds	r7, #20
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	e000ed00 	.word	0xe000ed00

080029b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029bc:	4b04      	ldr	r3, [pc, #16]	@ (80029d0 <__NVIC_GetPriorityGrouping+0x18>)
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	0a1b      	lsrs	r3, r3, #8
 80029c2:	f003 0307 	and.w	r3, r3, #7
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr
 80029d0:	e000ed00 	.word	0xe000ed00

080029d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	4603      	mov	r3, r0
 80029dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	db0b      	blt.n	80029fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029e6:	79fb      	ldrb	r3, [r7, #7]
 80029e8:	f003 021f 	and.w	r2, r3, #31
 80029ec:	4907      	ldr	r1, [pc, #28]	@ (8002a0c <__NVIC_EnableIRQ+0x38>)
 80029ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f2:	095b      	lsrs	r3, r3, #5
 80029f4:	2001      	movs	r0, #1
 80029f6:	fa00 f202 	lsl.w	r2, r0, r2
 80029fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	e000e100 	.word	0xe000e100

08002a10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	4603      	mov	r3, r0
 8002a18:	6039      	str	r1, [r7, #0]
 8002a1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	db0a      	blt.n	8002a3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	b2da      	uxtb	r2, r3
 8002a28:	490c      	ldr	r1, [pc, #48]	@ (8002a5c <__NVIC_SetPriority+0x4c>)
 8002a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a2e:	0112      	lsls	r2, r2, #4
 8002a30:	b2d2      	uxtb	r2, r2
 8002a32:	440b      	add	r3, r1
 8002a34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a38:	e00a      	b.n	8002a50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	b2da      	uxtb	r2, r3
 8002a3e:	4908      	ldr	r1, [pc, #32]	@ (8002a60 <__NVIC_SetPriority+0x50>)
 8002a40:	79fb      	ldrb	r3, [r7, #7]
 8002a42:	f003 030f 	and.w	r3, r3, #15
 8002a46:	3b04      	subs	r3, #4
 8002a48:	0112      	lsls	r2, r2, #4
 8002a4a:	b2d2      	uxtb	r2, r2
 8002a4c:	440b      	add	r3, r1
 8002a4e:	761a      	strb	r2, [r3, #24]
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr
 8002a5c:	e000e100 	.word	0xe000e100
 8002a60:	e000ed00 	.word	0xe000ed00

08002a64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b089      	sub	sp, #36	@ 0x24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	f003 0307 	and.w	r3, r3, #7
 8002a76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	f1c3 0307 	rsb	r3, r3, #7
 8002a7e:	2b04      	cmp	r3, #4
 8002a80:	bf28      	it	cs
 8002a82:	2304      	movcs	r3, #4
 8002a84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	3304      	adds	r3, #4
 8002a8a:	2b06      	cmp	r3, #6
 8002a8c:	d902      	bls.n	8002a94 <NVIC_EncodePriority+0x30>
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	3b03      	subs	r3, #3
 8002a92:	e000      	b.n	8002a96 <NVIC_EncodePriority+0x32>
 8002a94:	2300      	movs	r3, #0
 8002a96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a98:	f04f 32ff 	mov.w	r2, #4294967295
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa2:	43da      	mvns	r2, r3
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	401a      	ands	r2, r3
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002aac:	f04f 31ff 	mov.w	r1, #4294967295
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab6:	43d9      	mvns	r1, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002abc:	4313      	orrs	r3, r2
         );
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3724      	adds	r7, #36	@ 0x24
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
	...

08002acc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002adc:	d301      	bcc.n	8002ae2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e00f      	b.n	8002b02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8002b0c <SysTick_Config+0x40>)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	3b01      	subs	r3, #1
 8002ae8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002aea:	210f      	movs	r1, #15
 8002aec:	f04f 30ff 	mov.w	r0, #4294967295
 8002af0:	f7ff ff8e 	bl	8002a10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002af4:	4b05      	ldr	r3, [pc, #20]	@ (8002b0c <SysTick_Config+0x40>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002afa:	4b04      	ldr	r3, [pc, #16]	@ (8002b0c <SysTick_Config+0x40>)
 8002afc:	2207      	movs	r2, #7
 8002afe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3708      	adds	r7, #8
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	e000e010 	.word	0xe000e010

08002b10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f7ff ff29 	bl	8002970 <__NVIC_SetPriorityGrouping>
}
 8002b1e:	bf00      	nop
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b086      	sub	sp, #24
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	60b9      	str	r1, [r7, #8]
 8002b30:	607a      	str	r2, [r7, #4]
 8002b32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b34:	2300      	movs	r3, #0
 8002b36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b38:	f7ff ff3e 	bl	80029b8 <__NVIC_GetPriorityGrouping>
 8002b3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	68b9      	ldr	r1, [r7, #8]
 8002b42:	6978      	ldr	r0, [r7, #20]
 8002b44:	f7ff ff8e 	bl	8002a64 <NVIC_EncodePriority>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b4e:	4611      	mov	r1, r2
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7ff ff5d 	bl	8002a10 <__NVIC_SetPriority>
}
 8002b56:	bf00      	nop
 8002b58:	3718      	adds	r7, #24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b082      	sub	sp, #8
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	4603      	mov	r3, r0
 8002b66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff ff31 	bl	80029d4 <__NVIC_EnableIRQ>
}
 8002b72:	bf00      	nop
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b7a:	b580      	push	{r7, lr}
 8002b7c:	b082      	sub	sp, #8
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f7ff ffa2 	bl	8002acc <SysTick_Config>
 8002b88:	4603      	mov	r3, r0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b084      	sub	sp, #16
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d101      	bne.n	8002ba8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e037      	b.n	8002c18 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2202      	movs	r2, #2
 8002bac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002bbe:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002bc2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002bcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002be4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	69db      	ldr	r3, [r3, #28]
 8002bea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002bec:	68fa      	ldr	r2, [r7, #12]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	68fa      	ldr	r2, [r7, #12]
 8002bf8:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f000 f940 	bl	8002e80 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3710      	adds	r7, #16
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
 8002c2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d101      	bne.n	8002c40 <HAL_DMA_Start_IT+0x20>
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	e04a      	b.n	8002cd6 <HAL_DMA_Start_IT+0xb6>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d13a      	bne.n	8002cc8 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2202      	movs	r2, #2
 8002c56:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f022 0201 	bic.w	r2, r2, #1
 8002c6e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	68b9      	ldr	r1, [r7, #8]
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	f000 f8d4 	bl	8002e24 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d008      	beq.n	8002c96 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f042 020e 	orr.w	r2, r2, #14
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	e00f      	b.n	8002cb6 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f042 020a 	orr.w	r2, r2, #10
 8002ca4:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 0204 	bic.w	r2, r2, #4
 8002cb4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f042 0201 	orr.w	r2, r2, #1
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	e005      	b.n	8002cd4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002cd0:	2302      	movs	r3, #2
 8002cd2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002cd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3718      	adds	r7, #24
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}

08002cde <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002cde:	b580      	push	{r7, lr}
 8002ce0:	b084      	sub	sp, #16
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfa:	2204      	movs	r2, #4
 8002cfc:	409a      	lsls	r2, r3
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	4013      	ands	r3, r2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d024      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x72>
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	f003 0304 	and.w	r3, r3, #4
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d01f      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0320 	and.w	r3, r3, #32
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d107      	bne.n	8002d2e <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f022 0204 	bic.w	r2, r2, #4
 8002d2c:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d36:	2104      	movs	r1, #4
 8002d38:	fa01 f202 	lsl.w	r2, r1, r2
 8002d3c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d06a      	beq.n	8002e1c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002d4e:	e065      	b.n	8002e1c <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d54:	2202      	movs	r2, #2
 8002d56:	409a      	lsls	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d02c      	beq.n	8002dba <HAL_DMA_IRQHandler+0xdc>
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d027      	beq.n	8002dba <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0320 	and.w	r3, r3, #32
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d10b      	bne.n	8002d90 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f022 020a 	bic.w	r2, r2, #10
 8002d86:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d98:	2102      	movs	r1, #2
 8002d9a:	fa01 f202 	lsl.w	r2, r1, r2
 8002d9e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d035      	beq.n	8002e1c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002db8:	e030      	b.n	8002e1c <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbe:	2208      	movs	r2, #8
 8002dc0:	409a      	lsls	r2, r3
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d028      	beq.n	8002e1c <HAL_DMA_IRQHandler+0x13e>
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	f003 0308 	and.w	r3, r3, #8
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d023      	beq.n	8002e1c <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 020e 	bic.w	r2, r2, #14
 8002de2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dec:	2101      	movs	r1, #1
 8002dee:	fa01 f202 	lsl.w	r2, r1, r2
 8002df2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d004      	beq.n	8002e1c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	4798      	blx	r3
    }
  }
}
 8002e1a:	e7ff      	b.n	8002e1c <HAL_DMA_IRQHandler+0x13e>
 8002e1c:	bf00      	nop
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b085      	sub	sp, #20
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	607a      	str	r2, [r7, #4]
 8002e30:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002e40:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2b10      	cmp	r3, #16
 8002e50:	d108      	bne.n	8002e64 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	68ba      	ldr	r2, [r7, #8]
 8002e60:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e62:	e007      	b.n	8002e74 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	68ba      	ldr	r2, [r7, #8]
 8002e6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	60da      	str	r2, [r3, #12]
}
 8002e74:	bf00      	nop
 8002e76:	3714      	adds	r7, #20
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	4b14      	ldr	r3, [pc, #80]	@ (8002ee0 <DMA_CalcBaseAndBitshift+0x60>)
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d80f      	bhi.n	8002eb4 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	461a      	mov	r2, r3
 8002e9a:	4b12      	ldr	r3, [pc, #72]	@ (8002ee4 <DMA_CalcBaseAndBitshift+0x64>)
 8002e9c:	4413      	add	r3, r2
 8002e9e:	4a12      	ldr	r2, [pc, #72]	@ (8002ee8 <DMA_CalcBaseAndBitshift+0x68>)
 8002ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea4:	091b      	lsrs	r3, r3, #4
 8002ea6:	009a      	lsls	r2, r3, #2
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	4a0f      	ldr	r2, [pc, #60]	@ (8002eec <DMA_CalcBaseAndBitshift+0x6c>)
 8002eb0:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8002eb2:	e00e      	b.n	8002ed2 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	461a      	mov	r2, r3
 8002eba:	4b0d      	ldr	r3, [pc, #52]	@ (8002ef0 <DMA_CalcBaseAndBitshift+0x70>)
 8002ebc:	4413      	add	r3, r2
 8002ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8002ee8 <DMA_CalcBaseAndBitshift+0x68>)
 8002ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec4:	091b      	lsrs	r3, r3, #4
 8002ec6:	009a      	lsls	r2, r3, #2
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	4a09      	ldr	r2, [pc, #36]	@ (8002ef4 <DMA_CalcBaseAndBitshift+0x74>)
 8002ed0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8002ed2:	bf00      	nop
 8002ed4:	370c      	adds	r7, #12
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	40020407 	.word	0x40020407
 8002ee4:	bffdfff8 	.word	0xbffdfff8
 8002ee8:	cccccccd 	.word	0xcccccccd
 8002eec:	40020000 	.word	0x40020000
 8002ef0:	bffdfbf8 	.word	0xbffdfbf8
 8002ef4:	40020400 	.word	0x40020400

08002ef8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b087      	sub	sp, #28
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f02:	2300      	movs	r3, #0
 8002f04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f06:	e154      	b.n	80031b2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	2101      	movs	r1, #1
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	fa01 f303 	lsl.w	r3, r1, r3
 8002f14:	4013      	ands	r3, r2
 8002f16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f000 8146 	beq.w	80031ac <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f003 0303 	and.w	r3, r3, #3
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d005      	beq.n	8002f38 <HAL_GPIO_Init+0x40>
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 0303 	and.w	r3, r3, #3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d130      	bne.n	8002f9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	2203      	movs	r2, #3
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	68da      	ldr	r2, [r3, #12]
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	693a      	ldr	r2, [r7, #16]
 8002f66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f6e:	2201      	movs	r2, #1
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	fa02 f303 	lsl.w	r3, r2, r3
 8002f76:	43db      	mvns	r3, r3
 8002f78:	693a      	ldr	r2, [r7, #16]
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	091b      	lsrs	r3, r3, #4
 8002f84:	f003 0201 	and.w	r2, r3, #1
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	693a      	ldr	r2, [r7, #16]
 8002f98:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f003 0303 	and.w	r3, r3, #3
 8002fa2:	2b03      	cmp	r3, #3
 8002fa4:	d017      	beq.n	8002fd6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	2203      	movs	r2, #3
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	43db      	mvns	r3, r3
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	689a      	ldr	r2, [r3, #8]
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d123      	bne.n	800302a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	08da      	lsrs	r2, r3, #3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	3208      	adds	r2, #8
 8002fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	f003 0307 	and.w	r3, r3, #7
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	220f      	movs	r2, #15
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43db      	mvns	r3, r3
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	4013      	ands	r3, r2
 8003004:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	691a      	ldr	r2, [r3, #16]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	f003 0307 	and.w	r3, r3, #7
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	fa02 f303 	lsl.w	r3, r2, r3
 8003016:	693a      	ldr	r2, [r7, #16]
 8003018:	4313      	orrs	r3, r2
 800301a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	08da      	lsrs	r2, r3, #3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	3208      	adds	r2, #8
 8003024:	6939      	ldr	r1, [r7, #16]
 8003026:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	2203      	movs	r2, #3
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	43db      	mvns	r3, r3
 800303c:	693a      	ldr	r2, [r7, #16]
 800303e:	4013      	ands	r3, r2
 8003040:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f003 0203 	and.w	r2, r3, #3
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	fa02 f303 	lsl.w	r3, r2, r3
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	4313      	orrs	r3, r2
 8003056:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003066:	2b00      	cmp	r3, #0
 8003068:	f000 80a0 	beq.w	80031ac <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800306c:	4b58      	ldr	r3, [pc, #352]	@ (80031d0 <HAL_GPIO_Init+0x2d8>)
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	4a57      	ldr	r2, [pc, #348]	@ (80031d0 <HAL_GPIO_Init+0x2d8>)
 8003072:	f043 0301 	orr.w	r3, r3, #1
 8003076:	6193      	str	r3, [r2, #24]
 8003078:	4b55      	ldr	r3, [pc, #340]	@ (80031d0 <HAL_GPIO_Init+0x2d8>)
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	f003 0301 	and.w	r3, r3, #1
 8003080:	60bb      	str	r3, [r7, #8]
 8003082:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003084:	4a53      	ldr	r2, [pc, #332]	@ (80031d4 <HAL_GPIO_Init+0x2dc>)
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	089b      	lsrs	r3, r3, #2
 800308a:	3302      	adds	r3, #2
 800308c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003090:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	f003 0303 	and.w	r3, r3, #3
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	220f      	movs	r2, #15
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	43db      	mvns	r3, r3
 80030a2:	693a      	ldr	r2, [r7, #16]
 80030a4:	4013      	ands	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80030ae:	d019      	beq.n	80030e4 <HAL_GPIO_Init+0x1ec>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a49      	ldr	r2, [pc, #292]	@ (80031d8 <HAL_GPIO_Init+0x2e0>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d013      	beq.n	80030e0 <HAL_GPIO_Init+0x1e8>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a48      	ldr	r2, [pc, #288]	@ (80031dc <HAL_GPIO_Init+0x2e4>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d00d      	beq.n	80030dc <HAL_GPIO_Init+0x1e4>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a47      	ldr	r2, [pc, #284]	@ (80031e0 <HAL_GPIO_Init+0x2e8>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d007      	beq.n	80030d8 <HAL_GPIO_Init+0x1e0>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a46      	ldr	r2, [pc, #280]	@ (80031e4 <HAL_GPIO_Init+0x2ec>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d101      	bne.n	80030d4 <HAL_GPIO_Init+0x1dc>
 80030d0:	2304      	movs	r3, #4
 80030d2:	e008      	b.n	80030e6 <HAL_GPIO_Init+0x1ee>
 80030d4:	2305      	movs	r3, #5
 80030d6:	e006      	b.n	80030e6 <HAL_GPIO_Init+0x1ee>
 80030d8:	2303      	movs	r3, #3
 80030da:	e004      	b.n	80030e6 <HAL_GPIO_Init+0x1ee>
 80030dc:	2302      	movs	r3, #2
 80030de:	e002      	b.n	80030e6 <HAL_GPIO_Init+0x1ee>
 80030e0:	2301      	movs	r3, #1
 80030e2:	e000      	b.n	80030e6 <HAL_GPIO_Init+0x1ee>
 80030e4:	2300      	movs	r3, #0
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	f002 0203 	and.w	r2, r2, #3
 80030ec:	0092      	lsls	r2, r2, #2
 80030ee:	4093      	lsls	r3, r2
 80030f0:	693a      	ldr	r2, [r7, #16]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80030f6:	4937      	ldr	r1, [pc, #220]	@ (80031d4 <HAL_GPIO_Init+0x2dc>)
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	089b      	lsrs	r3, r3, #2
 80030fc:	3302      	adds	r3, #2
 80030fe:	693a      	ldr	r2, [r7, #16]
 8003100:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003104:	4b38      	ldr	r3, [pc, #224]	@ (80031e8 <HAL_GPIO_Init+0x2f0>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	43db      	mvns	r3, r3
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	4013      	ands	r3, r2
 8003112:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d003      	beq.n	8003128 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	4313      	orrs	r3, r2
 8003126:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003128:	4a2f      	ldr	r2, [pc, #188]	@ (80031e8 <HAL_GPIO_Init+0x2f0>)
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800312e:	4b2e      	ldr	r3, [pc, #184]	@ (80031e8 <HAL_GPIO_Init+0x2f0>)
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	43db      	mvns	r3, r3
 8003138:	693a      	ldr	r2, [r7, #16]
 800313a:	4013      	ands	r3, r2
 800313c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d003      	beq.n	8003152 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800314a:	693a      	ldr	r2, [r7, #16]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	4313      	orrs	r3, r2
 8003150:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003152:	4a25      	ldr	r2, [pc, #148]	@ (80031e8 <HAL_GPIO_Init+0x2f0>)
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003158:	4b23      	ldr	r3, [pc, #140]	@ (80031e8 <HAL_GPIO_Init+0x2f0>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	43db      	mvns	r3, r3
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	4013      	ands	r3, r2
 8003166:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d003      	beq.n	800317c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003174:	693a      	ldr	r2, [r7, #16]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	4313      	orrs	r3, r2
 800317a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800317c:	4a1a      	ldr	r2, [pc, #104]	@ (80031e8 <HAL_GPIO_Init+0x2f0>)
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003182:	4b19      	ldr	r3, [pc, #100]	@ (80031e8 <HAL_GPIO_Init+0x2f0>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	43db      	mvns	r3, r3
 800318c:	693a      	ldr	r2, [r7, #16]
 800318e:	4013      	ands	r3, r2
 8003190:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d003      	beq.n	80031a6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80031a6:	4a10      	ldr	r2, [pc, #64]	@ (80031e8 <HAL_GPIO_Init+0x2f0>)
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	3301      	adds	r3, #1
 80031b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	fa22 f303 	lsr.w	r3, r2, r3
 80031bc:	2b00      	cmp	r3, #0
 80031be:	f47f aea3 	bne.w	8002f08 <HAL_GPIO_Init+0x10>
  }
}
 80031c2:	bf00      	nop
 80031c4:	bf00      	nop
 80031c6:	371c      	adds	r7, #28
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr
 80031d0:	40021000 	.word	0x40021000
 80031d4:	40010000 	.word	0x40010000
 80031d8:	48000400 	.word	0x48000400
 80031dc:	48000800 	.word	0x48000800
 80031e0:	48000c00 	.word	0x48000c00
 80031e4:	48001000 	.word	0x48001000
 80031e8:	40010400 	.word	0x40010400

080031ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	460b      	mov	r3, r1
 80031f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	691a      	ldr	r2, [r3, #16]
 80031fc:	887b      	ldrh	r3, [r7, #2]
 80031fe:	4013      	ands	r3, r2
 8003200:	2b00      	cmp	r3, #0
 8003202:	d002      	beq.n	800320a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003204:	2301      	movs	r3, #1
 8003206:	73fb      	strb	r3, [r7, #15]
 8003208:	e001      	b.n	800320e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800320a:	2300      	movs	r3, #0
 800320c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800320e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003210:	4618      	mov	r0, r3
 8003212:	3714      	adds	r7, #20
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	4603      	mov	r3, r0
 8003224:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003226:	4b08      	ldr	r3, [pc, #32]	@ (8003248 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003228:	695a      	ldr	r2, [r3, #20]
 800322a:	88fb      	ldrh	r3, [r7, #6]
 800322c:	4013      	ands	r3, r2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d006      	beq.n	8003240 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003232:	4a05      	ldr	r2, [pc, #20]	@ (8003248 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003234:	88fb      	ldrh	r3, [r7, #6]
 8003236:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003238:	88fb      	ldrh	r3, [r7, #6]
 800323a:	4618      	mov	r0, r3
 800323c:	f7fd fff5 	bl	800122a <HAL_GPIO_EXTI_Callback>
  }
}
 8003240:	bf00      	nop
 8003242:	3708      	adds	r7, #8
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	40010400 	.word	0x40010400

0800324c <HAL_OPAMP_Init>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)

{
 800324c:	b580      	push	{r7, lr}
 800324e:	b084      	sub	sp, #16
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003254:	2300      	movs	r3, #0
 8003256:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d101      	bne.n	8003262 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e08f      	b.n	8003382 <HAL_OPAMP_Init+0x136>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b05      	cmp	r3, #5
 800326c:	d101      	bne.n	8003272 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e087      	b.n	8003382 <HAL_OPAMP_Init+0x136>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d101      	bne.n	8003282 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e07f      	b.n	8003382 <HAL_OPAMP_Init+0x136>
      assert_param(IS_OPAMP_INVERTING_INPUT(hopamp->Init.InvertingInput));
    }

    assert_param(IS_OPAMP_TIMERCONTROLLED_MUXMODE(hopamp->Init.TimerControlledMuxmode));

    if ((hopamp->Init.TimerControlledMuxmode) == OPAMP_TIMERCONTROLLEDMUXMODE_ENABLE)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	2b80      	cmp	r3, #128	@ 0x80
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003288:	4b40      	ldr	r3, [pc, #256]	@ (800338c <HAL_OPAMP_Init+0x140>)
 800328a:	699b      	ldr	r3, [r3, #24]
 800328c:	4a3f      	ldr	r2, [pc, #252]	@ (800338c <HAL_OPAMP_Init+0x140>)
 800328e:	f043 0301 	orr.w	r3, r3, #1
 8003292:	6193      	str	r3, [r2, #24]
 8003294:	4b3d      	ldr	r3, [pc, #244]	@ (800338c <HAL_OPAMP_Init+0x140>)
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	60bb      	str	r3, [r7, #8]
 800329e:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d103      	bne.n	80032b4 <HAL_OPAMP_Init+0x68>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f7fd fff9 	bl	80012ac <HAL_OPAMP_MspInit>
    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /*   - InvertingInputSecondary                */
    /* are Not Applicable                         */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	2b40      	cmp	r3, #64	@ 0x40
 80032c0:	d003      	beq.n	80032ca <HAL_OPAMP_Init+0x7e>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	2b60      	cmp	r3, #96	@ 0x60
 80032c8:	d125      	bne.n	8003316 <HAL_OPAMP_Init+0xca>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	4b2f      	ldr	r3, [pc, #188]	@ (8003390 <HAL_OPAMP_Init+0x144>)
 80032d2:	4013      	ands	r3, r2
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	6851      	ldr	r1, [r2, #4]
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	68d2      	ldr	r2, [r2, #12]
 80032dc:	4311      	orrs	r1, r2
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6912      	ldr	r2, [r2, #16]
 80032e2:	4311      	orrs	r1, r2
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	6992      	ldr	r2, [r2, #24]
 80032e8:	4311      	orrs	r1, r2
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	69d2      	ldr	r2, [r2, #28]
 80032ee:	4311      	orrs	r1, r2
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	6a12      	ldr	r2, [r2, #32]
 80032f4:	4311      	orrs	r1, r2
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80032fa:	4311      	orrs	r1, r2
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003300:	04d2      	lsls	r2, r2, #19
 8003302:	4311      	orrs	r1, r2
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003308:	0612      	lsls	r2, r2, #24
 800330a:	4311      	orrs	r1, r2
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	6812      	ldr	r2, [r2, #0]
 8003310:	430b      	orrs	r3, r1
 8003312:	6013      	str	r3, [r2, #0]
 8003314:	e02a      	b.n	800336c <HAL_OPAMP_Init+0x120>
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));  

    }
    else /* OPAMP_STANDALONE_MODE */
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	4b1c      	ldr	r3, [pc, #112]	@ (8003390 <HAL_OPAMP_Init+0x144>)
 800331e:	4013      	ands	r3, r2
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	6851      	ldr	r1, [r2, #4]
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	6892      	ldr	r2, [r2, #8]
 8003328:	4311      	orrs	r1, r2
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	68d2      	ldr	r2, [r2, #12]
 800332e:	4311      	orrs	r1, r2
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	6912      	ldr	r2, [r2, #16]
 8003334:	4311      	orrs	r1, r2
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	6952      	ldr	r2, [r2, #20]
 800333a:	4311      	orrs	r1, r2
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	6992      	ldr	r2, [r2, #24]
 8003340:	4311      	orrs	r1, r2
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	69d2      	ldr	r2, [r2, #28]
 8003346:	4311      	orrs	r1, r2
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	6a12      	ldr	r2, [r2, #32]
 800334c:	4311      	orrs	r1, r2
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003352:	4311      	orrs	r1, r2
 8003354:	687a      	ldr	r2, [r7, #4]
 8003356:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003358:	04d2      	lsls	r2, r2, #19
 800335a:	4311      	orrs	r1, r2
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003360:	0612      	lsls	r2, r2, #24
 8003362:	4311      	orrs	r1, r2
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	6812      	ldr	r2, [r2, #0]
 8003368:	430b      	orrs	r3, r1
 800336a:	6013      	str	r3, [r2, #0]
                                        (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) | \
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));     
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b00      	cmp	r3, #0
 8003376:	d103      	bne.n	8003380 <HAL_OPAMP_Init+0x134>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8003380:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003382:	4618      	mov	r0, r3
 8003384:	3710      	adds	r7, #16
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	40021000 	.word	0x40021000
 8003390:	e0003811 	.word	0xe0003811

08003394 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800339c:	2300      	movs	r3, #0
 800339e:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d102      	bne.n	80033ac <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	73fb      	strb	r3, [r7, #15]
 80033aa:	e01d      	b.n	80033e8 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	2b05      	cmp	r3, #5
 80033b6:	d102      	bne.n	80033be <HAL_OPAMP_Start+0x2a>

  {
    status = HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	73fb      	strb	r3, [r7, #15]
 80033bc:	e014      	b.n	80033e8 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d10c      	bne.n	80033e4 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f042 0201 	orr.w	r2, r2, #1
 80033d8:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2204      	movs	r2, #4
 80033de:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 80033e2:	e001      	b.n	80033e8 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 80033e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3714      	adds	r7, #20
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
	...

080033f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80033fe:	af00      	add	r7, sp, #0
 8003400:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003404:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003408:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800340a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800340e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d102      	bne.n	800341e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	f000 bff4 	b.w	8004406 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800341e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003422:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0301 	and.w	r3, r3, #1
 800342e:	2b00      	cmp	r3, #0
 8003430:	f000 816d 	beq.w	800370e <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003434:	4bb4      	ldr	r3, [pc, #720]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f003 030c 	and.w	r3, r3, #12
 800343c:	2b04      	cmp	r3, #4
 800343e:	d00c      	beq.n	800345a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003440:	4bb1      	ldr	r3, [pc, #708]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f003 030c 	and.w	r3, r3, #12
 8003448:	2b08      	cmp	r3, #8
 800344a:	d157      	bne.n	80034fc <HAL_RCC_OscConfig+0x104>
 800344c:	4bae      	ldr	r3, [pc, #696]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003458:	d150      	bne.n	80034fc <HAL_RCC_OscConfig+0x104>
 800345a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800345e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003462:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003466:	fa93 f3a3 	rbit	r3, r3
 800346a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800346e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003472:	fab3 f383 	clz	r3, r3
 8003476:	b2db      	uxtb	r3, r3
 8003478:	2b3f      	cmp	r3, #63	@ 0x3f
 800347a:	d802      	bhi.n	8003482 <HAL_RCC_OscConfig+0x8a>
 800347c:	4ba2      	ldr	r3, [pc, #648]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	e015      	b.n	80034ae <HAL_RCC_OscConfig+0xb6>
 8003482:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003486:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800348e:	fa93 f3a3 	rbit	r3, r3
 8003492:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8003496:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800349a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800349e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80034a2:	fa93 f3a3 	rbit	r3, r3
 80034a6:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80034aa:	4b97      	ldr	r3, [pc, #604]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 80034ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ae:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80034b2:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80034b6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80034ba:	fa92 f2a2 	rbit	r2, r2
 80034be:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80034c2:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80034c6:	fab2 f282 	clz	r2, r2
 80034ca:	b2d2      	uxtb	r2, r2
 80034cc:	f042 0220 	orr.w	r2, r2, #32
 80034d0:	b2d2      	uxtb	r2, r2
 80034d2:	f002 021f 	and.w	r2, r2, #31
 80034d6:	2101      	movs	r1, #1
 80034d8:	fa01 f202 	lsl.w	r2, r1, r2
 80034dc:	4013      	ands	r3, r2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	f000 8114 	beq.w	800370c <HAL_RCC_OscConfig+0x314>
 80034e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f040 810b 	bne.w	800370c <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	f000 bf85 	b.w	8004406 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003500:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800350c:	d106      	bne.n	800351c <HAL_RCC_OscConfig+0x124>
 800350e:	4b7e      	ldr	r3, [pc, #504]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a7d      	ldr	r2, [pc, #500]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 8003514:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003518:	6013      	str	r3, [r2, #0]
 800351a:	e036      	b.n	800358a <HAL_RCC_OscConfig+0x192>
 800351c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003520:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d10c      	bne.n	8003546 <HAL_RCC_OscConfig+0x14e>
 800352c:	4b76      	ldr	r3, [pc, #472]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a75      	ldr	r2, [pc, #468]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 8003532:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003536:	6013      	str	r3, [r2, #0]
 8003538:	4b73      	ldr	r3, [pc, #460]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a72      	ldr	r2, [pc, #456]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 800353e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003542:	6013      	str	r3, [r2, #0]
 8003544:	e021      	b.n	800358a <HAL_RCC_OscConfig+0x192>
 8003546:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800354a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003556:	d10c      	bne.n	8003572 <HAL_RCC_OscConfig+0x17a>
 8003558:	4b6b      	ldr	r3, [pc, #428]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a6a      	ldr	r2, [pc, #424]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 800355e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003562:	6013      	str	r3, [r2, #0]
 8003564:	4b68      	ldr	r3, [pc, #416]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a67      	ldr	r2, [pc, #412]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 800356a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800356e:	6013      	str	r3, [r2, #0]
 8003570:	e00b      	b.n	800358a <HAL_RCC_OscConfig+0x192>
 8003572:	4b65      	ldr	r3, [pc, #404]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a64      	ldr	r2, [pc, #400]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 8003578:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800357c:	6013      	str	r3, [r2, #0]
 800357e:	4b62      	ldr	r3, [pc, #392]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a61      	ldr	r2, [pc, #388]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 8003584:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003588:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800358a:	4b5f      	ldr	r3, [pc, #380]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 800358c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800358e:	f023 020f 	bic.w	r2, r3, #15
 8003592:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003596:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	495a      	ldr	r1, [pc, #360]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035a8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d054      	beq.n	800365e <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b4:	f7fe f986 	bl	80018c4 <HAL_GetTick>
 80035b8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035bc:	e00a      	b.n	80035d4 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035be:	f7fe f981 	bl	80018c4 <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b64      	cmp	r3, #100	@ 0x64
 80035cc:	d902      	bls.n	80035d4 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	f000 bf19 	b.w	8004406 <HAL_RCC_OscConfig+0x100e>
 80035d4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035d8:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035dc:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80035e0:	fa93 f3a3 	rbit	r3, r3
 80035e4:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80035e8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ec:	fab3 f383 	clz	r3, r3
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b3f      	cmp	r3, #63	@ 0x3f
 80035f4:	d802      	bhi.n	80035fc <HAL_RCC_OscConfig+0x204>
 80035f6:	4b44      	ldr	r3, [pc, #272]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	e015      	b.n	8003628 <HAL_RCC_OscConfig+0x230>
 80035fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003600:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003604:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003608:	fa93 f3a3 	rbit	r3, r3
 800360c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003610:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003614:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003618:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800361c:	fa93 f3a3 	rbit	r3, r3
 8003620:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003624:	4b38      	ldr	r3, [pc, #224]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 8003626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003628:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800362c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003630:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003634:	fa92 f2a2 	rbit	r2, r2
 8003638:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 800363c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003640:	fab2 f282 	clz	r2, r2
 8003644:	b2d2      	uxtb	r2, r2
 8003646:	f042 0220 	orr.w	r2, r2, #32
 800364a:	b2d2      	uxtb	r2, r2
 800364c:	f002 021f 	and.w	r2, r2, #31
 8003650:	2101      	movs	r1, #1
 8003652:	fa01 f202 	lsl.w	r2, r1, r2
 8003656:	4013      	ands	r3, r2
 8003658:	2b00      	cmp	r3, #0
 800365a:	d0b0      	beq.n	80035be <HAL_RCC_OscConfig+0x1c6>
 800365c:	e057      	b.n	800370e <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800365e:	f7fe f931 	bl	80018c4 <HAL_GetTick>
 8003662:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003666:	e00a      	b.n	800367e <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003668:	f7fe f92c 	bl	80018c4 <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	2b64      	cmp	r3, #100	@ 0x64
 8003676:	d902      	bls.n	800367e <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	f000 bec4 	b.w	8004406 <HAL_RCC_OscConfig+0x100e>
 800367e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003682:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003686:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800368a:	fa93 f3a3 	rbit	r3, r3
 800368e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8003692:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003696:	fab3 f383 	clz	r3, r3
 800369a:	b2db      	uxtb	r3, r3
 800369c:	2b3f      	cmp	r3, #63	@ 0x3f
 800369e:	d802      	bhi.n	80036a6 <HAL_RCC_OscConfig+0x2ae>
 80036a0:	4b19      	ldr	r3, [pc, #100]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	e015      	b.n	80036d2 <HAL_RCC_OscConfig+0x2da>
 80036a6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036aa:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ae:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80036b2:	fa93 f3a3 	rbit	r3, r3
 80036b6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80036ba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036be:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80036c2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80036c6:	fa93 f3a3 	rbit	r3, r3
 80036ca:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80036ce:	4b0e      	ldr	r3, [pc, #56]	@ (8003708 <HAL_RCC_OscConfig+0x310>)
 80036d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80036d6:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80036da:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80036de:	fa92 f2a2 	rbit	r2, r2
 80036e2:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80036e6:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80036ea:	fab2 f282 	clz	r2, r2
 80036ee:	b2d2      	uxtb	r2, r2
 80036f0:	f042 0220 	orr.w	r2, r2, #32
 80036f4:	b2d2      	uxtb	r2, r2
 80036f6:	f002 021f 	and.w	r2, r2, #31
 80036fa:	2101      	movs	r1, #1
 80036fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003700:	4013      	ands	r3, r2
 8003702:	2b00      	cmp	r3, #0
 8003704:	d1b0      	bne.n	8003668 <HAL_RCC_OscConfig+0x270>
 8003706:	e002      	b.n	800370e <HAL_RCC_OscConfig+0x316>
 8003708:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800370c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800370e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003712:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 816c 	beq.w	80039fc <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003724:	4bcc      	ldr	r3, [pc, #816]	@ (8003a58 <HAL_RCC_OscConfig+0x660>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f003 030c 	and.w	r3, r3, #12
 800372c:	2b00      	cmp	r3, #0
 800372e:	d00b      	beq.n	8003748 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003730:	4bc9      	ldr	r3, [pc, #804]	@ (8003a58 <HAL_RCC_OscConfig+0x660>)
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f003 030c 	and.w	r3, r3, #12
 8003738:	2b08      	cmp	r3, #8
 800373a:	d16d      	bne.n	8003818 <HAL_RCC_OscConfig+0x420>
 800373c:	4bc6      	ldr	r3, [pc, #792]	@ (8003a58 <HAL_RCC_OscConfig+0x660>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d167      	bne.n	8003818 <HAL_RCC_OscConfig+0x420>
 8003748:	2302      	movs	r3, #2
 800374a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8003752:	fa93 f3a3 	rbit	r3, r3
 8003756:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800375a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800375e:	fab3 f383 	clz	r3, r3
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b3f      	cmp	r3, #63	@ 0x3f
 8003766:	d802      	bhi.n	800376e <HAL_RCC_OscConfig+0x376>
 8003768:	4bbb      	ldr	r3, [pc, #748]	@ (8003a58 <HAL_RCC_OscConfig+0x660>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	e013      	b.n	8003796 <HAL_RCC_OscConfig+0x39e>
 800376e:	2302      	movs	r3, #2
 8003770:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003774:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8003778:	fa93 f3a3 	rbit	r3, r3
 800377c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003780:	2302      	movs	r3, #2
 8003782:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003786:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800378a:	fa93 f3a3 	rbit	r3, r3
 800378e:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003792:	4bb1      	ldr	r3, [pc, #708]	@ (8003a58 <HAL_RCC_OscConfig+0x660>)
 8003794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003796:	2202      	movs	r2, #2
 8003798:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 800379c:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80037a0:	fa92 f2a2 	rbit	r2, r2
 80037a4:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80037a8:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80037ac:	fab2 f282 	clz	r2, r2
 80037b0:	b2d2      	uxtb	r2, r2
 80037b2:	f042 0220 	orr.w	r2, r2, #32
 80037b6:	b2d2      	uxtb	r2, r2
 80037b8:	f002 021f 	and.w	r2, r2, #31
 80037bc:	2101      	movs	r1, #1
 80037be:	fa01 f202 	lsl.w	r2, r1, r2
 80037c2:	4013      	ands	r3, r2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00a      	beq.n	80037de <HAL_RCC_OscConfig+0x3e6>
 80037c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	691b      	ldr	r3, [r3, #16]
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d002      	beq.n	80037de <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	f000 be14 	b.w	8004406 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037de:	4b9e      	ldr	r3, [pc, #632]	@ (8003a58 <HAL_RCC_OscConfig+0x660>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	21f8      	movs	r1, #248	@ 0xf8
 80037f4:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f8:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80037fc:	fa91 f1a1 	rbit	r1, r1
 8003800:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003804:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003808:	fab1 f181 	clz	r1, r1
 800380c:	b2c9      	uxtb	r1, r1
 800380e:	408b      	lsls	r3, r1
 8003810:	4991      	ldr	r1, [pc, #580]	@ (8003a58 <HAL_RCC_OscConfig+0x660>)
 8003812:	4313      	orrs	r3, r2
 8003814:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003816:	e0f1      	b.n	80039fc <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003818:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800381c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	691b      	ldr	r3, [r3, #16]
 8003824:	2b00      	cmp	r3, #0
 8003826:	f000 8083 	beq.w	8003930 <HAL_RCC_OscConfig+0x538>
 800382a:	2301      	movs	r3, #1
 800382c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003830:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003834:	fa93 f3a3 	rbit	r3, r3
 8003838:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 800383c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003840:	fab3 f383 	clz	r3, r3
 8003844:	b2db      	uxtb	r3, r3
 8003846:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800384a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	461a      	mov	r2, r3
 8003852:	2301      	movs	r3, #1
 8003854:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003856:	f7fe f835 	bl	80018c4 <HAL_GetTick>
 800385a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800385e:	e00a      	b.n	8003876 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003860:	f7fe f830 	bl	80018c4 <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	2b02      	cmp	r3, #2
 800386e:	d902      	bls.n	8003876 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003870:	2303      	movs	r3, #3
 8003872:	f000 bdc8 	b.w	8004406 <HAL_RCC_OscConfig+0x100e>
 8003876:	2302      	movs	r3, #2
 8003878:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003880:	fa93 f3a3 	rbit	r3, r3
 8003884:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003888:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800388c:	fab3 f383 	clz	r3, r3
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b3f      	cmp	r3, #63	@ 0x3f
 8003894:	d802      	bhi.n	800389c <HAL_RCC_OscConfig+0x4a4>
 8003896:	4b70      	ldr	r3, [pc, #448]	@ (8003a58 <HAL_RCC_OscConfig+0x660>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	e013      	b.n	80038c4 <HAL_RCC_OscConfig+0x4cc>
 800389c:	2302      	movs	r3, #2
 800389e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80038a6:	fa93 f3a3 	rbit	r3, r3
 80038aa:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80038ae:	2302      	movs	r3, #2
 80038b0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80038b4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80038b8:	fa93 f3a3 	rbit	r3, r3
 80038bc:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80038c0:	4b65      	ldr	r3, [pc, #404]	@ (8003a58 <HAL_RCC_OscConfig+0x660>)
 80038c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c4:	2202      	movs	r2, #2
 80038c6:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80038ca:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80038ce:	fa92 f2a2 	rbit	r2, r2
 80038d2:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80038d6:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80038da:	fab2 f282 	clz	r2, r2
 80038de:	b2d2      	uxtb	r2, r2
 80038e0:	f042 0220 	orr.w	r2, r2, #32
 80038e4:	b2d2      	uxtb	r2, r2
 80038e6:	f002 021f 	and.w	r2, r2, #31
 80038ea:	2101      	movs	r1, #1
 80038ec:	fa01 f202 	lsl.w	r2, r1, r2
 80038f0:	4013      	ands	r3, r2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0b4      	beq.n	8003860 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038f6:	4b58      	ldr	r3, [pc, #352]	@ (8003a58 <HAL_RCC_OscConfig+0x660>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003902:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	695b      	ldr	r3, [r3, #20]
 800390a:	21f8      	movs	r1, #248	@ 0xf8
 800390c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003910:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003914:	fa91 f1a1 	rbit	r1, r1
 8003918:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 800391c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003920:	fab1 f181 	clz	r1, r1
 8003924:	b2c9      	uxtb	r1, r1
 8003926:	408b      	lsls	r3, r1
 8003928:	494b      	ldr	r1, [pc, #300]	@ (8003a58 <HAL_RCC_OscConfig+0x660>)
 800392a:	4313      	orrs	r3, r2
 800392c:	600b      	str	r3, [r1, #0]
 800392e:	e065      	b.n	80039fc <HAL_RCC_OscConfig+0x604>
 8003930:	2301      	movs	r3, #1
 8003932:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003936:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800393a:	fa93 f3a3 	rbit	r3, r3
 800393e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003942:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003946:	fab3 f383 	clz	r3, r3
 800394a:	b2db      	uxtb	r3, r3
 800394c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003950:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	461a      	mov	r2, r3
 8003958:	2300      	movs	r3, #0
 800395a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800395c:	f7fd ffb2 	bl	80018c4 <HAL_GetTick>
 8003960:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003964:	e00a      	b.n	800397c <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003966:	f7fd ffad 	bl	80018c4 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	2b02      	cmp	r3, #2
 8003974:	d902      	bls.n	800397c <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	f000 bd45 	b.w	8004406 <HAL_RCC_OscConfig+0x100e>
 800397c:	2302      	movs	r3, #2
 800397e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003982:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003986:	fa93 f3a3 	rbit	r3, r3
 800398a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800398e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003992:	fab3 f383 	clz	r3, r3
 8003996:	b2db      	uxtb	r3, r3
 8003998:	2b3f      	cmp	r3, #63	@ 0x3f
 800399a:	d802      	bhi.n	80039a2 <HAL_RCC_OscConfig+0x5aa>
 800399c:	4b2e      	ldr	r3, [pc, #184]	@ (8003a58 <HAL_RCC_OscConfig+0x660>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	e013      	b.n	80039ca <HAL_RCC_OscConfig+0x5d2>
 80039a2:	2302      	movs	r3, #2
 80039a4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80039ac:	fa93 f3a3 	rbit	r3, r3
 80039b0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80039b4:	2302      	movs	r3, #2
 80039b6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80039ba:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80039be:	fa93 f3a3 	rbit	r3, r3
 80039c2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80039c6:	4b24      	ldr	r3, [pc, #144]	@ (8003a58 <HAL_RCC_OscConfig+0x660>)
 80039c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ca:	2202      	movs	r2, #2
 80039cc:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80039d0:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80039d4:	fa92 f2a2 	rbit	r2, r2
 80039d8:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80039dc:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80039e0:	fab2 f282 	clz	r2, r2
 80039e4:	b2d2      	uxtb	r2, r2
 80039e6:	f042 0220 	orr.w	r2, r2, #32
 80039ea:	b2d2      	uxtb	r2, r2
 80039ec:	f002 021f 	and.w	r2, r2, #31
 80039f0:	2101      	movs	r1, #1
 80039f2:	fa01 f202 	lsl.w	r2, r1, r2
 80039f6:	4013      	ands	r3, r2
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d1b4      	bne.n	8003966 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a00:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0308 	and.w	r3, r3, #8
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	f000 8115 	beq.w	8003c3c <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a16:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d07e      	beq.n	8003b20 <HAL_RCC_OscConfig+0x728>
 8003a22:	2301      	movs	r3, #1
 8003a24:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a28:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003a2c:	fa93 f3a3 	rbit	r3, r3
 8003a30:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003a34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a38:	fab3 f383 	clz	r3, r3
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	461a      	mov	r2, r3
 8003a40:	4b06      	ldr	r3, [pc, #24]	@ (8003a5c <HAL_RCC_OscConfig+0x664>)
 8003a42:	4413      	add	r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	461a      	mov	r2, r3
 8003a48:	2301      	movs	r3, #1
 8003a4a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a4c:	f7fd ff3a 	bl	80018c4 <HAL_GetTick>
 8003a50:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a54:	e00f      	b.n	8003a76 <HAL_RCC_OscConfig+0x67e>
 8003a56:	bf00      	nop
 8003a58:	40021000 	.word	0x40021000
 8003a5c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a60:	f7fd ff30 	bl	80018c4 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d902      	bls.n	8003a76 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	f000 bcc8 	b.w	8004406 <HAL_RCC_OscConfig+0x100e>
 8003a76:	2302      	movs	r3, #2
 8003a78:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a7c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003a80:	fa93 f3a3 	rbit	r3, r3
 8003a84:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003a88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a8c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003a90:	2202      	movs	r2, #2
 8003a92:	601a      	str	r2, [r3, #0]
 8003a94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a98:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	fa93 f2a3 	rbit	r2, r3
 8003aa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aa6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003aaa:	601a      	str	r2, [r3, #0]
 8003aac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ab0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003ab4:	2202      	movs	r2, #2
 8003ab6:	601a      	str	r2, [r3, #0]
 8003ab8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003abc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	fa93 f2a3 	rbit	r2, r3
 8003ac6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aca:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003ace:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ad0:	4bb0      	ldr	r3, [pc, #704]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003ad2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ad4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ad8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003adc:	2102      	movs	r1, #2
 8003ade:	6019      	str	r1, [r3, #0]
 8003ae0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ae4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	fa93 f1a3 	rbit	r1, r3
 8003aee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003af2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003af6:	6019      	str	r1, [r3, #0]
  return result;
 8003af8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003afc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	fab3 f383 	clz	r3, r3
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	f003 031f 	and.w	r3, r3, #31
 8003b12:	2101      	movs	r1, #1
 8003b14:	fa01 f303 	lsl.w	r3, r1, r3
 8003b18:	4013      	ands	r3, r2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d0a0      	beq.n	8003a60 <HAL_RCC_OscConfig+0x668>
 8003b1e:	e08d      	b.n	8003c3c <HAL_RCC_OscConfig+0x844>
 8003b20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b24:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003b28:	2201      	movs	r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b30:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	fa93 f2a3 	rbit	r2, r3
 8003b3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b3e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003b42:	601a      	str	r2, [r3, #0]
  return result;
 8003b44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b48:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003b4c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b4e:	fab3 f383 	clz	r3, r3
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	461a      	mov	r2, r3
 8003b56:	4b90      	ldr	r3, [pc, #576]	@ (8003d98 <HAL_RCC_OscConfig+0x9a0>)
 8003b58:	4413      	add	r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	2300      	movs	r3, #0
 8003b60:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b62:	f7fd feaf 	bl	80018c4 <HAL_GetTick>
 8003b66:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b6a:	e00a      	b.n	8003b82 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b6c:	f7fd feaa 	bl	80018c4 <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d902      	bls.n	8003b82 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	f000 bc42 	b.w	8004406 <HAL_RCC_OscConfig+0x100e>
 8003b82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b86:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003b8a:	2202      	movs	r2, #2
 8003b8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b92:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	fa93 f2a3 	rbit	r2, r3
 8003b9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ba0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003ba4:	601a      	str	r2, [r3, #0]
 8003ba6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003baa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003bae:	2202      	movs	r2, #2
 8003bb0:	601a      	str	r2, [r3, #0]
 8003bb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bb6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	fa93 f2a3 	rbit	r2, r3
 8003bc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bc4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003bc8:	601a      	str	r2, [r3, #0]
 8003bca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bce:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003bd2:	2202      	movs	r2, #2
 8003bd4:	601a      	str	r2, [r3, #0]
 8003bd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bda:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	fa93 f2a3 	rbit	r2, r3
 8003be4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003be8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003bec:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bee:	4b69      	ldr	r3, [pc, #420]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003bf0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003bf2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bf6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003bfa:	2102      	movs	r1, #2
 8003bfc:	6019      	str	r1, [r3, #0]
 8003bfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c02:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	fa93 f1a3 	rbit	r1, r3
 8003c0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c10:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003c14:	6019      	str	r1, [r3, #0]
  return result;
 8003c16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c1a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	fab3 f383 	clz	r3, r3
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	f003 031f 	and.w	r3, r3, #31
 8003c30:	2101      	movs	r1, #1
 8003c32:	fa01 f303 	lsl.w	r3, r1, r3
 8003c36:	4013      	ands	r3, r2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d197      	bne.n	8003b6c <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c40:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0304 	and.w	r3, r3, #4
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 819e 	beq.w	8003f8e <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c52:	2300      	movs	r3, #0
 8003c54:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c58:	4b4e      	ldr	r3, [pc, #312]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003c5a:	69db      	ldr	r3, [r3, #28]
 8003c5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d116      	bne.n	8003c92 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c64:	4b4b      	ldr	r3, [pc, #300]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003c66:	69db      	ldr	r3, [r3, #28]
 8003c68:	4a4a      	ldr	r2, [pc, #296]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003c6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c6e:	61d3      	str	r3, [r2, #28]
 8003c70:	4b48      	ldr	r3, [pc, #288]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003c72:	69db      	ldr	r3, [r3, #28]
 8003c74:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003c78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c7c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003c80:	601a      	str	r2, [r3, #0]
 8003c82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c86:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003c8a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c92:	4b42      	ldr	r3, [pc, #264]	@ (8003d9c <HAL_RCC_OscConfig+0x9a4>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d11a      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c9e:	4b3f      	ldr	r3, [pc, #252]	@ (8003d9c <HAL_RCC_OscConfig+0x9a4>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a3e      	ldr	r2, [pc, #248]	@ (8003d9c <HAL_RCC_OscConfig+0x9a4>)
 8003ca4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ca8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003caa:	f7fd fe0b 	bl	80018c4 <HAL_GetTick>
 8003cae:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb2:	e009      	b.n	8003cc8 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cb4:	f7fd fe06 	bl	80018c4 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	2b64      	cmp	r3, #100	@ 0x64
 8003cc2:	d901      	bls.n	8003cc8 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	e39e      	b.n	8004406 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cc8:	4b34      	ldr	r3, [pc, #208]	@ (8003d9c <HAL_RCC_OscConfig+0x9a4>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d0ef      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cd8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d106      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x8fa>
 8003ce4:	4b2b      	ldr	r3, [pc, #172]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003ce6:	6a1b      	ldr	r3, [r3, #32]
 8003ce8:	4a2a      	ldr	r2, [pc, #168]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003cea:	f043 0301 	orr.w	r3, r3, #1
 8003cee:	6213      	str	r3, [r2, #32]
 8003cf0:	e035      	b.n	8003d5e <HAL_RCC_OscConfig+0x966>
 8003cf2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cf6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d10c      	bne.n	8003d1c <HAL_RCC_OscConfig+0x924>
 8003d02:	4b24      	ldr	r3, [pc, #144]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003d04:	6a1b      	ldr	r3, [r3, #32]
 8003d06:	4a23      	ldr	r2, [pc, #140]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003d08:	f023 0301 	bic.w	r3, r3, #1
 8003d0c:	6213      	str	r3, [r2, #32]
 8003d0e:	4b21      	ldr	r3, [pc, #132]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003d10:	6a1b      	ldr	r3, [r3, #32]
 8003d12:	4a20      	ldr	r2, [pc, #128]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003d14:	f023 0304 	bic.w	r3, r3, #4
 8003d18:	6213      	str	r3, [r2, #32]
 8003d1a:	e020      	b.n	8003d5e <HAL_RCC_OscConfig+0x966>
 8003d1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	2b05      	cmp	r3, #5
 8003d2a:	d10c      	bne.n	8003d46 <HAL_RCC_OscConfig+0x94e>
 8003d2c:	4b19      	ldr	r3, [pc, #100]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003d2e:	6a1b      	ldr	r3, [r3, #32]
 8003d30:	4a18      	ldr	r2, [pc, #96]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003d32:	f043 0304 	orr.w	r3, r3, #4
 8003d36:	6213      	str	r3, [r2, #32]
 8003d38:	4b16      	ldr	r3, [pc, #88]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003d3a:	6a1b      	ldr	r3, [r3, #32]
 8003d3c:	4a15      	ldr	r2, [pc, #84]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003d3e:	f043 0301 	orr.w	r3, r3, #1
 8003d42:	6213      	str	r3, [r2, #32]
 8003d44:	e00b      	b.n	8003d5e <HAL_RCC_OscConfig+0x966>
 8003d46:	4b13      	ldr	r3, [pc, #76]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003d48:	6a1b      	ldr	r3, [r3, #32]
 8003d4a:	4a12      	ldr	r2, [pc, #72]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003d4c:	f023 0301 	bic.w	r3, r3, #1
 8003d50:	6213      	str	r3, [r2, #32]
 8003d52:	4b10      	ldr	r3, [pc, #64]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003d54:	6a1b      	ldr	r3, [r3, #32]
 8003d56:	4a0f      	ldr	r2, [pc, #60]	@ (8003d94 <HAL_RCC_OscConfig+0x99c>)
 8003d58:	f023 0304 	bic.w	r3, r3, #4
 8003d5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	f000 8087 	beq.w	8003e7e <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d70:	f7fd fda8 	bl	80018c4 <HAL_GetTick>
 8003d74:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d78:	e012      	b.n	8003da0 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d7a:	f7fd fda3 	bl	80018c4 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d908      	bls.n	8003da0 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e339      	b.n	8004406 <HAL_RCC_OscConfig+0x100e>
 8003d92:	bf00      	nop
 8003d94:	40021000 	.word	0x40021000
 8003d98:	10908120 	.word	0x10908120
 8003d9c:	40007000 	.word	0x40007000
 8003da0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003da4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003da8:	2202      	movs	r2, #2
 8003daa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003db0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	fa93 f2a3 	rbit	r2, r3
 8003dba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dbe:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003dc2:	601a      	str	r2, [r3, #0]
 8003dc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dc8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003dcc:	2202      	movs	r2, #2
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dd4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	fa93 f2a3 	rbit	r2, r3
 8003dde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003de2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003de6:	601a      	str	r2, [r3, #0]
  return result;
 8003de8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dec:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003df0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003df2:	fab3 f383 	clz	r3, r3
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d102      	bne.n	8003e08 <HAL_RCC_OscConfig+0xa10>
 8003e02:	4b98      	ldr	r3, [pc, #608]	@ (8004064 <HAL_RCC_OscConfig+0xc6c>)
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	e013      	b.n	8003e30 <HAL_RCC_OscConfig+0xa38>
 8003e08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e0c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003e10:	2202      	movs	r2, #2
 8003e12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e18:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	fa93 f2a3 	rbit	r2, r3
 8003e22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e26:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003e2a:	601a      	str	r2, [r3, #0]
 8003e2c:	4b8d      	ldr	r3, [pc, #564]	@ (8004064 <HAL_RCC_OscConfig+0xc6c>)
 8003e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e30:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e34:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003e38:	2102      	movs	r1, #2
 8003e3a:	6011      	str	r1, [r2, #0]
 8003e3c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e40:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003e44:	6812      	ldr	r2, [r2, #0]
 8003e46:	fa92 f1a2 	rbit	r1, r2
 8003e4a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e4e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003e52:	6011      	str	r1, [r2, #0]
  return result;
 8003e54:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e58:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003e5c:	6812      	ldr	r2, [r2, #0]
 8003e5e:	fab2 f282 	clz	r2, r2
 8003e62:	b2d2      	uxtb	r2, r2
 8003e64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e68:	b2d2      	uxtb	r2, r2
 8003e6a:	f002 021f 	and.w	r2, r2, #31
 8003e6e:	2101      	movs	r1, #1
 8003e70:	fa01 f202 	lsl.w	r2, r1, r2
 8003e74:	4013      	ands	r3, r2
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	f43f af7f 	beq.w	8003d7a <HAL_RCC_OscConfig+0x982>
 8003e7c:	e07d      	b.n	8003f7a <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e7e:	f7fd fd21 	bl	80018c4 <HAL_GetTick>
 8003e82:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e86:	e00b      	b.n	8003ea0 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e88:	f7fd fd1c 	bl	80018c4 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d901      	bls.n	8003ea0 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8003e9c:	2303      	movs	r3, #3
 8003e9e:	e2b2      	b.n	8004406 <HAL_RCC_OscConfig+0x100e>
 8003ea0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ea4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003ea8:	2202      	movs	r2, #2
 8003eaa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eb0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	fa93 f2a3 	rbit	r2, r3
 8003eba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ebe:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003ec2:	601a      	str	r2, [r3, #0]
 8003ec4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ec8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003ecc:	2202      	movs	r2, #2
 8003ece:	601a      	str	r2, [r3, #0]
 8003ed0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ed4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	fa93 f2a3 	rbit	r2, r3
 8003ede:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ee2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003ee6:	601a      	str	r2, [r3, #0]
  return result;
 8003ee8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eec:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003ef0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ef2:	fab3 f383 	clz	r3, r3
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d102      	bne.n	8003f08 <HAL_RCC_OscConfig+0xb10>
 8003f02:	4b58      	ldr	r3, [pc, #352]	@ (8004064 <HAL_RCC_OscConfig+0xc6c>)
 8003f04:	6a1b      	ldr	r3, [r3, #32]
 8003f06:	e013      	b.n	8003f30 <HAL_RCC_OscConfig+0xb38>
 8003f08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f0c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003f10:	2202      	movs	r2, #2
 8003f12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f18:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	fa93 f2a3 	rbit	r2, r3
 8003f22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f26:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	4b4d      	ldr	r3, [pc, #308]	@ (8004064 <HAL_RCC_OscConfig+0xc6c>)
 8003f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f30:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f34:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003f38:	2102      	movs	r1, #2
 8003f3a:	6011      	str	r1, [r2, #0]
 8003f3c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f40:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003f44:	6812      	ldr	r2, [r2, #0]
 8003f46:	fa92 f1a2 	rbit	r1, r2
 8003f4a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f4e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003f52:	6011      	str	r1, [r2, #0]
  return result;
 8003f54:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f58:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003f5c:	6812      	ldr	r2, [r2, #0]
 8003f5e:	fab2 f282 	clz	r2, r2
 8003f62:	b2d2      	uxtb	r2, r2
 8003f64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f68:	b2d2      	uxtb	r2, r2
 8003f6a:	f002 021f 	and.w	r2, r2, #31
 8003f6e:	2101      	movs	r1, #1
 8003f70:	fa01 f202 	lsl.w	r2, r1, r2
 8003f74:	4013      	ands	r3, r2
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d186      	bne.n	8003e88 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003f7a:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d105      	bne.n	8003f8e <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f82:	4b38      	ldr	r3, [pc, #224]	@ (8004064 <HAL_RCC_OscConfig+0xc6c>)
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	4a37      	ldr	r2, [pc, #220]	@ (8004064 <HAL_RCC_OscConfig+0xc6c>)
 8003f88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f8c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f92:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	69db      	ldr	r3, [r3, #28]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	f000 8232 	beq.w	8004404 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fa0:	4b30      	ldr	r3, [pc, #192]	@ (8004064 <HAL_RCC_OscConfig+0xc6c>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f003 030c 	and.w	r3, r3, #12
 8003fa8:	2b08      	cmp	r3, #8
 8003faa:	f000 8201 	beq.w	80043b0 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fb2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	f040 8157 	bne.w	800426e <HAL_RCC_OscConfig+0xe76>
 8003fc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fc4:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003fc8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003fcc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fd2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	fa93 f2a3 	rbit	r2, r3
 8003fdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fe0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003fe4:	601a      	str	r2, [r3, #0]
  return result;
 8003fe6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fea:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003fee:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ff0:	fab3 f383 	clz	r3, r3
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003ffa:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	461a      	mov	r2, r3
 8004002:	2300      	movs	r3, #0
 8004004:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004006:	f7fd fc5d 	bl	80018c4 <HAL_GetTick>
 800400a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800400e:	e009      	b.n	8004024 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004010:	f7fd fc58 	bl	80018c4 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	2b02      	cmp	r3, #2
 800401e:	d901      	bls.n	8004024 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e1f0      	b.n	8004406 <HAL_RCC_OscConfig+0x100e>
 8004024:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004028:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800402c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004030:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004032:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004036:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	fa93 f2a3 	rbit	r2, r3
 8004040:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004044:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004048:	601a      	str	r2, [r3, #0]
  return result;
 800404a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800404e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004052:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004054:	fab3 f383 	clz	r3, r3
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b3f      	cmp	r3, #63	@ 0x3f
 800405c:	d804      	bhi.n	8004068 <HAL_RCC_OscConfig+0xc70>
 800405e:	4b01      	ldr	r3, [pc, #4]	@ (8004064 <HAL_RCC_OscConfig+0xc6c>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	e029      	b.n	80040b8 <HAL_RCC_OscConfig+0xcc0>
 8004064:	40021000 	.word	0x40021000
 8004068:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800406c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004070:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004074:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004076:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800407a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	fa93 f2a3 	rbit	r2, r3
 8004084:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004088:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800408c:	601a      	str	r2, [r3, #0]
 800408e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004092:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8004096:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040a0:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	fa93 f2a3 	rbit	r2, r3
 80040aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040ae:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80040b2:	601a      	str	r2, [r3, #0]
 80040b4:	4bc3      	ldr	r3, [pc, #780]	@ (80043c4 <HAL_RCC_OscConfig+0xfcc>)
 80040b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040bc:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80040c0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80040c4:	6011      	str	r1, [r2, #0]
 80040c6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040ca:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80040ce:	6812      	ldr	r2, [r2, #0]
 80040d0:	fa92 f1a2 	rbit	r1, r2
 80040d4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040d8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80040dc:	6011      	str	r1, [r2, #0]
  return result;
 80040de:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040e2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80040e6:	6812      	ldr	r2, [r2, #0]
 80040e8:	fab2 f282 	clz	r2, r2
 80040ec:	b2d2      	uxtb	r2, r2
 80040ee:	f042 0220 	orr.w	r2, r2, #32
 80040f2:	b2d2      	uxtb	r2, r2
 80040f4:	f002 021f 	and.w	r2, r2, #31
 80040f8:	2101      	movs	r1, #1
 80040fa:	fa01 f202 	lsl.w	r2, r1, r2
 80040fe:	4013      	ands	r3, r2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d185      	bne.n	8004010 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004104:	4baf      	ldr	r3, [pc, #700]	@ (80043c4 <HAL_RCC_OscConfig+0xfcc>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800410c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004110:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004118:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800411c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6a1b      	ldr	r3, [r3, #32]
 8004124:	430b      	orrs	r3, r1
 8004126:	49a7      	ldr	r1, [pc, #668]	@ (80043c4 <HAL_RCC_OscConfig+0xfcc>)
 8004128:	4313      	orrs	r3, r2
 800412a:	604b      	str	r3, [r1, #4]
 800412c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004130:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8004134:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004138:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800413a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800413e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	fa93 f2a3 	rbit	r2, r3
 8004148:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800414c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004150:	601a      	str	r2, [r3, #0]
  return result;
 8004152:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004156:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800415a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800415c:	fab3 f383 	clz	r3, r3
 8004160:	b2db      	uxtb	r3, r3
 8004162:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004166:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	461a      	mov	r2, r3
 800416e:	2301      	movs	r3, #1
 8004170:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004172:	f7fd fba7 	bl	80018c4 <HAL_GetTick>
 8004176:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800417a:	e009      	b.n	8004190 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800417c:	f7fd fba2 	bl	80018c4 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	2b02      	cmp	r3, #2
 800418a:	d901      	bls.n	8004190 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e13a      	b.n	8004406 <HAL_RCC_OscConfig+0x100e>
 8004190:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004194:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004198:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800419c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041a2:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	fa93 f2a3 	rbit	r2, r3
 80041ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041b0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80041b4:	601a      	str	r2, [r3, #0]
  return result;
 80041b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ba:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80041be:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041c0:	fab3 f383 	clz	r3, r3
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	2b3f      	cmp	r3, #63	@ 0x3f
 80041c8:	d802      	bhi.n	80041d0 <HAL_RCC_OscConfig+0xdd8>
 80041ca:	4b7e      	ldr	r3, [pc, #504]	@ (80043c4 <HAL_RCC_OscConfig+0xfcc>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	e027      	b.n	8004220 <HAL_RCC_OscConfig+0xe28>
 80041d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041d4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80041d8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80041dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041e2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	fa93 f2a3 	rbit	r2, r3
 80041ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041f0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80041f4:	601a      	str	r2, [r3, #0]
 80041f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041fa:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80041fe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004208:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	fa93 f2a3 	rbit	r2, r3
 8004212:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004216:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	4b69      	ldr	r3, [pc, #420]	@ (80043c4 <HAL_RCC_OscConfig+0xfcc>)
 800421e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004220:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004224:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8004228:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800422c:	6011      	str	r1, [r2, #0]
 800422e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004232:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8004236:	6812      	ldr	r2, [r2, #0]
 8004238:	fa92 f1a2 	rbit	r1, r2
 800423c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004240:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004244:	6011      	str	r1, [r2, #0]
  return result;
 8004246:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800424a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800424e:	6812      	ldr	r2, [r2, #0]
 8004250:	fab2 f282 	clz	r2, r2
 8004254:	b2d2      	uxtb	r2, r2
 8004256:	f042 0220 	orr.w	r2, r2, #32
 800425a:	b2d2      	uxtb	r2, r2
 800425c:	f002 021f 	and.w	r2, r2, #31
 8004260:	2101      	movs	r1, #1
 8004262:	fa01 f202 	lsl.w	r2, r1, r2
 8004266:	4013      	ands	r3, r2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d087      	beq.n	800417c <HAL_RCC_OscConfig+0xd84>
 800426c:	e0ca      	b.n	8004404 <HAL_RCC_OscConfig+0x100c>
 800426e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004272:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004276:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800427a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800427c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004280:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	fa93 f2a3 	rbit	r2, r3
 800428a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800428e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004292:	601a      	str	r2, [r3, #0]
  return result;
 8004294:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004298:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800429c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800429e:	fab3 f383 	clz	r3, r3
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80042a8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	461a      	mov	r2, r3
 80042b0:	2300      	movs	r3, #0
 80042b2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b4:	f7fd fb06 	bl	80018c4 <HAL_GetTick>
 80042b8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042bc:	e009      	b.n	80042d2 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042be:	f7fd fb01 	bl	80018c4 <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d901      	bls.n	80042d2 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80042ce:	2303      	movs	r3, #3
 80042d0:	e099      	b.n	8004406 <HAL_RCC_OscConfig+0x100e>
 80042d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042d6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80042da:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80042de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042e4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	fa93 f2a3 	rbit	r2, r3
 80042ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042f2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80042f6:	601a      	str	r2, [r3, #0]
  return result;
 80042f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042fc:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004300:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004302:	fab3 f383 	clz	r3, r3
 8004306:	b2db      	uxtb	r3, r3
 8004308:	2b3f      	cmp	r3, #63	@ 0x3f
 800430a:	d802      	bhi.n	8004312 <HAL_RCC_OscConfig+0xf1a>
 800430c:	4b2d      	ldr	r3, [pc, #180]	@ (80043c4 <HAL_RCC_OscConfig+0xfcc>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	e027      	b.n	8004362 <HAL_RCC_OscConfig+0xf6a>
 8004312:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004316:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800431a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800431e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004320:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004324:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	fa93 f2a3 	rbit	r2, r3
 800432e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004332:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8004336:	601a      	str	r2, [r3, #0]
 8004338:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800433c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004340:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004344:	601a      	str	r2, [r3, #0]
 8004346:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800434a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	fa93 f2a3 	rbit	r2, r3
 8004354:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004358:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800435c:	601a      	str	r2, [r3, #0]
 800435e:	4b19      	ldr	r3, [pc, #100]	@ (80043c4 <HAL_RCC_OscConfig+0xfcc>)
 8004360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004362:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004366:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800436a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800436e:	6011      	str	r1, [r2, #0]
 8004370:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004374:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004378:	6812      	ldr	r2, [r2, #0]
 800437a:	fa92 f1a2 	rbit	r1, r2
 800437e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004382:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004386:	6011      	str	r1, [r2, #0]
  return result;
 8004388:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800438c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004390:	6812      	ldr	r2, [r2, #0]
 8004392:	fab2 f282 	clz	r2, r2
 8004396:	b2d2      	uxtb	r2, r2
 8004398:	f042 0220 	orr.w	r2, r2, #32
 800439c:	b2d2      	uxtb	r2, r2
 800439e:	f002 021f 	and.w	r2, r2, #31
 80043a2:	2101      	movs	r1, #1
 80043a4:	fa01 f202 	lsl.w	r2, r1, r2
 80043a8:	4013      	ands	r3, r2
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d187      	bne.n	80042be <HAL_RCC_OscConfig+0xec6>
 80043ae:	e029      	b.n	8004404 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d103      	bne.n	80043c8 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e020      	b.n	8004406 <HAL_RCC_OscConfig+0x100e>
 80043c4:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80043c8:	4b11      	ldr	r3, [pc, #68]	@ (8004410 <HAL_RCC_OscConfig+0x1018>)
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80043d0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80043d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80043d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043dc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	6a1b      	ldr	r3, [r3, #32]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d10b      	bne.n	8004400 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80043e8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80043ec:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80043f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d001      	beq.n	8004404 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e000      	b.n	8004406 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	40021000 	.word	0x40021000

08004414 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b09e      	sub	sp, #120	@ 0x78
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800441e:	2300      	movs	r3, #0
 8004420:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d101      	bne.n	800442c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e154      	b.n	80046d6 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800442c:	4b89      	ldr	r3, [pc, #548]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0307 	and.w	r3, r3, #7
 8004434:	683a      	ldr	r2, [r7, #0]
 8004436:	429a      	cmp	r2, r3
 8004438:	d910      	bls.n	800445c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800443a:	4b86      	ldr	r3, [pc, #536]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f023 0207 	bic.w	r2, r3, #7
 8004442:	4984      	ldr	r1, [pc, #528]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	4313      	orrs	r3, r2
 8004448:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800444a:	4b82      	ldr	r3, [pc, #520]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0307 	and.w	r3, r3, #7
 8004452:	683a      	ldr	r2, [r7, #0]
 8004454:	429a      	cmp	r2, r3
 8004456:	d001      	beq.n	800445c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e13c      	b.n	80046d6 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0302 	and.w	r3, r3, #2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d008      	beq.n	800447a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004468:	4b7b      	ldr	r3, [pc, #492]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	4978      	ldr	r1, [pc, #480]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004476:	4313      	orrs	r3, r2
 8004478:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b00      	cmp	r3, #0
 8004484:	f000 80cd 	beq.w	8004622 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d137      	bne.n	8004500 <HAL_RCC_ClockConfig+0xec>
 8004490:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004494:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004496:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004498:	fa93 f3a3 	rbit	r3, r3
 800449c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800449e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044a0:	fab3 f383 	clz	r3, r3
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	2b3f      	cmp	r3, #63	@ 0x3f
 80044a8:	d802      	bhi.n	80044b0 <HAL_RCC_ClockConfig+0x9c>
 80044aa:	4b6b      	ldr	r3, [pc, #428]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	e00f      	b.n	80044d0 <HAL_RCC_ClockConfig+0xbc>
 80044b0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80044b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80044b8:	fa93 f3a3 	rbit	r3, r3
 80044bc:	667b      	str	r3, [r7, #100]	@ 0x64
 80044be:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80044c2:	663b      	str	r3, [r7, #96]	@ 0x60
 80044c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044c6:	fa93 f3a3 	rbit	r3, r3
 80044ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044cc:	4b62      	ldr	r3, [pc, #392]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80044ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80044d4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80044d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044d8:	fa92 f2a2 	rbit	r2, r2
 80044dc:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80044de:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80044e0:	fab2 f282 	clz	r2, r2
 80044e4:	b2d2      	uxtb	r2, r2
 80044e6:	f042 0220 	orr.w	r2, r2, #32
 80044ea:	b2d2      	uxtb	r2, r2
 80044ec:	f002 021f 	and.w	r2, r2, #31
 80044f0:	2101      	movs	r1, #1
 80044f2:	fa01 f202 	lsl.w	r2, r1, r2
 80044f6:	4013      	ands	r3, r2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d171      	bne.n	80045e0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e0ea      	b.n	80046d6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	2b02      	cmp	r3, #2
 8004506:	d137      	bne.n	8004578 <HAL_RCC_ClockConfig+0x164>
 8004508:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800450c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800450e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004510:	fa93 f3a3 	rbit	r3, r3
 8004514:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004516:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004518:	fab3 f383 	clz	r3, r3
 800451c:	b2db      	uxtb	r3, r3
 800451e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004520:	d802      	bhi.n	8004528 <HAL_RCC_ClockConfig+0x114>
 8004522:	4b4d      	ldr	r3, [pc, #308]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	e00f      	b.n	8004548 <HAL_RCC_ClockConfig+0x134>
 8004528:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800452c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800452e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004530:	fa93 f3a3 	rbit	r3, r3
 8004534:	647b      	str	r3, [r7, #68]	@ 0x44
 8004536:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800453a:	643b      	str	r3, [r7, #64]	@ 0x40
 800453c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800453e:	fa93 f3a3 	rbit	r3, r3
 8004542:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004544:	4b44      	ldr	r3, [pc, #272]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004548:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800454c:	63ba      	str	r2, [r7, #56]	@ 0x38
 800454e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004550:	fa92 f2a2 	rbit	r2, r2
 8004554:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8004556:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004558:	fab2 f282 	clz	r2, r2
 800455c:	b2d2      	uxtb	r2, r2
 800455e:	f042 0220 	orr.w	r2, r2, #32
 8004562:	b2d2      	uxtb	r2, r2
 8004564:	f002 021f 	and.w	r2, r2, #31
 8004568:	2101      	movs	r1, #1
 800456a:	fa01 f202 	lsl.w	r2, r1, r2
 800456e:	4013      	ands	r3, r2
 8004570:	2b00      	cmp	r3, #0
 8004572:	d135      	bne.n	80045e0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e0ae      	b.n	80046d6 <HAL_RCC_ClockConfig+0x2c2>
 8004578:	2302      	movs	r3, #2
 800457a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800457c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800457e:	fa93 f3a3 	rbit	r3, r3
 8004582:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004586:	fab3 f383 	clz	r3, r3
 800458a:	b2db      	uxtb	r3, r3
 800458c:	2b3f      	cmp	r3, #63	@ 0x3f
 800458e:	d802      	bhi.n	8004596 <HAL_RCC_ClockConfig+0x182>
 8004590:	4b31      	ldr	r3, [pc, #196]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	e00d      	b.n	80045b2 <HAL_RCC_ClockConfig+0x19e>
 8004596:	2302      	movs	r3, #2
 8004598:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800459a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800459c:	fa93 f3a3 	rbit	r3, r3
 80045a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80045a2:	2302      	movs	r3, #2
 80045a4:	623b      	str	r3, [r7, #32]
 80045a6:	6a3b      	ldr	r3, [r7, #32]
 80045a8:	fa93 f3a3 	rbit	r3, r3
 80045ac:	61fb      	str	r3, [r7, #28]
 80045ae:	4b2a      	ldr	r3, [pc, #168]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80045b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b2:	2202      	movs	r2, #2
 80045b4:	61ba      	str	r2, [r7, #24]
 80045b6:	69ba      	ldr	r2, [r7, #24]
 80045b8:	fa92 f2a2 	rbit	r2, r2
 80045bc:	617a      	str	r2, [r7, #20]
  return result;
 80045be:	697a      	ldr	r2, [r7, #20]
 80045c0:	fab2 f282 	clz	r2, r2
 80045c4:	b2d2      	uxtb	r2, r2
 80045c6:	f042 0220 	orr.w	r2, r2, #32
 80045ca:	b2d2      	uxtb	r2, r2
 80045cc:	f002 021f 	and.w	r2, r2, #31
 80045d0:	2101      	movs	r1, #1
 80045d2:	fa01 f202 	lsl.w	r2, r1, r2
 80045d6:	4013      	ands	r3, r2
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d101      	bne.n	80045e0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e07a      	b.n	80046d6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f023 0203 	bic.w	r2, r3, #3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	491a      	ldr	r1, [pc, #104]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045f2:	f7fd f967 	bl	80018c4 <HAL_GetTick>
 80045f6:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045f8:	e00a      	b.n	8004610 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045fa:	f7fd f963 	bl	80018c4 <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004608:	4293      	cmp	r3, r2
 800460a:	d901      	bls.n	8004610 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 800460c:	2303      	movs	r3, #3
 800460e:	e062      	b.n	80046d6 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004610:	4b11      	ldr	r3, [pc, #68]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f003 020c 	and.w	r2, r3, #12
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	429a      	cmp	r2, r3
 8004620:	d1eb      	bne.n	80045fa <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004622:	4b0c      	ldr	r3, [pc, #48]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0307 	and.w	r3, r3, #7
 800462a:	683a      	ldr	r2, [r7, #0]
 800462c:	429a      	cmp	r2, r3
 800462e:	d215      	bcs.n	800465c <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004630:	4b08      	ldr	r3, [pc, #32]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f023 0207 	bic.w	r2, r3, #7
 8004638:	4906      	ldr	r1, [pc, #24]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	4313      	orrs	r3, r2
 800463e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004640:	4b04      	ldr	r3, [pc, #16]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0307 	and.w	r3, r3, #7
 8004648:	683a      	ldr	r2, [r7, #0]
 800464a:	429a      	cmp	r2, r3
 800464c:	d006      	beq.n	800465c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e041      	b.n	80046d6 <HAL_RCC_ClockConfig+0x2c2>
 8004652:	bf00      	nop
 8004654:	40022000 	.word	0x40022000
 8004658:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0304 	and.w	r3, r3, #4
 8004664:	2b00      	cmp	r3, #0
 8004666:	d008      	beq.n	800467a <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004668:	4b1d      	ldr	r3, [pc, #116]	@ (80046e0 <HAL_RCC_ClockConfig+0x2cc>)
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	491a      	ldr	r1, [pc, #104]	@ (80046e0 <HAL_RCC_ClockConfig+0x2cc>)
 8004676:	4313      	orrs	r3, r2
 8004678:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0308 	and.w	r3, r3, #8
 8004682:	2b00      	cmp	r3, #0
 8004684:	d009      	beq.n	800469a <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004686:	4b16      	ldr	r3, [pc, #88]	@ (80046e0 <HAL_RCC_ClockConfig+0x2cc>)
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	00db      	lsls	r3, r3, #3
 8004694:	4912      	ldr	r1, [pc, #72]	@ (80046e0 <HAL_RCC_ClockConfig+0x2cc>)
 8004696:	4313      	orrs	r3, r2
 8004698:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800469a:	f000 f829 	bl	80046f0 <HAL_RCC_GetSysClockFreq>
 800469e:	4601      	mov	r1, r0
 80046a0:	4b0f      	ldr	r3, [pc, #60]	@ (80046e0 <HAL_RCC_ClockConfig+0x2cc>)
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046a8:	22f0      	movs	r2, #240	@ 0xf0
 80046aa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ac:	693a      	ldr	r2, [r7, #16]
 80046ae:	fa92 f2a2 	rbit	r2, r2
 80046b2:	60fa      	str	r2, [r7, #12]
  return result;
 80046b4:	68fa      	ldr	r2, [r7, #12]
 80046b6:	fab2 f282 	clz	r2, r2
 80046ba:	b2d2      	uxtb	r2, r2
 80046bc:	40d3      	lsrs	r3, r2
 80046be:	4a09      	ldr	r2, [pc, #36]	@ (80046e4 <HAL_RCC_ClockConfig+0x2d0>)
 80046c0:	5cd3      	ldrb	r3, [r2, r3]
 80046c2:	fa21 f303 	lsr.w	r3, r1, r3
 80046c6:	4a08      	ldr	r2, [pc, #32]	@ (80046e8 <HAL_RCC_ClockConfig+0x2d4>)
 80046c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80046ca:	4b08      	ldr	r3, [pc, #32]	@ (80046ec <HAL_RCC_ClockConfig+0x2d8>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4618      	mov	r0, r3
 80046d0:	f7fd f8b4 	bl	800183c <HAL_InitTick>
  
  return HAL_OK;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3778      	adds	r7, #120	@ 0x78
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	40021000 	.word	0x40021000
 80046e4:	08006a5c 	.word	0x08006a5c
 80046e8:	20000000 	.word	0x20000000
 80046ec:	20000004 	.word	0x20000004

080046f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b087      	sub	sp, #28
 80046f4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046f6:	2300      	movs	r3, #0
 80046f8:	60fb      	str	r3, [r7, #12]
 80046fa:	2300      	movs	r3, #0
 80046fc:	60bb      	str	r3, [r7, #8]
 80046fe:	2300      	movs	r3, #0
 8004700:	617b      	str	r3, [r7, #20]
 8004702:	2300      	movs	r3, #0
 8004704:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004706:	2300      	movs	r3, #0
 8004708:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800470a:	4b1e      	ldr	r3, [pc, #120]	@ (8004784 <HAL_RCC_GetSysClockFreq+0x94>)
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f003 030c 	and.w	r3, r3, #12
 8004716:	2b04      	cmp	r3, #4
 8004718:	d002      	beq.n	8004720 <HAL_RCC_GetSysClockFreq+0x30>
 800471a:	2b08      	cmp	r3, #8
 800471c:	d003      	beq.n	8004726 <HAL_RCC_GetSysClockFreq+0x36>
 800471e:	e026      	b.n	800476e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004720:	4b19      	ldr	r3, [pc, #100]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x98>)
 8004722:	613b      	str	r3, [r7, #16]
      break;
 8004724:	e026      	b.n	8004774 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	0c9b      	lsrs	r3, r3, #18
 800472a:	f003 030f 	and.w	r3, r3, #15
 800472e:	4a17      	ldr	r2, [pc, #92]	@ (800478c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004730:	5cd3      	ldrb	r3, [r2, r3]
 8004732:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004734:	4b13      	ldr	r3, [pc, #76]	@ (8004784 <HAL_RCC_GetSysClockFreq+0x94>)
 8004736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004738:	f003 030f 	and.w	r3, r3, #15
 800473c:	4a14      	ldr	r2, [pc, #80]	@ (8004790 <HAL_RCC_GetSysClockFreq+0xa0>)
 800473e:	5cd3      	ldrb	r3, [r2, r3]
 8004740:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d008      	beq.n	800475e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800474c:	4a0e      	ldr	r2, [pc, #56]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x98>)
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	fbb2 f2f3 	udiv	r2, r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	fb02 f303 	mul.w	r3, r2, r3
 800475a:	617b      	str	r3, [r7, #20]
 800475c:	e004      	b.n	8004768 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a0c      	ldr	r2, [pc, #48]	@ (8004794 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004762:	fb02 f303 	mul.w	r3, r2, r3
 8004766:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	613b      	str	r3, [r7, #16]
      break;
 800476c:	e002      	b.n	8004774 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800476e:	4b06      	ldr	r3, [pc, #24]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x98>)
 8004770:	613b      	str	r3, [r7, #16]
      break;
 8004772:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004774:	693b      	ldr	r3, [r7, #16]
}
 8004776:	4618      	mov	r0, r3
 8004778:	371c      	adds	r7, #28
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	40021000 	.word	0x40021000
 8004788:	007a1200 	.word	0x007a1200
 800478c:	08006a6c 	.word	0x08006a6c
 8004790:	08006a7c 	.word	0x08006a7c
 8004794:	003d0900 	.word	0x003d0900

08004798 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b092      	sub	sp, #72	@ 0x48
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80047a0:	2300      	movs	r3, #0
 80047a2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80047a4:	2300      	movs	r3, #0
 80047a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80047a8:	2300      	movs	r3, #0
 80047aa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	f000 80d2 	beq.w	8004960 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047bc:	4b4d      	ldr	r3, [pc, #308]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80047be:	69db      	ldr	r3, [r3, #28]
 80047c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10e      	bne.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047c8:	4b4a      	ldr	r3, [pc, #296]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80047ca:	69db      	ldr	r3, [r3, #28]
 80047cc:	4a49      	ldr	r2, [pc, #292]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80047ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047d2:	61d3      	str	r3, [r2, #28]
 80047d4:	4b47      	ldr	r3, [pc, #284]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80047d6:	69db      	ldr	r3, [r3, #28]
 80047d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047dc:	60bb      	str	r3, [r7, #8]
 80047de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047e0:	2301      	movs	r3, #1
 80047e2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047e6:	4b44      	ldr	r3, [pc, #272]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d118      	bne.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047f2:	4b41      	ldr	r3, [pc, #260]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a40      	ldr	r2, [pc, #256]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047fc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047fe:	f7fd f861 	bl	80018c4 <HAL_GetTick>
 8004802:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004804:	e008      	b.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004806:	f7fd f85d 	bl	80018c4 <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	2b64      	cmp	r3, #100	@ 0x64
 8004812:	d901      	bls.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004814:	2303      	movs	r3, #3
 8004816:	e167      	b.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x350>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004818:	4b37      	ldr	r3, [pc, #220]	@ (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004820:	2b00      	cmp	r3, #0
 8004822:	d0f0      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004824:	4b33      	ldr	r3, [pc, #204]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004826:	6a1b      	ldr	r3, [r3, #32]
 8004828:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800482c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800482e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004830:	2b00      	cmp	r3, #0
 8004832:	f000 8082 	beq.w	800493a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800483e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004840:	429a      	cmp	r2, r3
 8004842:	d07a      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004844:	4b2b      	ldr	r3, [pc, #172]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004846:	6a1b      	ldr	r3, [r3, #32]
 8004848:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800484c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800484e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004852:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004856:	fa93 f3a3 	rbit	r3, r3
 800485a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800485c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800485e:	fab3 f383 	clz	r3, r3
 8004862:	b2db      	uxtb	r3, r3
 8004864:	461a      	mov	r2, r3
 8004866:	4b25      	ldr	r3, [pc, #148]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004868:	4413      	add	r3, r2
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	461a      	mov	r2, r3
 800486e:	2301      	movs	r3, #1
 8004870:	6013      	str	r3, [r2, #0]
 8004872:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004876:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800487a:	fa93 f3a3 	rbit	r3, r3
 800487e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004882:	fab3 f383 	clz	r3, r3
 8004886:	b2db      	uxtb	r3, r3
 8004888:	461a      	mov	r2, r3
 800488a:	4b1c      	ldr	r3, [pc, #112]	@ (80048fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800488c:	4413      	add	r3, r2
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	461a      	mov	r2, r3
 8004892:	2300      	movs	r3, #0
 8004894:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004896:	4a17      	ldr	r2, [pc, #92]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004898:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800489a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800489c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d049      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a6:	f7fd f80d 	bl	80018c4 <HAL_GetTick>
 80048aa:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048ac:	e00a      	b.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048ae:	f7fd f809 	bl	80018c4 <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048bc:	4293      	cmp	r3, r2
 80048be:	d901      	bls.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80048c0:	2303      	movs	r3, #3
 80048c2:	e111      	b.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x350>
 80048c4:	2302      	movs	r3, #2
 80048c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ca:	fa93 f3a3 	rbit	r3, r3
 80048ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80048d0:	2302      	movs	r3, #2
 80048d2:	623b      	str	r3, [r7, #32]
 80048d4:	6a3b      	ldr	r3, [r7, #32]
 80048d6:	fa93 f3a3 	rbit	r3, r3
 80048da:	61fb      	str	r3, [r7, #28]
  return result;
 80048dc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048de:	fab3 f383 	clz	r3, r3
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d108      	bne.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80048ee:	4b01      	ldr	r3, [pc, #4]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	e00d      	b.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80048f4:	40021000 	.word	0x40021000
 80048f8:	40007000 	.word	0x40007000
 80048fc:	10908100 	.word	0x10908100
 8004900:	2302      	movs	r3, #2
 8004902:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	fa93 f3a3 	rbit	r3, r3
 800490a:	617b      	str	r3, [r7, #20]
 800490c:	4b78      	ldr	r3, [pc, #480]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800490e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004910:	2202      	movs	r2, #2
 8004912:	613a      	str	r2, [r7, #16]
 8004914:	693a      	ldr	r2, [r7, #16]
 8004916:	fa92 f2a2 	rbit	r2, r2
 800491a:	60fa      	str	r2, [r7, #12]
  return result;
 800491c:	68fa      	ldr	r2, [r7, #12]
 800491e:	fab2 f282 	clz	r2, r2
 8004922:	b2d2      	uxtb	r2, r2
 8004924:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004928:	b2d2      	uxtb	r2, r2
 800492a:	f002 021f 	and.w	r2, r2, #31
 800492e:	2101      	movs	r1, #1
 8004930:	fa01 f202 	lsl.w	r2, r1, r2
 8004934:	4013      	ands	r3, r2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d0b9      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800493a:	4b6d      	ldr	r3, [pc, #436]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	496a      	ldr	r1, [pc, #424]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004948:	4313      	orrs	r3, r2
 800494a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800494c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004950:	2b01      	cmp	r3, #1
 8004952:	d105      	bne.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004954:	4b66      	ldr	r3, [pc, #408]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004956:	69db      	ldr	r3, [r3, #28]
 8004958:	4a65      	ldr	r2, [pc, #404]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800495a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800495e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0301 	and.w	r3, r3, #1
 8004968:	2b00      	cmp	r3, #0
 800496a:	d008      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800496c:	4b60      	ldr	r3, [pc, #384]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800496e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004970:	f023 0203 	bic.w	r2, r3, #3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	495d      	ldr	r1, [pc, #372]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800497a:	4313      	orrs	r3, r2
 800497c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0302 	and.w	r3, r3, #2
 8004986:	2b00      	cmp	r3, #0
 8004988:	d008      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800498a:	4b59      	ldr	r3, [pc, #356]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800498c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800498e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	4956      	ldr	r1, [pc, #344]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004998:	4313      	orrs	r3, r2
 800499a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0304 	and.w	r3, r3, #4
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d008      	beq.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80049a8:	4b51      	ldr	r3, [pc, #324]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80049aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	691b      	ldr	r3, [r3, #16]
 80049b4:	494e      	ldr	r1, [pc, #312]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80049b6:	4313      	orrs	r3, r2
 80049b8:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0320 	and.w	r3, r3, #32
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d008      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049c6:	4b4a      	ldr	r3, [pc, #296]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80049c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ca:	f023 0210 	bic.w	r2, r3, #16
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	69db      	ldr	r3, [r3, #28]
 80049d2:	4947      	ldr	r1, [pc, #284]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d008      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80049e4:	4b42      	ldr	r3, [pc, #264]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f0:	493f      	ldr	r1, [pc, #252]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80049f2:	4313      	orrs	r3, r2
 80049f4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d008      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a02:	4b3b      	ldr	r3, [pc, #236]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a06:	f023 0220 	bic.w	r2, r3, #32
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a1b      	ldr	r3, [r3, #32]
 8004a0e:	4938      	ldr	r1, [pc, #224]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a10:	4313      	orrs	r3, r2
 8004a12:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0308 	and.w	r3, r3, #8
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d008      	beq.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004a20:	4b33      	ldr	r3, [pc, #204]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a24:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	695b      	ldr	r3, [r3, #20]
 8004a2c:	4930      	ldr	r1, [pc, #192]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0310 	and.w	r3, r3, #16
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d008      	beq.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004a3e:	4b2c      	ldr	r3, [pc, #176]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a42:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	699b      	ldr	r3, [r3, #24]
 8004a4a:	4929      	ldr	r1, [pc, #164]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d008      	beq.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004a5c:	4b24      	ldr	r3, [pc, #144]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a68:	4921      	ldr	r1, [pc, #132]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d008      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004a7a:	4b1d      	ldr	r3, [pc, #116]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a7e:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a86:	491a      	ldr	r1, [pc, #104]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d008      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004a98:	4b15      	ldr	r3, [pc, #84]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a9c:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa4:	4912      	ldr	r1, [pc, #72]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d008      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aba:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ac2:	490b      	ldr	r1, [pc, #44]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d008      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004ad4:	4b06      	ldr	r3, [pc, #24]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ad8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ae0:	4903      	ldr	r1, [pc, #12]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004ae6:	2300      	movs	r3, #0
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3748      	adds	r7, #72	@ 0x48
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	40021000 	.word	0x40021000

08004af4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d101      	bne.n	8004b06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e049      	b.n	8004b9a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d106      	bne.n	8004b20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f7fc fd7e 	bl	800161c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2202      	movs	r2, #2
 8004b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	3304      	adds	r3, #4
 8004b30:	4619      	mov	r1, r3
 8004b32:	4610      	mov	r0, r2
 8004b34:	f000 fc4e 	bl	80053d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b98:	2300      	movs	r3, #0
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3708      	adds	r7, #8
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
	...

08004ba4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d109      	bne.n	8004bc8 <HAL_TIM_PWM_Start+0x24>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	bf14      	ite	ne
 8004bc0:	2301      	movne	r3, #1
 8004bc2:	2300      	moveq	r3, #0
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	e03c      	b.n	8004c42 <HAL_TIM_PWM_Start+0x9e>
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	2b04      	cmp	r3, #4
 8004bcc:	d109      	bne.n	8004be2 <HAL_TIM_PWM_Start+0x3e>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	bf14      	ite	ne
 8004bda:	2301      	movne	r3, #1
 8004bdc:	2300      	moveq	r3, #0
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	e02f      	b.n	8004c42 <HAL_TIM_PWM_Start+0x9e>
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	2b08      	cmp	r3, #8
 8004be6:	d109      	bne.n	8004bfc <HAL_TIM_PWM_Start+0x58>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	bf14      	ite	ne
 8004bf4:	2301      	movne	r3, #1
 8004bf6:	2300      	moveq	r3, #0
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	e022      	b.n	8004c42 <HAL_TIM_PWM_Start+0x9e>
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	2b0c      	cmp	r3, #12
 8004c00:	d109      	bne.n	8004c16 <HAL_TIM_PWM_Start+0x72>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	bf14      	ite	ne
 8004c0e:	2301      	movne	r3, #1
 8004c10:	2300      	moveq	r3, #0
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	e015      	b.n	8004c42 <HAL_TIM_PWM_Start+0x9e>
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	2b10      	cmp	r3, #16
 8004c1a:	d109      	bne.n	8004c30 <HAL_TIM_PWM_Start+0x8c>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	bf14      	ite	ne
 8004c28:	2301      	movne	r3, #1
 8004c2a:	2300      	moveq	r3, #0
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	e008      	b.n	8004c42 <HAL_TIM_PWM_Start+0x9e>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	bf14      	ite	ne
 8004c3c:	2301      	movne	r3, #1
 8004c3e:	2300      	moveq	r3, #0
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d001      	beq.n	8004c4a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e097      	b.n	8004d7a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d104      	bne.n	8004c5a <HAL_TIM_PWM_Start+0xb6>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2202      	movs	r2, #2
 8004c54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c58:	e023      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xfe>
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	2b04      	cmp	r3, #4
 8004c5e:	d104      	bne.n	8004c6a <HAL_TIM_PWM_Start+0xc6>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2202      	movs	r2, #2
 8004c64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c68:	e01b      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xfe>
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b08      	cmp	r3, #8
 8004c6e:	d104      	bne.n	8004c7a <HAL_TIM_PWM_Start+0xd6>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c78:	e013      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xfe>
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b0c      	cmp	r3, #12
 8004c7e:	d104      	bne.n	8004c8a <HAL_TIM_PWM_Start+0xe6>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c88:	e00b      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xfe>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b10      	cmp	r3, #16
 8004c8e:	d104      	bne.n	8004c9a <HAL_TIM_PWM_Start+0xf6>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c98:	e003      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xfe>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2202      	movs	r2, #2
 8004c9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	6839      	ldr	r1, [r7, #0]
 8004caa:	4618      	mov	r0, r3
 8004cac:	f000 ff6c 	bl	8005b88 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a33      	ldr	r2, [pc, #204]	@ (8004d84 <HAL_TIM_PWM_Start+0x1e0>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d013      	beq.n	8004ce2 <HAL_TIM_PWM_Start+0x13e>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a32      	ldr	r2, [pc, #200]	@ (8004d88 <HAL_TIM_PWM_Start+0x1e4>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d00e      	beq.n	8004ce2 <HAL_TIM_PWM_Start+0x13e>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a30      	ldr	r2, [pc, #192]	@ (8004d8c <HAL_TIM_PWM_Start+0x1e8>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d009      	beq.n	8004ce2 <HAL_TIM_PWM_Start+0x13e>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a2f      	ldr	r2, [pc, #188]	@ (8004d90 <HAL_TIM_PWM_Start+0x1ec>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d004      	beq.n	8004ce2 <HAL_TIM_PWM_Start+0x13e>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a2d      	ldr	r2, [pc, #180]	@ (8004d94 <HAL_TIM_PWM_Start+0x1f0>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d101      	bne.n	8004ce6 <HAL_TIM_PWM_Start+0x142>
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e000      	b.n	8004ce8 <HAL_TIM_PWM_Start+0x144>
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d007      	beq.n	8004cfc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004cfa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a20      	ldr	r2, [pc, #128]	@ (8004d84 <HAL_TIM_PWM_Start+0x1e0>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d018      	beq.n	8004d38 <HAL_TIM_PWM_Start+0x194>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d0e:	d013      	beq.n	8004d38 <HAL_TIM_PWM_Start+0x194>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a20      	ldr	r2, [pc, #128]	@ (8004d98 <HAL_TIM_PWM_Start+0x1f4>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d00e      	beq.n	8004d38 <HAL_TIM_PWM_Start+0x194>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a1f      	ldr	r2, [pc, #124]	@ (8004d9c <HAL_TIM_PWM_Start+0x1f8>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d009      	beq.n	8004d38 <HAL_TIM_PWM_Start+0x194>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a17      	ldr	r2, [pc, #92]	@ (8004d88 <HAL_TIM_PWM_Start+0x1e4>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d004      	beq.n	8004d38 <HAL_TIM_PWM_Start+0x194>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a16      	ldr	r2, [pc, #88]	@ (8004d8c <HAL_TIM_PWM_Start+0x1e8>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d115      	bne.n	8004d64 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	689a      	ldr	r2, [r3, #8]
 8004d3e:	4b18      	ldr	r3, [pc, #96]	@ (8004da0 <HAL_TIM_PWM_Start+0x1fc>)
 8004d40:	4013      	ands	r3, r2
 8004d42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2b06      	cmp	r3, #6
 8004d48:	d015      	beq.n	8004d76 <HAL_TIM_PWM_Start+0x1d2>
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d50:	d011      	beq.n	8004d76 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f042 0201 	orr.w	r2, r2, #1
 8004d60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d62:	e008      	b.n	8004d76 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f042 0201 	orr.w	r2, r2, #1
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	e000      	b.n	8004d78 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d76:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3710      	adds	r7, #16
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	40012c00 	.word	0x40012c00
 8004d88:	40013400 	.word	0x40013400
 8004d8c:	40014000 	.word	0x40014000
 8004d90:	40014400 	.word	0x40014400
 8004d94:	40014800 	.word	0x40014800
 8004d98:	40000400 	.word	0x40000400
 8004d9c:	40000800 	.word	0x40000800
 8004da0:	00010007 	.word	0x00010007

08004da4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2200      	movs	r2, #0
 8004db4:	6839      	ldr	r1, [r7, #0]
 8004db6:	4618      	mov	r0, r3
 8004db8:	f000 fee6 	bl	8005b88 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a3e      	ldr	r2, [pc, #248]	@ (8004ebc <HAL_TIM_PWM_Stop+0x118>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d013      	beq.n	8004dee <HAL_TIM_PWM_Stop+0x4a>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a3d      	ldr	r2, [pc, #244]	@ (8004ec0 <HAL_TIM_PWM_Stop+0x11c>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d00e      	beq.n	8004dee <HAL_TIM_PWM_Stop+0x4a>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a3b      	ldr	r2, [pc, #236]	@ (8004ec4 <HAL_TIM_PWM_Stop+0x120>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d009      	beq.n	8004dee <HAL_TIM_PWM_Stop+0x4a>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a3a      	ldr	r2, [pc, #232]	@ (8004ec8 <HAL_TIM_PWM_Stop+0x124>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d004      	beq.n	8004dee <HAL_TIM_PWM_Stop+0x4a>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a38      	ldr	r2, [pc, #224]	@ (8004ecc <HAL_TIM_PWM_Stop+0x128>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d101      	bne.n	8004df2 <HAL_TIM_PWM_Stop+0x4e>
 8004dee:	2301      	movs	r3, #1
 8004df0:	e000      	b.n	8004df4 <HAL_TIM_PWM_Stop+0x50>
 8004df2:	2300      	movs	r3, #0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d017      	beq.n	8004e28 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	6a1a      	ldr	r2, [r3, #32]
 8004dfe:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e02:	4013      	ands	r3, r2
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d10f      	bne.n	8004e28 <HAL_TIM_PWM_Stop+0x84>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	6a1a      	ldr	r2, [r3, #32]
 8004e0e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004e12:	4013      	ands	r3, r2
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d107      	bne.n	8004e28 <HAL_TIM_PWM_Stop+0x84>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e26:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	6a1a      	ldr	r2, [r3, #32]
 8004e2e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e32:	4013      	ands	r3, r2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d10f      	bne.n	8004e58 <HAL_TIM_PWM_Stop+0xb4>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6a1a      	ldr	r2, [r3, #32]
 8004e3e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004e42:	4013      	ands	r3, r2
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d107      	bne.n	8004e58 <HAL_TIM_PWM_Stop+0xb4>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f022 0201 	bic.w	r2, r2, #1
 8004e56:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d104      	bne.n	8004e68 <HAL_TIM_PWM_Stop+0xc4>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2201      	movs	r2, #1
 8004e62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e66:	e023      	b.n	8004eb0 <HAL_TIM_PWM_Stop+0x10c>
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	2b04      	cmp	r3, #4
 8004e6c:	d104      	bne.n	8004e78 <HAL_TIM_PWM_Stop+0xd4>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2201      	movs	r2, #1
 8004e72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e76:	e01b      	b.n	8004eb0 <HAL_TIM_PWM_Stop+0x10c>
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	2b08      	cmp	r3, #8
 8004e7c:	d104      	bne.n	8004e88 <HAL_TIM_PWM_Stop+0xe4>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2201      	movs	r2, #1
 8004e82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e86:	e013      	b.n	8004eb0 <HAL_TIM_PWM_Stop+0x10c>
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	2b0c      	cmp	r3, #12
 8004e8c:	d104      	bne.n	8004e98 <HAL_TIM_PWM_Stop+0xf4>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2201      	movs	r2, #1
 8004e92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e96:	e00b      	b.n	8004eb0 <HAL_TIM_PWM_Stop+0x10c>
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	2b10      	cmp	r3, #16
 8004e9c:	d104      	bne.n	8004ea8 <HAL_TIM_PWM_Stop+0x104>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ea6:	e003      	b.n	8004eb0 <HAL_TIM_PWM_Stop+0x10c>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3708      	adds	r7, #8
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	40012c00 	.word	0x40012c00
 8004ec0:	40013400 	.word	0x40013400
 8004ec4:	40014000 	.word	0x40014000
 8004ec8:	40014400 	.word	0x40014400
 8004ecc:	40014800 	.word	0x40014800

08004ed0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	68db      	ldr	r3, [r3, #12]
 8004ede:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	691b      	ldr	r3, [r3, #16]
 8004ee6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	f003 0302 	and.w	r3, r3, #2
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d020      	beq.n	8004f34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f003 0302 	and.w	r3, r3, #2
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d01b      	beq.n	8004f34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f06f 0202 	mvn.w	r2, #2
 8004f04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	f003 0303 	and.w	r3, r3, #3
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d003      	beq.n	8004f22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7fc f97b 	bl	8001216 <HAL_TIM_IC_CaptureCallback>
 8004f20:	e005      	b.n	8004f2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f000 fa38 	bl	8005398 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f000 fa3f 	bl	80053ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	f003 0304 	and.w	r3, r3, #4
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d020      	beq.n	8004f80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	f003 0304 	and.w	r3, r3, #4
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d01b      	beq.n	8004f80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f06f 0204 	mvn.w	r2, #4
 8004f50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2202      	movs	r2, #2
 8004f56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d003      	beq.n	8004f6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f7fc f955 	bl	8001216 <HAL_TIM_IC_CaptureCallback>
 8004f6c:	e005      	b.n	8004f7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f000 fa12 	bl	8005398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	f000 fa19 	bl	80053ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	f003 0308 	and.w	r3, r3, #8
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d020      	beq.n	8004fcc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f003 0308 	and.w	r3, r3, #8
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d01b      	beq.n	8004fcc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f06f 0208 	mvn.w	r2, #8
 8004f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2204      	movs	r2, #4
 8004fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	69db      	ldr	r3, [r3, #28]
 8004faa:	f003 0303 	and.w	r3, r3, #3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d003      	beq.n	8004fba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f7fc f92f 	bl	8001216 <HAL_TIM_IC_CaptureCallback>
 8004fb8:	e005      	b.n	8004fc6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f000 f9ec 	bl	8005398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f000 f9f3 	bl	80053ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	f003 0310 	and.w	r3, r3, #16
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d020      	beq.n	8005018 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f003 0310 	and.w	r3, r3, #16
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d01b      	beq.n	8005018 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f06f 0210 	mvn.w	r2, #16
 8004fe8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2208      	movs	r2, #8
 8004fee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	69db      	ldr	r3, [r3, #28]
 8004ff6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d003      	beq.n	8005006 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f7fc f909 	bl	8001216 <HAL_TIM_IC_CaptureCallback>
 8005004:	e005      	b.n	8005012 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f000 f9c6 	bl	8005398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f000 f9cd 	bl	80053ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	f003 0301 	and.w	r3, r3, #1
 800501e:	2b00      	cmp	r3, #0
 8005020:	d00c      	beq.n	800503c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	f003 0301 	and.w	r3, r3, #1
 8005028:	2b00      	cmp	r3, #0
 800502a:	d007      	beq.n	800503c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f06f 0201 	mvn.w	r2, #1
 8005034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f000 f9a4 	bl	8005384 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00c      	beq.n	8005060 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800504c:	2b00      	cmp	r3, #0
 800504e:	d007      	beq.n	8005060 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f001 f90e 	bl	800627c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005066:	2b00      	cmp	r3, #0
 8005068:	d00c      	beq.n	8005084 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005070:	2b00      	cmp	r3, #0
 8005072:	d007      	beq.n	8005084 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800507c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f001 f906 	bl	8006290 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00c      	beq.n	80050a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005094:	2b00      	cmp	r3, #0
 8005096:	d007      	beq.n	80050a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80050a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 f98c 	bl	80053c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	f003 0320 	and.w	r3, r3, #32
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d00c      	beq.n	80050cc <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f003 0320 	and.w	r3, r3, #32
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d007      	beq.n	80050cc <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f06f 0220 	mvn.w	r2, #32
 80050c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f001 f8ce 	bl	8006268 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050cc:	bf00      	nop
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b086      	sub	sp, #24
 80050d8:	af00      	add	r7, sp, #0
 80050da:	60f8      	str	r0, [r7, #12]
 80050dc:	60b9      	str	r1, [r7, #8]
 80050de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050e0:	2300      	movs	r3, #0
 80050e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d101      	bne.n	80050f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80050ee:	2302      	movs	r3, #2
 80050f0:	e0ff      	b.n	80052f2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2b14      	cmp	r3, #20
 80050fe:	f200 80f0 	bhi.w	80052e2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005102:	a201      	add	r2, pc, #4	@ (adr r2, 8005108 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005108:	0800515d 	.word	0x0800515d
 800510c:	080052e3 	.word	0x080052e3
 8005110:	080052e3 	.word	0x080052e3
 8005114:	080052e3 	.word	0x080052e3
 8005118:	0800519d 	.word	0x0800519d
 800511c:	080052e3 	.word	0x080052e3
 8005120:	080052e3 	.word	0x080052e3
 8005124:	080052e3 	.word	0x080052e3
 8005128:	080051df 	.word	0x080051df
 800512c:	080052e3 	.word	0x080052e3
 8005130:	080052e3 	.word	0x080052e3
 8005134:	080052e3 	.word	0x080052e3
 8005138:	0800521f 	.word	0x0800521f
 800513c:	080052e3 	.word	0x080052e3
 8005140:	080052e3 	.word	0x080052e3
 8005144:	080052e3 	.word	0x080052e3
 8005148:	08005261 	.word	0x08005261
 800514c:	080052e3 	.word	0x080052e3
 8005150:	080052e3 	.word	0x080052e3
 8005154:	080052e3 	.word	0x080052e3
 8005158:	080052a1 	.word	0x080052a1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68b9      	ldr	r1, [r7, #8]
 8005162:	4618      	mov	r0, r3
 8005164:	f000 f9d2 	bl	800550c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	699a      	ldr	r2, [r3, #24]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f042 0208 	orr.w	r2, r2, #8
 8005176:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	699a      	ldr	r2, [r3, #24]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f022 0204 	bic.w	r2, r2, #4
 8005186:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	6999      	ldr	r1, [r3, #24]
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	691a      	ldr	r2, [r3, #16]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	430a      	orrs	r2, r1
 8005198:	619a      	str	r2, [r3, #24]
      break;
 800519a:	e0a5      	b.n	80052e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68b9      	ldr	r1, [r7, #8]
 80051a2:	4618      	mov	r0, r3
 80051a4:	f000 fa42 	bl	800562c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	699a      	ldr	r2, [r3, #24]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	699a      	ldr	r2, [r3, #24]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	6999      	ldr	r1, [r3, #24]
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	021a      	lsls	r2, r3, #8
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	430a      	orrs	r2, r1
 80051da:	619a      	str	r2, [r3, #24]
      break;
 80051dc:	e084      	b.n	80052e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68b9      	ldr	r1, [r7, #8]
 80051e4:	4618      	mov	r0, r3
 80051e6:	f000 faab 	bl	8005740 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	69da      	ldr	r2, [r3, #28]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f042 0208 	orr.w	r2, r2, #8
 80051f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	69da      	ldr	r2, [r3, #28]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f022 0204 	bic.w	r2, r2, #4
 8005208:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	69d9      	ldr	r1, [r3, #28]
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	691a      	ldr	r2, [r3, #16]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	430a      	orrs	r2, r1
 800521a:	61da      	str	r2, [r3, #28]
      break;
 800521c:	e064      	b.n	80052e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68b9      	ldr	r1, [r7, #8]
 8005224:	4618      	mov	r0, r3
 8005226:	f000 fb13 	bl	8005850 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	69da      	ldr	r2, [r3, #28]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005238:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	69da      	ldr	r2, [r3, #28]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005248:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	69d9      	ldr	r1, [r3, #28]
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	691b      	ldr	r3, [r3, #16]
 8005254:	021a      	lsls	r2, r3, #8
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	430a      	orrs	r2, r1
 800525c:	61da      	str	r2, [r3, #28]
      break;
 800525e:	e043      	b.n	80052e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68b9      	ldr	r1, [r7, #8]
 8005266:	4618      	mov	r0, r3
 8005268:	f000 fb5c 	bl	8005924 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f042 0208 	orr.w	r2, r2, #8
 800527a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f022 0204 	bic.w	r2, r2, #4
 800528a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	691a      	ldr	r2, [r3, #16]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	430a      	orrs	r2, r1
 800529c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800529e:	e023      	b.n	80052e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68b9      	ldr	r1, [r7, #8]
 80052a6:	4618      	mov	r0, r3
 80052a8:	f000 fba0 	bl	80059ec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	021a      	lsls	r2, r3, #8
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	430a      	orrs	r2, r1
 80052de:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80052e0:	e002      	b.n	80052e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	75fb      	strb	r3, [r7, #23]
      break;
 80052e6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3718      	adds	r7, #24
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop

080052fc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b085      	sub	sp, #20
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005306:	2300      	movs	r3, #0
 8005308:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	2b0c      	cmp	r3, #12
 800530e:	d831      	bhi.n	8005374 <HAL_TIM_ReadCapturedValue+0x78>
 8005310:	a201      	add	r2, pc, #4	@ (adr r2, 8005318 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005316:	bf00      	nop
 8005318:	0800534d 	.word	0x0800534d
 800531c:	08005375 	.word	0x08005375
 8005320:	08005375 	.word	0x08005375
 8005324:	08005375 	.word	0x08005375
 8005328:	08005357 	.word	0x08005357
 800532c:	08005375 	.word	0x08005375
 8005330:	08005375 	.word	0x08005375
 8005334:	08005375 	.word	0x08005375
 8005338:	08005361 	.word	0x08005361
 800533c:	08005375 	.word	0x08005375
 8005340:	08005375 	.word	0x08005375
 8005344:	08005375 	.word	0x08005375
 8005348:	0800536b 	.word	0x0800536b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005352:	60fb      	str	r3, [r7, #12]

      break;
 8005354:	e00f      	b.n	8005376 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800535c:	60fb      	str	r3, [r7, #12]

      break;
 800535e:	e00a      	b.n	8005376 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005366:	60fb      	str	r3, [r7, #12]

      break;
 8005368:	e005      	b.n	8005376 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005370:	60fb      	str	r3, [r7, #12]

      break;
 8005372:	e000      	b.n	8005376 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005374:	bf00      	nop
  }

  return tmpreg;
 8005376:	68fb      	ldr	r3, [r7, #12]
}
 8005378:	4618      	mov	r0, r3
 800537a:	3714      	adds	r7, #20
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800538c:	bf00      	nop
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr

08005398 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053a0:	bf00      	nop
 80053a2:	370c      	adds	r7, #12
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053b4:	bf00      	nop
 80053b6:	370c      	adds	r7, #12
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr

080053c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80053c8:	bf00      	nop
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b085      	sub	sp, #20
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a42      	ldr	r2, [pc, #264]	@ (80054f0 <TIM_Base_SetConfig+0x11c>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d00f      	beq.n	800540c <TIM_Base_SetConfig+0x38>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053f2:	d00b      	beq.n	800540c <TIM_Base_SetConfig+0x38>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a3f      	ldr	r2, [pc, #252]	@ (80054f4 <TIM_Base_SetConfig+0x120>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d007      	beq.n	800540c <TIM_Base_SetConfig+0x38>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4a3e      	ldr	r2, [pc, #248]	@ (80054f8 <TIM_Base_SetConfig+0x124>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d003      	beq.n	800540c <TIM_Base_SetConfig+0x38>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	4a3d      	ldr	r2, [pc, #244]	@ (80054fc <TIM_Base_SetConfig+0x128>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d108      	bne.n	800541e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005412:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	4313      	orrs	r3, r2
 800541c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a33      	ldr	r2, [pc, #204]	@ (80054f0 <TIM_Base_SetConfig+0x11c>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d01b      	beq.n	800545e <TIM_Base_SetConfig+0x8a>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800542c:	d017      	beq.n	800545e <TIM_Base_SetConfig+0x8a>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a30      	ldr	r2, [pc, #192]	@ (80054f4 <TIM_Base_SetConfig+0x120>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d013      	beq.n	800545e <TIM_Base_SetConfig+0x8a>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a2f      	ldr	r2, [pc, #188]	@ (80054f8 <TIM_Base_SetConfig+0x124>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d00f      	beq.n	800545e <TIM_Base_SetConfig+0x8a>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a2e      	ldr	r2, [pc, #184]	@ (80054fc <TIM_Base_SetConfig+0x128>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d00b      	beq.n	800545e <TIM_Base_SetConfig+0x8a>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a2d      	ldr	r2, [pc, #180]	@ (8005500 <TIM_Base_SetConfig+0x12c>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d007      	beq.n	800545e <TIM_Base_SetConfig+0x8a>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a2c      	ldr	r2, [pc, #176]	@ (8005504 <TIM_Base_SetConfig+0x130>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d003      	beq.n	800545e <TIM_Base_SetConfig+0x8a>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a2b      	ldr	r2, [pc, #172]	@ (8005508 <TIM_Base_SetConfig+0x134>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d108      	bne.n	8005470 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005464:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	4313      	orrs	r3, r2
 800546e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	695b      	ldr	r3, [r3, #20]
 800547a:	4313      	orrs	r3, r2
 800547c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	68fa      	ldr	r2, [r7, #12]
 8005482:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	689a      	ldr	r2, [r3, #8]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a16      	ldr	r2, [pc, #88]	@ (80054f0 <TIM_Base_SetConfig+0x11c>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d00f      	beq.n	80054bc <TIM_Base_SetConfig+0xe8>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a17      	ldr	r2, [pc, #92]	@ (80054fc <TIM_Base_SetConfig+0x128>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d00b      	beq.n	80054bc <TIM_Base_SetConfig+0xe8>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a16      	ldr	r2, [pc, #88]	@ (8005500 <TIM_Base_SetConfig+0x12c>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d007      	beq.n	80054bc <TIM_Base_SetConfig+0xe8>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a15      	ldr	r2, [pc, #84]	@ (8005504 <TIM_Base_SetConfig+0x130>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d003      	beq.n	80054bc <TIM_Base_SetConfig+0xe8>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a14      	ldr	r2, [pc, #80]	@ (8005508 <TIM_Base_SetConfig+0x134>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d103      	bne.n	80054c4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	691a      	ldr	r2, [r3, #16]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2201      	movs	r2, #1
 80054c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	f003 0301 	and.w	r3, r3, #1
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d105      	bne.n	80054e2 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	f023 0201 	bic.w	r2, r3, #1
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	611a      	str	r2, [r3, #16]
  }
}
 80054e2:	bf00      	nop
 80054e4:	3714      	adds	r7, #20
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	40012c00 	.word	0x40012c00
 80054f4:	40000400 	.word	0x40000400
 80054f8:	40000800 	.word	0x40000800
 80054fc:	40013400 	.word	0x40013400
 8005500:	40014000 	.word	0x40014000
 8005504:	40014400 	.word	0x40014400
 8005508:	40014800 	.word	0x40014800

0800550c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800550c:	b480      	push	{r7}
 800550e:	b087      	sub	sp, #28
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a1b      	ldr	r3, [r3, #32]
 800551a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6a1b      	ldr	r3, [r3, #32]
 8005520:	f023 0201 	bic.w	r2, r3, #1
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	699b      	ldr	r3, [r3, #24]
 8005532:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800553a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800553e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f023 0303 	bic.w	r3, r3, #3
 8005546:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	68fa      	ldr	r2, [r7, #12]
 800554e:	4313      	orrs	r3, r2
 8005550:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	f023 0302 	bic.w	r3, r3, #2
 8005558:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	697a      	ldr	r2, [r7, #20]
 8005560:	4313      	orrs	r3, r2
 8005562:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a2c      	ldr	r2, [pc, #176]	@ (8005618 <TIM_OC1_SetConfig+0x10c>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d00f      	beq.n	800558c <TIM_OC1_SetConfig+0x80>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a2b      	ldr	r2, [pc, #172]	@ (800561c <TIM_OC1_SetConfig+0x110>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d00b      	beq.n	800558c <TIM_OC1_SetConfig+0x80>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a2a      	ldr	r2, [pc, #168]	@ (8005620 <TIM_OC1_SetConfig+0x114>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d007      	beq.n	800558c <TIM_OC1_SetConfig+0x80>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a29      	ldr	r2, [pc, #164]	@ (8005624 <TIM_OC1_SetConfig+0x118>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d003      	beq.n	800558c <TIM_OC1_SetConfig+0x80>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4a28      	ldr	r2, [pc, #160]	@ (8005628 <TIM_OC1_SetConfig+0x11c>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d10c      	bne.n	80055a6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	f023 0308 	bic.w	r3, r3, #8
 8005592:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	68db      	ldr	r3, [r3, #12]
 8005598:	697a      	ldr	r2, [r7, #20]
 800559a:	4313      	orrs	r3, r2
 800559c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	f023 0304 	bic.w	r3, r3, #4
 80055a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a1b      	ldr	r2, [pc, #108]	@ (8005618 <TIM_OC1_SetConfig+0x10c>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d00f      	beq.n	80055ce <TIM_OC1_SetConfig+0xc2>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a1a      	ldr	r2, [pc, #104]	@ (800561c <TIM_OC1_SetConfig+0x110>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d00b      	beq.n	80055ce <TIM_OC1_SetConfig+0xc2>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a19      	ldr	r2, [pc, #100]	@ (8005620 <TIM_OC1_SetConfig+0x114>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d007      	beq.n	80055ce <TIM_OC1_SetConfig+0xc2>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a18      	ldr	r2, [pc, #96]	@ (8005624 <TIM_OC1_SetConfig+0x118>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d003      	beq.n	80055ce <TIM_OC1_SetConfig+0xc2>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a17      	ldr	r2, [pc, #92]	@ (8005628 <TIM_OC1_SetConfig+0x11c>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d111      	bne.n	80055f2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80055dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	695b      	ldr	r3, [r3, #20]
 80055e2:	693a      	ldr	r2, [r7, #16]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	699b      	ldr	r3, [r3, #24]
 80055ec:	693a      	ldr	r2, [r7, #16]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	685a      	ldr	r2, [r3, #4]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	697a      	ldr	r2, [r7, #20]
 800560a:	621a      	str	r2, [r3, #32]
}
 800560c:	bf00      	nop
 800560e:	371c      	adds	r7, #28
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr
 8005618:	40012c00 	.word	0x40012c00
 800561c:	40013400 	.word	0x40013400
 8005620:	40014000 	.word	0x40014000
 8005624:	40014400 	.word	0x40014400
 8005628:	40014800 	.word	0x40014800

0800562c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800562c:	b480      	push	{r7}
 800562e:	b087      	sub	sp, #28
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6a1b      	ldr	r3, [r3, #32]
 8005640:	f023 0210 	bic.w	r2, r3, #16
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	699b      	ldr	r3, [r3, #24]
 8005652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800565a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800565e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005666:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	021b      	lsls	r3, r3, #8
 800566e:	68fa      	ldr	r2, [r7, #12]
 8005670:	4313      	orrs	r3, r2
 8005672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	f023 0320 	bic.w	r3, r3, #32
 800567a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	011b      	lsls	r3, r3, #4
 8005682:	697a      	ldr	r2, [r7, #20]
 8005684:	4313      	orrs	r3, r2
 8005686:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a28      	ldr	r2, [pc, #160]	@ (800572c <TIM_OC2_SetConfig+0x100>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d003      	beq.n	8005698 <TIM_OC2_SetConfig+0x6c>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a27      	ldr	r2, [pc, #156]	@ (8005730 <TIM_OC2_SetConfig+0x104>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d10d      	bne.n	80056b4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800569e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	011b      	lsls	r3, r3, #4
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	4a1d      	ldr	r2, [pc, #116]	@ (800572c <TIM_OC2_SetConfig+0x100>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d00f      	beq.n	80056dc <TIM_OC2_SetConfig+0xb0>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a1c      	ldr	r2, [pc, #112]	@ (8005730 <TIM_OC2_SetConfig+0x104>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d00b      	beq.n	80056dc <TIM_OC2_SetConfig+0xb0>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4a1b      	ldr	r2, [pc, #108]	@ (8005734 <TIM_OC2_SetConfig+0x108>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d007      	beq.n	80056dc <TIM_OC2_SetConfig+0xb0>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a1a      	ldr	r2, [pc, #104]	@ (8005738 <TIM_OC2_SetConfig+0x10c>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d003      	beq.n	80056dc <TIM_OC2_SetConfig+0xb0>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a19      	ldr	r2, [pc, #100]	@ (800573c <TIM_OC2_SetConfig+0x110>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d113      	bne.n	8005704 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80056e2:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80056ea:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	695b      	ldr	r3, [r3, #20]
 80056f0:	009b      	lsls	r3, r3, #2
 80056f2:	693a      	ldr	r2, [r7, #16]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	699b      	ldr	r3, [r3, #24]
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	4313      	orrs	r3, r2
 8005702:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	693a      	ldr	r2, [r7, #16]
 8005708:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	68fa      	ldr	r2, [r7, #12]
 800570e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	697a      	ldr	r2, [r7, #20]
 800571c:	621a      	str	r2, [r3, #32]
}
 800571e:	bf00      	nop
 8005720:	371c      	adds	r7, #28
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	40012c00 	.word	0x40012c00
 8005730:	40013400 	.word	0x40013400
 8005734:	40014000 	.word	0x40014000
 8005738:	40014400 	.word	0x40014400
 800573c:	40014800 	.word	0x40014800

08005740 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005740:	b480      	push	{r7}
 8005742:	b087      	sub	sp, #28
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6a1b      	ldr	r3, [r3, #32]
 800574e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6a1b      	ldr	r3, [r3, #32]
 8005754:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	69db      	ldr	r3, [r3, #28]
 8005766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800576e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f023 0303 	bic.w	r3, r3, #3
 800577a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68fa      	ldr	r2, [r7, #12]
 8005782:	4313      	orrs	r3, r2
 8005784:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800578c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	021b      	lsls	r3, r3, #8
 8005794:	697a      	ldr	r2, [r7, #20]
 8005796:	4313      	orrs	r3, r2
 8005798:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a27      	ldr	r2, [pc, #156]	@ (800583c <TIM_OC3_SetConfig+0xfc>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d003      	beq.n	80057aa <TIM_OC3_SetConfig+0x6a>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a26      	ldr	r2, [pc, #152]	@ (8005840 <TIM_OC3_SetConfig+0x100>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d10d      	bne.n	80057c6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	021b      	lsls	r3, r3, #8
 80057b8:	697a      	ldr	r2, [r7, #20]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057c4:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	4a1c      	ldr	r2, [pc, #112]	@ (800583c <TIM_OC3_SetConfig+0xfc>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d00f      	beq.n	80057ee <TIM_OC3_SetConfig+0xae>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a1b      	ldr	r2, [pc, #108]	@ (8005840 <TIM_OC3_SetConfig+0x100>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d00b      	beq.n	80057ee <TIM_OC3_SetConfig+0xae>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a1a      	ldr	r2, [pc, #104]	@ (8005844 <TIM_OC3_SetConfig+0x104>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d007      	beq.n	80057ee <TIM_OC3_SetConfig+0xae>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	4a19      	ldr	r2, [pc, #100]	@ (8005848 <TIM_OC3_SetConfig+0x108>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d003      	beq.n	80057ee <TIM_OC3_SetConfig+0xae>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a18      	ldr	r2, [pc, #96]	@ (800584c <TIM_OC3_SetConfig+0x10c>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d113      	bne.n	8005816 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80057fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	695b      	ldr	r3, [r3, #20]
 8005802:	011b      	lsls	r3, r3, #4
 8005804:	693a      	ldr	r2, [r7, #16]
 8005806:	4313      	orrs	r3, r2
 8005808:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	699b      	ldr	r3, [r3, #24]
 800580e:	011b      	lsls	r3, r3, #4
 8005810:	693a      	ldr	r2, [r7, #16]
 8005812:	4313      	orrs	r3, r2
 8005814:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	693a      	ldr	r2, [r7, #16]
 800581a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	685a      	ldr	r2, [r3, #4]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	621a      	str	r2, [r3, #32]
}
 8005830:	bf00      	nop
 8005832:	371c      	adds	r7, #28
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr
 800583c:	40012c00 	.word	0x40012c00
 8005840:	40013400 	.word	0x40013400
 8005844:	40014000 	.word	0x40014000
 8005848:	40014400 	.word	0x40014400
 800584c:	40014800 	.word	0x40014800

08005850 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005850:	b480      	push	{r7}
 8005852:	b087      	sub	sp, #28
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a1b      	ldr	r3, [r3, #32]
 800585e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	69db      	ldr	r3, [r3, #28]
 8005876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800587e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800588a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	021b      	lsls	r3, r3, #8
 8005892:	68fa      	ldr	r2, [r7, #12]
 8005894:	4313      	orrs	r3, r2
 8005896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800589e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	031b      	lsls	r3, r3, #12
 80058a6:	693a      	ldr	r2, [r7, #16]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	4a18      	ldr	r2, [pc, #96]	@ (8005910 <TIM_OC4_SetConfig+0xc0>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d00f      	beq.n	80058d4 <TIM_OC4_SetConfig+0x84>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	4a17      	ldr	r2, [pc, #92]	@ (8005914 <TIM_OC4_SetConfig+0xc4>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d00b      	beq.n	80058d4 <TIM_OC4_SetConfig+0x84>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	4a16      	ldr	r2, [pc, #88]	@ (8005918 <TIM_OC4_SetConfig+0xc8>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d007      	beq.n	80058d4 <TIM_OC4_SetConfig+0x84>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4a15      	ldr	r2, [pc, #84]	@ (800591c <TIM_OC4_SetConfig+0xcc>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d003      	beq.n	80058d4 <TIM_OC4_SetConfig+0x84>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a14      	ldr	r2, [pc, #80]	@ (8005920 <TIM_OC4_SetConfig+0xd0>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d109      	bne.n	80058e8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	019b      	lsls	r3, r3, #6
 80058e2:	697a      	ldr	r2, [r7, #20]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	68fa      	ldr	r2, [r7, #12]
 80058f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	685a      	ldr	r2, [r3, #4]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	621a      	str	r2, [r3, #32]
}
 8005902:	bf00      	nop
 8005904:	371c      	adds	r7, #28
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	40012c00 	.word	0x40012c00
 8005914:	40013400 	.word	0x40013400
 8005918:	40014000 	.word	0x40014000
 800591c:	40014400 	.word	0x40014400
 8005920:	40014800 	.word	0x40014800

08005924 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005924:	b480      	push	{r7}
 8005926:	b087      	sub	sp, #28
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a1b      	ldr	r3, [r3, #32]
 8005932:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6a1b      	ldr	r3, [r3, #32]
 8005938:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800594a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005952:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005956:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	4313      	orrs	r3, r2
 8005960:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005968:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	041b      	lsls	r3, r3, #16
 8005970:	693a      	ldr	r2, [r7, #16]
 8005972:	4313      	orrs	r3, r2
 8005974:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a17      	ldr	r2, [pc, #92]	@ (80059d8 <TIM_OC5_SetConfig+0xb4>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d00f      	beq.n	800599e <TIM_OC5_SetConfig+0x7a>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a16      	ldr	r2, [pc, #88]	@ (80059dc <TIM_OC5_SetConfig+0xb8>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d00b      	beq.n	800599e <TIM_OC5_SetConfig+0x7a>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	4a15      	ldr	r2, [pc, #84]	@ (80059e0 <TIM_OC5_SetConfig+0xbc>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d007      	beq.n	800599e <TIM_OC5_SetConfig+0x7a>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a14      	ldr	r2, [pc, #80]	@ (80059e4 <TIM_OC5_SetConfig+0xc0>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d003      	beq.n	800599e <TIM_OC5_SetConfig+0x7a>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a13      	ldr	r2, [pc, #76]	@ (80059e8 <TIM_OC5_SetConfig+0xc4>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d109      	bne.n	80059b2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059a4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	695b      	ldr	r3, [r3, #20]
 80059aa:	021b      	lsls	r3, r3, #8
 80059ac:	697a      	ldr	r2, [r7, #20]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	697a      	ldr	r2, [r7, #20]
 80059b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	685a      	ldr	r2, [r3, #4]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	693a      	ldr	r2, [r7, #16]
 80059ca:	621a      	str	r2, [r3, #32]
}
 80059cc:	bf00      	nop
 80059ce:	371c      	adds	r7, #28
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr
 80059d8:	40012c00 	.word	0x40012c00
 80059dc:	40013400 	.word	0x40013400
 80059e0:	40014000 	.word	0x40014000
 80059e4:	40014400 	.word	0x40014400
 80059e8:	40014800 	.word	0x40014800

080059ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b087      	sub	sp, #28
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a1b      	ldr	r3, [r3, #32]
 80059fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6a1b      	ldr	r3, [r3, #32]
 8005a00:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	021b      	lsls	r3, r3, #8
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005a32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	051b      	lsls	r3, r3, #20
 8005a3a:	693a      	ldr	r2, [r7, #16]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a18      	ldr	r2, [pc, #96]	@ (8005aa4 <TIM_OC6_SetConfig+0xb8>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d00f      	beq.n	8005a68 <TIM_OC6_SetConfig+0x7c>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a17      	ldr	r2, [pc, #92]	@ (8005aa8 <TIM_OC6_SetConfig+0xbc>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d00b      	beq.n	8005a68 <TIM_OC6_SetConfig+0x7c>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a16      	ldr	r2, [pc, #88]	@ (8005aac <TIM_OC6_SetConfig+0xc0>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d007      	beq.n	8005a68 <TIM_OC6_SetConfig+0x7c>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	4a15      	ldr	r2, [pc, #84]	@ (8005ab0 <TIM_OC6_SetConfig+0xc4>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d003      	beq.n	8005a68 <TIM_OC6_SetConfig+0x7c>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	4a14      	ldr	r2, [pc, #80]	@ (8005ab4 <TIM_OC6_SetConfig+0xc8>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d109      	bne.n	8005a7c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a6e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	695b      	ldr	r3, [r3, #20]
 8005a74:	029b      	lsls	r3, r3, #10
 8005a76:	697a      	ldr	r2, [r7, #20]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	697a      	ldr	r2, [r7, #20]
 8005a80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	685a      	ldr	r2, [r3, #4]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	693a      	ldr	r2, [r7, #16]
 8005a94:	621a      	str	r2, [r3, #32]
}
 8005a96:	bf00      	nop
 8005a98:	371c      	adds	r7, #28
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
 8005aa2:	bf00      	nop
 8005aa4:	40012c00 	.word	0x40012c00
 8005aa8:	40013400 	.word	0x40013400
 8005aac:	40014000 	.word	0x40014000
 8005ab0:	40014400 	.word	0x40014400
 8005ab4:	40014800 	.word	0x40014800

08005ab8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b087      	sub	sp, #28
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	607a      	str	r2, [r7, #4]
 8005ac4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	6a1b      	ldr	r3, [r3, #32]
 8005aca:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6a1b      	ldr	r3, [r3, #32]
 8005ad0:	f023 0201 	bic.w	r2, r3, #1
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	699b      	ldr	r3, [r3, #24]
 8005adc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	4a24      	ldr	r2, [pc, #144]	@ (8005b74 <TIM_TI1_SetConfig+0xbc>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d013      	beq.n	8005b0e <TIM_TI1_SetConfig+0x56>
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005aec:	d00f      	beq.n	8005b0e <TIM_TI1_SetConfig+0x56>
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	4a21      	ldr	r2, [pc, #132]	@ (8005b78 <TIM_TI1_SetConfig+0xc0>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d00b      	beq.n	8005b0e <TIM_TI1_SetConfig+0x56>
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	4a20      	ldr	r2, [pc, #128]	@ (8005b7c <TIM_TI1_SetConfig+0xc4>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d007      	beq.n	8005b0e <TIM_TI1_SetConfig+0x56>
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	4a1f      	ldr	r2, [pc, #124]	@ (8005b80 <TIM_TI1_SetConfig+0xc8>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d003      	beq.n	8005b0e <TIM_TI1_SetConfig+0x56>
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	4a1e      	ldr	r2, [pc, #120]	@ (8005b84 <TIM_TI1_SetConfig+0xcc>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d101      	bne.n	8005b12 <TIM_TI1_SetConfig+0x5a>
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e000      	b.n	8005b14 <TIM_TI1_SetConfig+0x5c>
 8005b12:	2300      	movs	r3, #0
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d008      	beq.n	8005b2a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	f023 0303 	bic.w	r3, r3, #3
 8005b1e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005b20:	697a      	ldr	r2, [r7, #20]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	617b      	str	r3, [r7, #20]
 8005b28:	e003      	b.n	8005b32 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	f043 0301 	orr.w	r3, r3, #1
 8005b30:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	011b      	lsls	r3, r3, #4
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	697a      	ldr	r2, [r7, #20]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	f023 030a 	bic.w	r3, r3, #10
 8005b4c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	f003 030a 	and.w	r3, r3, #10
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	697a      	ldr	r2, [r7, #20]
 8005b5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	693a      	ldr	r2, [r7, #16]
 8005b64:	621a      	str	r2, [r3, #32]
}
 8005b66:	bf00      	nop
 8005b68:	371c      	adds	r7, #28
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	40012c00 	.word	0x40012c00
 8005b78:	40000400 	.word	0x40000400
 8005b7c:	40000800 	.word	0x40000800
 8005b80:	40013400 	.word	0x40013400
 8005b84:	40014000 	.word	0x40014000

08005b88 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b087      	sub	sp, #28
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	f003 031f 	and.w	r3, r3, #31
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	6a1a      	ldr	r2, [r3, #32]
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	43db      	mvns	r3, r3
 8005baa:	401a      	ands	r2, r3
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6a1a      	ldr	r2, [r3, #32]
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	f003 031f 	and.w	r3, r3, #31
 8005bba:	6879      	ldr	r1, [r7, #4]
 8005bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8005bc0:	431a      	orrs	r2, r3
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	621a      	str	r2, [r3, #32]
}
 8005bc6:	bf00      	nop
 8005bc8:	371c      	adds	r7, #28
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr

08005bd2 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b08a      	sub	sp, #40	@ 0x28
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
 8005bda:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d101      	bne.n	8005be6 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e09c      	b.n	8005d20 <HAL_TIMEx_HallSensor_Init+0x14e>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bec:	b2db      	uxtb	r3, r3
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d106      	bne.n	8005c00 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f7fb fd2e 	bl	800165c <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2202      	movs	r2, #2
 8005c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	3304      	adds	r3, #4
 8005c10:	4619      	mov	r1, r3
 8005c12:	4610      	mov	r0, r2
 8005c14:	f7ff fbde 	bl	80053d4 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6818      	ldr	r0, [r3, #0]
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	6819      	ldr	r1, [r3, #0]
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	2203      	movs	r2, #3
 8005c26:	f7ff ff47 	bl	8005ab8 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	699a      	ldr	r2, [r3, #24]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f022 020c 	bic.w	r2, r2, #12
 8005c38:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	6999      	ldr	r1, [r3, #24]
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	685a      	ldr	r2, [r3, #4]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	685a      	ldr	r2, [r3, #4]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005c5a:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	689a      	ldr	r2, [r3, #8]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005c6a:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	689a      	ldr	r2, [r3, #8]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c7a:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	6812      	ldr	r2, [r2, #0]
 8005c86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c8a:	f023 0307 	bic.w	r3, r3, #7
 8005c8e:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689a      	ldr	r2, [r3, #8]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f042 0204 	orr.w	r2, r2, #4
 8005c9e:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8005ca8:	2370      	movs	r3, #112	@ 0x70
 8005caa:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005cac:	2300      	movs	r3, #0
 8005cae:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f107 020c 	add.w	r2, r7, #12
 8005cc6:	4611      	mov	r1, r2
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f7ff fcaf 	bl	800562c <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005cdc:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	685a      	ldr	r2, [r3, #4]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8005cec:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d1e:	2300      	movs	r3, #0
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3728      	adds	r7, #40	@ 0x28
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}

08005d28 <HAL_TIMEx_HallSensor_Start_IT>:
  * @brief  Starts the TIM Hall Sensor Interface in interrupt mode.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b084      	sub	sp, #16
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d36:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d3e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d46:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d4e:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d50:	7bfb      	ldrb	r3, [r7, #15]
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	d108      	bne.n	8005d68 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d56:	7bbb      	ldrb	r3, [r7, #14]
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d105      	bne.n	8005d68 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d5c:	7b7b      	ldrb	r3, [r7, #13]
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d102      	bne.n	8005d68 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d62:	7b3b      	ldrb	r3, [r7, #12]
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d001      	beq.n	8005d6c <HAL_TIMEx_HallSensor_Start_IT+0x44>
  {
    return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e05d      	b.n	8005e28 <HAL_TIMEx_HallSensor_Start_IT+0x100>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2202      	movs	r2, #2
 8005d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2202      	movs	r2, #2
 8005d78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2202      	movs	r2, #2
 8005d80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2202      	movs	r2, #2
 8005d88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the capture compare Interrupts 1 event */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	68da      	ldr	r2, [r3, #12]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f042 0202 	orr.w	r2, r2, #2
 8005d9a:	60da      	str	r2, [r3, #12]

  /* Enable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2201      	movs	r2, #1
 8005da2:	2100      	movs	r1, #0
 8005da4:	4618      	mov	r0, r3
 8005da6:	f7ff feef 	bl	8005b88 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a20      	ldr	r2, [pc, #128]	@ (8005e30 <HAL_TIMEx_HallSensor_Start_IT+0x108>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d018      	beq.n	8005de6 <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dbc:	d013      	beq.n	8005de6 <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a1c      	ldr	r2, [pc, #112]	@ (8005e34 <HAL_TIMEx_HallSensor_Start_IT+0x10c>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d00e      	beq.n	8005de6 <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a1a      	ldr	r2, [pc, #104]	@ (8005e38 <HAL_TIMEx_HallSensor_Start_IT+0x110>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d009      	beq.n	8005de6 <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a19      	ldr	r2, [pc, #100]	@ (8005e3c <HAL_TIMEx_HallSensor_Start_IT+0x114>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d004      	beq.n	8005de6 <HAL_TIMEx_HallSensor_Start_IT+0xbe>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a17      	ldr	r2, [pc, #92]	@ (8005e40 <HAL_TIMEx_HallSensor_Start_IT+0x118>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d115      	bne.n	8005e12 <HAL_TIMEx_HallSensor_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	689a      	ldr	r2, [r3, #8]
 8005dec:	4b15      	ldr	r3, [pc, #84]	@ (8005e44 <HAL_TIMEx_HallSensor_Start_IT+0x11c>)
 8005dee:	4013      	ands	r3, r2
 8005df0:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	2b06      	cmp	r3, #6
 8005df6:	d015      	beq.n	8005e24 <HAL_TIMEx_HallSensor_Start_IT+0xfc>
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005dfe:	d011      	beq.n	8005e24 <HAL_TIMEx_HallSensor_Start_IT+0xfc>
    {
      __HAL_TIM_ENABLE(htim);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f042 0201 	orr.w	r2, r2, #1
 8005e0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e10:	e008      	b.n	8005e24 <HAL_TIMEx_HallSensor_Start_IT+0xfc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f042 0201 	orr.w	r2, r2, #1
 8005e20:	601a      	str	r2, [r3, #0]
 8005e22:	e000      	b.n	8005e26 <HAL_TIMEx_HallSensor_Start_IT+0xfe>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e24:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005e26:	2300      	movs	r3, #0
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3710      	adds	r7, #16
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}
 8005e30:	40012c00 	.word	0x40012c00
 8005e34:	40000400 	.word	0x40000400
 8005e38:	40000800 	.word	0x40000800
 8005e3c:	40013400 	.word	0x40013400
 8005e40:	40014000 	.word	0x40014000
 8005e44:	00010007 	.word	0x00010007

08005e48 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b084      	sub	sp, #16
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d109      	bne.n	8005e6c <HAL_TIMEx_PWMN_Start+0x24>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e5e:	b2db      	uxtb	r3, r3
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	bf14      	ite	ne
 8005e64:	2301      	movne	r3, #1
 8005e66:	2300      	moveq	r3, #0
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	e022      	b.n	8005eb2 <HAL_TIMEx_PWMN_Start+0x6a>
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	2b04      	cmp	r3, #4
 8005e70:	d109      	bne.n	8005e86 <HAL_TIMEx_PWMN_Start+0x3e>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	bf14      	ite	ne
 8005e7e:	2301      	movne	r3, #1
 8005e80:	2300      	moveq	r3, #0
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	e015      	b.n	8005eb2 <HAL_TIMEx_PWMN_Start+0x6a>
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2b08      	cmp	r3, #8
 8005e8a:	d109      	bne.n	8005ea0 <HAL_TIMEx_PWMN_Start+0x58>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	bf14      	ite	ne
 8005e98:	2301      	movne	r3, #1
 8005e9a:	2300      	moveq	r3, #0
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	e008      	b.n	8005eb2 <HAL_TIMEx_PWMN_Start+0x6a>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	bf14      	ite	ne
 8005eac:	2301      	movne	r3, #1
 8005eae:	2300      	moveq	r3, #0
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d001      	beq.n	8005eba <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e069      	b.n	8005f8e <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d104      	bne.n	8005eca <HAL_TIMEx_PWMN_Start+0x82>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2202      	movs	r2, #2
 8005ec4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ec8:	e013      	b.n	8005ef2 <HAL_TIMEx_PWMN_Start+0xaa>
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	2b04      	cmp	r3, #4
 8005ece:	d104      	bne.n	8005eda <HAL_TIMEx_PWMN_Start+0x92>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2202      	movs	r2, #2
 8005ed4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ed8:	e00b      	b.n	8005ef2 <HAL_TIMEx_PWMN_Start+0xaa>
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	2b08      	cmp	r3, #8
 8005ede:	d104      	bne.n	8005eea <HAL_TIMEx_PWMN_Start+0xa2>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2202      	movs	r2, #2
 8005ee4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005ee8:	e003      	b.n	8005ef2 <HAL_TIMEx_PWMN_Start+0xaa>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2202      	movs	r2, #2
 8005eee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2204      	movs	r2, #4
 8005ef8:	6839      	ldr	r1, [r7, #0]
 8005efa:	4618      	mov	r0, r3
 8005efc:	f000 f9d2 	bl	80062a4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005f0e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a20      	ldr	r2, [pc, #128]	@ (8005f98 <HAL_TIMEx_PWMN_Start+0x150>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d018      	beq.n	8005f4c <HAL_TIMEx_PWMN_Start+0x104>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f22:	d013      	beq.n	8005f4c <HAL_TIMEx_PWMN_Start+0x104>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a1c      	ldr	r2, [pc, #112]	@ (8005f9c <HAL_TIMEx_PWMN_Start+0x154>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d00e      	beq.n	8005f4c <HAL_TIMEx_PWMN_Start+0x104>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a1b      	ldr	r2, [pc, #108]	@ (8005fa0 <HAL_TIMEx_PWMN_Start+0x158>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d009      	beq.n	8005f4c <HAL_TIMEx_PWMN_Start+0x104>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a19      	ldr	r2, [pc, #100]	@ (8005fa4 <HAL_TIMEx_PWMN_Start+0x15c>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d004      	beq.n	8005f4c <HAL_TIMEx_PWMN_Start+0x104>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a18      	ldr	r2, [pc, #96]	@ (8005fa8 <HAL_TIMEx_PWMN_Start+0x160>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d115      	bne.n	8005f78 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	689a      	ldr	r2, [r3, #8]
 8005f52:	4b16      	ldr	r3, [pc, #88]	@ (8005fac <HAL_TIMEx_PWMN_Start+0x164>)
 8005f54:	4013      	ands	r3, r2
 8005f56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2b06      	cmp	r3, #6
 8005f5c:	d015      	beq.n	8005f8a <HAL_TIMEx_PWMN_Start+0x142>
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f64:	d011      	beq.n	8005f8a <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f042 0201 	orr.w	r2, r2, #1
 8005f74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f76:	e008      	b.n	8005f8a <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f042 0201 	orr.w	r2, r2, #1
 8005f86:	601a      	str	r2, [r3, #0]
 8005f88:	e000      	b.n	8005f8c <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f8a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3710      	adds	r7, #16
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	40012c00 	.word	0x40012c00
 8005f9c:	40000400 	.word	0x40000400
 8005fa0:	40000800 	.word	0x40000800
 8005fa4:	40013400 	.word	0x40013400
 8005fa8:	40014000 	.word	0x40014000
 8005fac:	00010007 	.word	0x00010007

08005fb0 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	6839      	ldr	r1, [r7, #0]
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f000 f96e 	bl	80062a4 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	6a1a      	ldr	r2, [r3, #32]
 8005fce:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d10f      	bne.n	8005ff8 <HAL_TIMEx_PWMN_Stop+0x48>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	6a1a      	ldr	r2, [r3, #32]
 8005fde:	f240 4344 	movw	r3, #1092	@ 0x444
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d107      	bne.n	8005ff8 <HAL_TIMEx_PWMN_Stop+0x48>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ff6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	6a1a      	ldr	r2, [r3, #32]
 8005ffe:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006002:	4013      	ands	r3, r2
 8006004:	2b00      	cmp	r3, #0
 8006006:	d10f      	bne.n	8006028 <HAL_TIMEx_PWMN_Stop+0x78>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	6a1a      	ldr	r2, [r3, #32]
 800600e:	f240 4344 	movw	r3, #1092	@ 0x444
 8006012:	4013      	ands	r3, r2
 8006014:	2b00      	cmp	r3, #0
 8006016:	d107      	bne.n	8006028 <HAL_TIMEx_PWMN_Stop+0x78>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	681a      	ldr	r2, [r3, #0]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f022 0201 	bic.w	r2, r2, #1
 8006026:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d104      	bne.n	8006038 <HAL_TIMEx_PWMN_Stop+0x88>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2201      	movs	r2, #1
 8006032:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006036:	e013      	b.n	8006060 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	2b04      	cmp	r3, #4
 800603c:	d104      	bne.n	8006048 <HAL_TIMEx_PWMN_Stop+0x98>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2201      	movs	r2, #1
 8006042:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006046:	e00b      	b.n	8006060 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	2b08      	cmp	r3, #8
 800604c:	d104      	bne.n	8006058 <HAL_TIMEx_PWMN_Stop+0xa8>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2201      	movs	r2, #1
 8006052:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006056:	e003      	b.n	8006060 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3708      	adds	r7, #8
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
	...

0800606c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800606c:	b480      	push	{r7}
 800606e:	b085      	sub	sp, #20
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800607c:	2b01      	cmp	r3, #1
 800607e:	d101      	bne.n	8006084 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006080:	2302      	movs	r3, #2
 8006082:	e063      	b.n	800614c <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2202      	movs	r2, #2
 8006090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a2b      	ldr	r2, [pc, #172]	@ (8006158 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d004      	beq.n	80060b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a2a      	ldr	r2, [pc, #168]	@ (800615c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d108      	bne.n	80060ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80060be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	68fa      	ldr	r2, [r7, #12]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	4313      	orrs	r3, r2
 80060da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a1b      	ldr	r2, [pc, #108]	@ (8006158 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d018      	beq.n	8006120 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060f6:	d013      	beq.n	8006120 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a18      	ldr	r2, [pc, #96]	@ (8006160 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d00e      	beq.n	8006120 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a17      	ldr	r2, [pc, #92]	@ (8006164 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d009      	beq.n	8006120 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a12      	ldr	r2, [pc, #72]	@ (800615c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d004      	beq.n	8006120 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a13      	ldr	r2, [pc, #76]	@ (8006168 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d10c      	bne.n	800613a <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006126:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	68ba      	ldr	r2, [r7, #8]
 800612e:	4313      	orrs	r3, r2
 8006130:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68ba      	ldr	r2, [r7, #8]
 8006138:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2201      	movs	r2, #1
 800613e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3714      	adds	r7, #20
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr
 8006158:	40012c00 	.word	0x40012c00
 800615c:	40013400 	.word	0x40013400
 8006160:	40000400 	.word	0x40000400
 8006164:	40000800 	.word	0x40000800
 8006168:	40014000 	.word	0x40014000

0800616c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800616c:	b480      	push	{r7}
 800616e:	b085      	sub	sp, #20
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006176:	2300      	movs	r3, #0
 8006178:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006180:	2b01      	cmp	r3, #1
 8006182:	d101      	bne.n	8006188 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006184:	2302      	movs	r3, #2
 8006186:	e065      	b.n	8006254 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	4313      	orrs	r3, r2
 800619c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	695b      	ldr	r3, [r3, #20]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ee:	4313      	orrs	r3, r2
 80061f0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	699b      	ldr	r3, [r3, #24]
 80061fc:	041b      	lsls	r3, r3, #16
 80061fe:	4313      	orrs	r3, r2
 8006200:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a16      	ldr	r2, [pc, #88]	@ (8006260 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d004      	beq.n	8006216 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a14      	ldr	r2, [pc, #80]	@ (8006264 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d115      	bne.n	8006242 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006220:	051b      	lsls	r3, r3, #20
 8006222:	4313      	orrs	r3, r2
 8006224:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	69db      	ldr	r3, [r3, #28]
 8006230:	4313      	orrs	r3, r2
 8006232:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	6a1b      	ldr	r3, [r3, #32]
 800623e:	4313      	orrs	r3, r2
 8006240:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	68fa      	ldr	r2, [r7, #12]
 8006248:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006252:	2300      	movs	r3, #0
}
 8006254:	4618      	mov	r0, r3
 8006256:	3714      	adds	r7, #20
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr
 8006260:	40012c00 	.word	0x40012c00
 8006264:	40013400 	.word	0x40013400

08006268 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006270:	bf00      	nop
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr

0800627c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006284:	bf00      	nop
 8006286:	370c      	adds	r7, #12
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr

08006290 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006290:	b480      	push	{r7}
 8006292:	b083      	sub	sp, #12
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006298:	bf00      	nop
 800629a:	370c      	adds	r7, #12
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b087      	sub	sp, #28
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	60f8      	str	r0, [r7, #12]
 80062ac:	60b9      	str	r1, [r7, #8]
 80062ae:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	f003 030f 	and.w	r3, r3, #15
 80062b6:	2204      	movs	r2, #4
 80062b8:	fa02 f303 	lsl.w	r3, r2, r3
 80062bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6a1a      	ldr	r2, [r3, #32]
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	43db      	mvns	r3, r3
 80062c6:	401a      	ands	r2, r3
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6a1a      	ldr	r2, [r3, #32]
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	f003 030f 	and.w	r3, r3, #15
 80062d6:	6879      	ldr	r1, [r7, #4]
 80062d8:	fa01 f303 	lsl.w	r3, r1, r3
 80062dc:	431a      	orrs	r2, r3
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	621a      	str	r2, [r3, #32]
}
 80062e2:	bf00      	nop
 80062e4:	371c      	adds	r7, #28
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr

080062ee <hal_adc2_init>:

static uint16_t adc2_dma_buffer[HAL_ADC2_CH_COUNT];
static uint32_t adc3_dma_buffer;

void hal_adc2_init(void)
{
 80062ee:	b580      	push	{r7, lr}
 80062f0:	af00      	add	r7, sp, #0
	MX_ADC2_Init();
 80062f2:	f7fa fce7 	bl	8000cc4 <MX_ADC2_Init>
}
 80062f6:	bf00      	nop
 80062f8:	bd80      	pop	{r7, pc}

080062fa <hal_adc3_init>:

void hal_adc3_init(void)
{
 80062fa:	b580      	push	{r7, lr}
 80062fc:	af00      	add	r7, sp, #0
	MX_OPAMP3_Init();
 80062fe:	f7fa ffaf 	bl	8001260 <MX_OPAMP3_Init>
	MX_ADC3_Init();
 8006302:	f7fa fd65 	bl	8000dd0 <MX_ADC3_Init>
}
 8006306:	bf00      	nop
 8006308:	bd80      	pop	{r7, pc}
	...

0800630c <hal_adc2_start>:

void hal_adc2_start(void)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	af00      	add	r7, sp, #0
	HAL_OPAMP_Start(&hopamp3);
 8006310:	4804      	ldr	r0, [pc, #16]	@ (8006324 <hal_adc2_start+0x18>)
 8006312:	f7fd f83f 	bl	8003394 <HAL_OPAMP_Start>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc2_dma_buffer, HAL_ADC2_CH_COUNT);
 8006316:	2204      	movs	r2, #4
 8006318:	4903      	ldr	r1, [pc, #12]	@ (8006328 <hal_adc2_start+0x1c>)
 800631a:	4804      	ldr	r0, [pc, #16]	@ (800632c <hal_adc2_start+0x20>)
 800631c:	f7fb fd00 	bl	8001d20 <HAL_ADC_Start_DMA>
}
 8006320:	bf00      	nop
 8006322:	bd80      	pop	{r7, pc}
 8006324:	200001d4 	.word	0x200001d4
 8006328:	200002a4 	.word	0x200002a4
 800632c:	200000a8 	.word	0x200000a8

08006330 <hal_adc3_start>:

void hal_adc3_start(void)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc3, &adc3_dma_buffer, 1);
 8006334:	2201      	movs	r2, #1
 8006336:	4903      	ldr	r1, [pc, #12]	@ (8006344 <hal_adc3_start+0x14>)
 8006338:	4803      	ldr	r0, [pc, #12]	@ (8006348 <hal_adc3_start+0x18>)
 800633a:	f7fb fcf1 	bl	8001d20 <HAL_ADC_Start_DMA>
}
 800633e:	bf00      	nop
 8006340:	bd80      	pop	{r7, pc}
 8006342:	bf00      	nop
 8006344:	200002ac 	.word	0x200002ac
 8006348:	200000f8 	.word	0x200000f8

0800634c <hal_adc2_get_raw_value>:

uint16_t hal_adc2_get_raw_value(uint8_t channel)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	4603      	mov	r3, r0
 8006354:	71fb      	strb	r3, [r7, #7]
    if (channel < HAL_ADC2_CH_COUNT) {
 8006356:	79fb      	ldrb	r3, [r7, #7]
 8006358:	2b03      	cmp	r3, #3
 800635a:	d804      	bhi.n	8006366 <hal_adc2_get_raw_value+0x1a>
        return adc2_dma_buffer[channel];
 800635c:	79fb      	ldrb	r3, [r7, #7]
 800635e:	4a05      	ldr	r2, [pc, #20]	@ (8006374 <hal_adc2_get_raw_value+0x28>)
 8006360:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006364:	e000      	b.n	8006368 <hal_adc2_get_raw_value+0x1c>
    }
    return 0;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr
 8006374:	200002a4 	.word	0x200002a4

08006378 <hal_adc3_get_raw_value>:

uint16_t hal_adc3_get_raw_value(void)
{
 8006378:	b480      	push	{r7}
 800637a:	af00      	add	r7, sp, #0
	return (uint16_t)adc3_dma_buffer;
 800637c:	4b03      	ldr	r3, [pc, #12]	@ (800638c <hal_adc3_get_raw_value+0x14>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	b29b      	uxth	r3, r3
}
 8006382:	4618      	mov	r0, r3
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr
 800638c:	200002ac 	.word	0x200002ac

08006390 <hal_gpio_read_hall_sensors>:

void hal_gpio_init(void) {
	MX_GPIO_Init();
}

uint8_t hal_gpio_read_hall_sensors(void) {
 8006390:	b580      	push	{r7, lr}
 8006392:	b082      	sub	sp, #8
 8006394:	af00      	add	r7, sp, #0
	uint8_t hall_state = 0U;
 8006396:	2300      	movs	r3, #0
 8006398:	71fb      	strb	r3, [r7, #7]
	hall_state |= HAL_GPIO_ReadPin(HALL_SENSOR_U_GPIO_Port, HALL_SENSOR_U_Pin) << 2;
 800639a:	2101      	movs	r1, #1
 800639c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80063a0:	f7fc ff24 	bl	80031ec <HAL_GPIO_ReadPin>
 80063a4:	4603      	mov	r3, r0
 80063a6:	009b      	lsls	r3, r3, #2
 80063a8:	b25a      	sxtb	r2, r3
 80063aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063ae:	4313      	orrs	r3, r2
 80063b0:	b25b      	sxtb	r3, r3
 80063b2:	71fb      	strb	r3, [r7, #7]
	hall_state |= HAL_GPIO_ReadPin(HALL_SENSOR_V_GPIO_Port, HALL_SENSOR_V_Pin) << 1;
 80063b4:	2102      	movs	r1, #2
 80063b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80063ba:	f7fc ff17 	bl	80031ec <HAL_GPIO_ReadPin>
 80063be:	4603      	mov	r3, r0
 80063c0:	005b      	lsls	r3, r3, #1
 80063c2:	b25a      	sxtb	r2, r3
 80063c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063c8:	4313      	orrs	r3, r2
 80063ca:	b25b      	sxtb	r3, r3
 80063cc:	71fb      	strb	r3, [r7, #7]
	hall_state |= HAL_GPIO_ReadPin(HALL_SENSOR_W_GPIO_Port, HALL_SENSOR_W_Pin) << 0;
 80063ce:	2104      	movs	r1, #4
 80063d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80063d4:	f7fc ff0a 	bl	80031ec <HAL_GPIO_ReadPin>
 80063d8:	4603      	mov	r3, r0
 80063da:	b25a      	sxtb	r2, r3
 80063dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	b25b      	sxtb	r3, r3
 80063e4:	71fb      	strb	r3, [r7, #7]

	return hall_state & 0x07U;
 80063e6:	79fb      	ldrb	r3, [r7, #7]
 80063e8:	f003 0307 	and.w	r3, r3, #7
 80063ec:	b2db      	uxtb	r3, r3
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3708      	adds	r7, #8
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
	...

080063f8 <hal_gpio_read_brake>:

bool hal_gpio_read_brake(void) {
 80063f8:	b580      	push	{r7, lr}
 80063fa:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(BRAKE_BUTTON_GPIO_Port, BRAKE_BUTTON_Pin);
 80063fc:	2120      	movs	r1, #32
 80063fe:	4805      	ldr	r0, [pc, #20]	@ (8006414 <hal_gpio_read_brake+0x1c>)
 8006400:	f7fc fef4 	bl	80031ec <HAL_GPIO_ReadPin>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	bf14      	ite	ne
 800640a:	2301      	movne	r3, #1
 800640c:	2300      	moveq	r3, #0
 800640e:	b2db      	uxtb	r3, r3
}
 8006410:	4618      	mov	r0, r3
 8006412:	bd80      	pop	{r7, pc}
 8006414:	48000400 	.word	0x48000400

08006418 <hal_gpio_read_direction>:

bool hal_gpio_read_direction(void) {
 8006418:	b580      	push	{r7, lr}
 800641a:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(DIRECTION_BUTTON_GPIO_Port, DIRECTION_BUTTON_Pin);
 800641c:	2108      	movs	r1, #8
 800641e:	4805      	ldr	r0, [pc, #20]	@ (8006434 <hal_gpio_read_direction+0x1c>)
 8006420:	f7fc fee4 	bl	80031ec <HAL_GPIO_ReadPin>
 8006424:	4603      	mov	r3, r0
 8006426:	2b00      	cmp	r3, #0
 8006428:	bf14      	ite	ne
 800642a:	2301      	movne	r3, #1
 800642c:	2300      	moveq	r3, #0
 800642e:	b2db      	uxtb	r3, r3
}
 8006430:	4618      	mov	r0, r3
 8006432:	bd80      	pop	{r7, pc}
 8006434:	48000400 	.word	0x48000400

08006438 <hal_timer1_pwm_start>:
{
	MX_TIM1_Init();
}

void hal_timer1_pwm_start(uint8_t channel)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b082      	sub	sp, #8
 800643c:	af00      	add	r7, sp, #0
 800643e:	4603      	mov	r3, r0
 8006440:	71fb      	strb	r3, [r7, #7]
    if (channel >= HAL_PWM_CH_COUNT) {
 8006442:	79fb      	ldrb	r3, [r7, #7]
 8006444:	2b02      	cmp	r3, #2
 8006446:	d824      	bhi.n	8006492 <hal_timer1_pwm_start+0x5a>
        return;
    }

    switch (channel) {
 8006448:	79fb      	ldrb	r3, [r7, #7]
 800644a:	2b02      	cmp	r3, #2
 800644c:	d018      	beq.n	8006480 <hal_timer1_pwm_start+0x48>
 800644e:	2b02      	cmp	r3, #2
 8006450:	dc20      	bgt.n	8006494 <hal_timer1_pwm_start+0x5c>
 8006452:	2b00      	cmp	r3, #0
 8006454:	d002      	beq.n	800645c <hal_timer1_pwm_start+0x24>
 8006456:	2b01      	cmp	r3, #1
 8006458:	d009      	beq.n	800646e <hal_timer1_pwm_start+0x36>
 800645a:	e01b      	b.n	8006494 <hal_timer1_pwm_start+0x5c>
        case HAL_PWM_CH_U:
            HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800645c:	2100      	movs	r1, #0
 800645e:	480f      	ldr	r0, [pc, #60]	@ (800649c <hal_timer1_pwm_start+0x64>)
 8006460:	f7fe fba0 	bl	8004ba4 <HAL_TIM_PWM_Start>
            HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8006464:	2100      	movs	r1, #0
 8006466:	480d      	ldr	r0, [pc, #52]	@ (800649c <hal_timer1_pwm_start+0x64>)
 8006468:	f7ff fcee 	bl	8005e48 <HAL_TIMEx_PWMN_Start>
            break;
 800646c:	e012      	b.n	8006494 <hal_timer1_pwm_start+0x5c>
        case HAL_PWM_CH_V:
            HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800646e:	2104      	movs	r1, #4
 8006470:	480a      	ldr	r0, [pc, #40]	@ (800649c <hal_timer1_pwm_start+0x64>)
 8006472:	f7fe fb97 	bl	8004ba4 <HAL_TIM_PWM_Start>
            HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8006476:	2104      	movs	r1, #4
 8006478:	4808      	ldr	r0, [pc, #32]	@ (800649c <hal_timer1_pwm_start+0x64>)
 800647a:	f7ff fce5 	bl	8005e48 <HAL_TIMEx_PWMN_Start>
            break;
 800647e:	e009      	b.n	8006494 <hal_timer1_pwm_start+0x5c>
        case HAL_PWM_CH_W:
            HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8006480:	2108      	movs	r1, #8
 8006482:	4806      	ldr	r0, [pc, #24]	@ (800649c <hal_timer1_pwm_start+0x64>)
 8006484:	f7fe fb8e 	bl	8004ba4 <HAL_TIM_PWM_Start>
            HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8006488:	2108      	movs	r1, #8
 800648a:	4804      	ldr	r0, [pc, #16]	@ (800649c <hal_timer1_pwm_start+0x64>)
 800648c:	f7ff fcdc 	bl	8005e48 <HAL_TIMEx_PWMN_Start>
            break;
 8006490:	e000      	b.n	8006494 <hal_timer1_pwm_start+0x5c>
        return;
 8006492:	bf00      	nop
    }
}
 8006494:	3708      	adds	r7, #8
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	20000208 	.word	0x20000208

080064a0 <hal_timer1_pwm_stop>:

void hal_timer1_pwm_stop(uint8_t channel)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	4603      	mov	r3, r0
 80064a8:	71fb      	strb	r3, [r7, #7]
    if (channel >= HAL_PWM_CH_COUNT) {
 80064aa:	79fb      	ldrb	r3, [r7, #7]
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d824      	bhi.n	80064fa <hal_timer1_pwm_stop+0x5a>
        return;
    }

    switch (channel) {
 80064b0:	79fb      	ldrb	r3, [r7, #7]
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d018      	beq.n	80064e8 <hal_timer1_pwm_stop+0x48>
 80064b6:	2b02      	cmp	r3, #2
 80064b8:	dc20      	bgt.n	80064fc <hal_timer1_pwm_stop+0x5c>
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d002      	beq.n	80064c4 <hal_timer1_pwm_stop+0x24>
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d009      	beq.n	80064d6 <hal_timer1_pwm_stop+0x36>
 80064c2:	e01b      	b.n	80064fc <hal_timer1_pwm_stop+0x5c>
        case HAL_PWM_CH_U:
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80064c4:	2100      	movs	r1, #0
 80064c6:	480f      	ldr	r0, [pc, #60]	@ (8006504 <hal_timer1_pwm_stop+0x64>)
 80064c8:	f7fe fc6c 	bl	8004da4 <HAL_TIM_PWM_Stop>
            HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 80064cc:	2100      	movs	r1, #0
 80064ce:	480d      	ldr	r0, [pc, #52]	@ (8006504 <hal_timer1_pwm_stop+0x64>)
 80064d0:	f7ff fd6e 	bl	8005fb0 <HAL_TIMEx_PWMN_Stop>
            break;
 80064d4:	e012      	b.n	80064fc <hal_timer1_pwm_stop+0x5c>
        case HAL_PWM_CH_V:
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80064d6:	2104      	movs	r1, #4
 80064d8:	480a      	ldr	r0, [pc, #40]	@ (8006504 <hal_timer1_pwm_stop+0x64>)
 80064da:	f7fe fc63 	bl	8004da4 <HAL_TIM_PWM_Stop>
            HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 80064de:	2104      	movs	r1, #4
 80064e0:	4808      	ldr	r0, [pc, #32]	@ (8006504 <hal_timer1_pwm_stop+0x64>)
 80064e2:	f7ff fd65 	bl	8005fb0 <HAL_TIMEx_PWMN_Stop>
            break;
 80064e6:	e009      	b.n	80064fc <hal_timer1_pwm_stop+0x5c>
        case HAL_PWM_CH_W:
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80064e8:	2108      	movs	r1, #8
 80064ea:	4806      	ldr	r0, [pc, #24]	@ (8006504 <hal_timer1_pwm_stop+0x64>)
 80064ec:	f7fe fc5a 	bl	8004da4 <HAL_TIM_PWM_Stop>
            HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 80064f0:	2108      	movs	r1, #8
 80064f2:	4804      	ldr	r0, [pc, #16]	@ (8006504 <hal_timer1_pwm_stop+0x64>)
 80064f4:	f7ff fd5c 	bl	8005fb0 <HAL_TIMEx_PWMN_Stop>
            break;
 80064f8:	e000      	b.n	80064fc <hal_timer1_pwm_stop+0x5c>
        return;
 80064fa:	bf00      	nop
    }
}
 80064fc:	3708      	adds	r7, #8
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
 8006502:	bf00      	nop
 8006504:	20000208 	.word	0x20000208

08006508 <hal_timer1_set_duty>:

void hal_timer1_set_duty(uint8_t channel, uint16_t duty)
{
 8006508:	b480      	push	{r7}
 800650a:	b083      	sub	sp, #12
 800650c:	af00      	add	r7, sp, #0
 800650e:	4603      	mov	r3, r0
 8006510:	460a      	mov	r2, r1
 8006512:	71fb      	strb	r3, [r7, #7]
 8006514:	4613      	mov	r3, r2
 8006516:	80bb      	strh	r3, [r7, #4]
    if (channel >= HAL_PWM_CH_COUNT) {
 8006518:	79fb      	ldrb	r3, [r7, #7]
 800651a:	2b02      	cmp	r3, #2
 800651c:	d81d      	bhi.n	800655a <hal_timer1_set_duty+0x52>
        return;
    }

    pwm_duty[channel] = duty;
 800651e:	79fb      	ldrb	r3, [r7, #7]
 8006520:	4911      	ldr	r1, [pc, #68]	@ (8006568 <hal_timer1_set_duty+0x60>)
 8006522:	88ba      	ldrh	r2, [r7, #4]
 8006524:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    switch (channel) {
 8006528:	79fb      	ldrb	r3, [r7, #7]
 800652a:	2b02      	cmp	r3, #2
 800652c:	d010      	beq.n	8006550 <hal_timer1_set_duty+0x48>
 800652e:	2b02      	cmp	r3, #2
 8006530:	dc14      	bgt.n	800655c <hal_timer1_set_duty+0x54>
 8006532:	2b00      	cmp	r3, #0
 8006534:	d002      	beq.n	800653c <hal_timer1_set_duty+0x34>
 8006536:	2b01      	cmp	r3, #1
 8006538:	d005      	beq.n	8006546 <hal_timer1_set_duty+0x3e>
 800653a:	e00f      	b.n	800655c <hal_timer1_set_duty+0x54>
        case HAL_PWM_CH_U:
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty);
 800653c:	4b0b      	ldr	r3, [pc, #44]	@ (800656c <hal_timer1_set_duty+0x64>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	88ba      	ldrh	r2, [r7, #4]
 8006542:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8006544:	e00a      	b.n	800655c <hal_timer1_set_duty+0x54>
        case HAL_PWM_CH_V:
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, duty);
 8006546:	4b09      	ldr	r3, [pc, #36]	@ (800656c <hal_timer1_set_duty+0x64>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	88ba      	ldrh	r2, [r7, #4]
 800654c:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 800654e:	e005      	b.n	800655c <hal_timer1_set_duty+0x54>
        case HAL_PWM_CH_W:
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, duty);
 8006550:	4b06      	ldr	r3, [pc, #24]	@ (800656c <hal_timer1_set_duty+0x64>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	88ba      	ldrh	r2, [r7, #4]
 8006556:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 8006558:	e000      	b.n	800655c <hal_timer1_set_duty+0x54>
        return;
 800655a:	bf00      	nop
    }
}
 800655c:	370c      	adds	r7, #12
 800655e:	46bd      	mov	sp, r7
 8006560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006564:	4770      	bx	lr
 8006566:	bf00      	nop
 8006568:	200002b0 	.word	0x200002b0
 800656c:	20000208 	.word	0x20000208

08006570 <hal_timer1_get_arr>:
{
    __HAL_TIM_SET_AUTORELOAD(&htim1, arr);
}

uint16_t hal_timer1_get_arr(void)
{
 8006570:	b480      	push	{r7}
 8006572:	af00      	add	r7, sp, #0
    return __HAL_TIM_GET_AUTORELOAD(&htim1);
 8006574:	4b04      	ldr	r3, [pc, #16]	@ (8006588 <hal_timer1_get_arr+0x18>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800657a:	b29b      	uxth	r3, r3
}
 800657c:	4618      	mov	r0, r3
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr
 8006586:	bf00      	nop
 8006588:	20000208 	.word	0x20000208

0800658c <hal_timer2_input_capture_start>:
{
	MX_TIM2_Init();
}

void hal_timer2_input_capture_start(void)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	af00      	add	r7, sp, #0
    HAL_TIMEx_HallSensor_Start_IT(&htim2);
 8006590:	4802      	ldr	r0, [pc, #8]	@ (800659c <hal_timer2_input_capture_start+0x10>)
 8006592:	f7ff fbc9 	bl	8005d28 <HAL_TIMEx_HallSensor_Start_IT>
}
 8006596:	bf00      	nop
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	20000254 	.word	0x20000254

080065a0 <hal_timer2_get_capture_value>:
{
    HAL_TIMEx_HallSensor_Stop_IT(&htim2);
}

uint32_t hal_timer2_get_capture_value(void)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	af00      	add	r7, sp, #0
    return HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 80065a4:	2100      	movs	r1, #0
 80065a6:	4803      	ldr	r0, [pc, #12]	@ (80065b4 <hal_timer2_get_capture_value+0x14>)
 80065a8:	f7fe fea8 	bl	80052fc <HAL_TIM_ReadCapturedValue>
 80065ac:	4603      	mov	r3, r0
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	20000254 	.word	0x20000254

080065b8 <median3>:
} adc_filter_t;

static adc_filter_t adc_filter;

static inline uint16_t median3(uint16_t a, uint16_t b, uint16_t c)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	4603      	mov	r3, r0
 80065c0:	80fb      	strh	r3, [r7, #6]
 80065c2:	460b      	mov	r3, r1
 80065c4:	80bb      	strh	r3, [r7, #4]
 80065c6:	4613      	mov	r3, r2
 80065c8:	807b      	strh	r3, [r7, #2]
    if (a > b) {
 80065ca:	88fa      	ldrh	r2, [r7, #6]
 80065cc:	88bb      	ldrh	r3, [r7, #4]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d90d      	bls.n	80065ee <median3+0x36>
        if (b > c) return b;
 80065d2:	88ba      	ldrh	r2, [r7, #4]
 80065d4:	887b      	ldrh	r3, [r7, #2]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d901      	bls.n	80065de <median3+0x26>
 80065da:	88bb      	ldrh	r3, [r7, #4]
 80065dc:	e014      	b.n	8006608 <median3+0x50>
        else if (a > c) return c;
 80065de:	88fa      	ldrh	r2, [r7, #6]
 80065e0:	887b      	ldrh	r3, [r7, #2]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d901      	bls.n	80065ea <median3+0x32>
 80065e6:	887b      	ldrh	r3, [r7, #2]
 80065e8:	e00e      	b.n	8006608 <median3+0x50>
        else return a;
 80065ea:	88fb      	ldrh	r3, [r7, #6]
 80065ec:	e00c      	b.n	8006608 <median3+0x50>
    } else {
        if (a > c) return a;
 80065ee:	88fa      	ldrh	r2, [r7, #6]
 80065f0:	887b      	ldrh	r3, [r7, #2]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d901      	bls.n	80065fa <median3+0x42>
 80065f6:	88fb      	ldrh	r3, [r7, #6]
 80065f8:	e006      	b.n	8006608 <median3+0x50>
        else if (b > c) return c;
 80065fa:	88ba      	ldrh	r2, [r7, #4]
 80065fc:	887b      	ldrh	r3, [r7, #2]
 80065fe:	429a      	cmp	r2, r3
 8006600:	d901      	bls.n	8006606 <median3+0x4e>
 8006602:	887b      	ldrh	r3, [r7, #2]
 8006604:	e000      	b.n	8006608 <median3+0x50>
        else return b;
 8006606:	88bb      	ldrh	r3, [r7, #4]
    }
}
 8006608:	4618      	mov	r0, r3
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <adc_filter_init>:

void adc_filter_init(adc_filter_t *f)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b082      	sub	sp, #8
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
    memset(f, 0, sizeof(adc_filter_t));
 800661c:	2218      	movs	r2, #24
 800661e:	2100      	movs	r1, #0
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f000 f89b 	bl	800675c <memset>
}
 8006626:	bf00      	nop
 8006628:	3708      	adds	r7, #8
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}

0800662e <adc_filter_process>:
 * adc_raw: ADC'den gelen ham 12-bit deer
 * return : Filtrelenmi ve znrl artrlm deer
 *          (ADC birimi, lekleme yaplmam)
 */
uint16_t adc_filter_process(adc_filter_t *f, uint16_t adc_raw)
{
 800662e:	b580      	push	{r7, lr}
 8006630:	b084      	sub	sp, #16
 8006632:	af00      	add	r7, sp, #0
 8006634:	6078      	str	r0, [r7, #4]
 8006636:	460b      	mov	r3, r1
 8006638:	807b      	strh	r3, [r7, #2]
    /* ========== OVERSAMPLING ========== */
    f->acc += adc_raw;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	887b      	ldrh	r3, [r7, #2]
 8006640:	441a      	add	r2, r3
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	601a      	str	r2, [r3, #0]
    f->cnt++;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	791b      	ldrb	r3, [r3, #4]
 800664a:	3301      	adds	r3, #1
 800664c:	b2da      	uxtb	r2, r3
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	711a      	strb	r2, [r3, #4]

    if (f->cnt < OVERSAMPLE_FACTOR)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	791b      	ldrb	r3, [r3, #4]
 8006656:	2b0f      	cmp	r3, #15
 8006658:	d802      	bhi.n	8006660 <adc_filter_process+0x32>
    {
        /* Henz yeni oversampled deer yok  son geerli deeri dn */
        return f->last_output;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	8adb      	ldrh	r3, [r3, #22]
 800665e:	e05a      	b.n	8006716 <adc_filter_process+0xe8>
    }

    uint16_t os = (uint16_t)(f->acc >> OVERSAMPLE_SHIFT);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	091b      	lsrs	r3, r3, #4
 8006666:	81fb      	strh	r3, [r7, #14]

    f->acc = 0;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	601a      	str	r2, [r3, #0]
    f->cnt = 0;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	711a      	strb	r2, [r3, #4]

    /* ========== MEDIAN FILTER ========== */
    f->med_buf[f->med_idx++] = os;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	7b1b      	ldrb	r3, [r3, #12]
 8006678:	1c5a      	adds	r2, r3, #1
 800667a:	b2d1      	uxtb	r1, r2
 800667c:	687a      	ldr	r2, [r7, #4]
 800667e:	7311      	strb	r1, [r2, #12]
 8006680:	687a      	ldr	r2, [r7, #4]
 8006682:	005b      	lsls	r3, r3, #1
 8006684:	4413      	add	r3, r2
 8006686:	89fa      	ldrh	r2, [r7, #14]
 8006688:	80da      	strh	r2, [r3, #6]
    if (f->med_idx >= MEDIAN_SIZE)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	7b1b      	ldrb	r3, [r3, #12]
 800668e:	2b02      	cmp	r3, #2
 8006690:	d902      	bls.n	8006698 <adc_filter_process+0x6a>
        f->med_idx = 0;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2200      	movs	r2, #0
 8006696:	731a      	strb	r2, [r3, #12]

    if (f->med_filled < MEDIAN_SIZE)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	7b5b      	ldrb	r3, [r3, #13]
 800669c:	2b02      	cmp	r3, #2
 800669e:	d80a      	bhi.n	80066b6 <adc_filter_process+0x88>
    {
        f->med_filled++;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	7b5b      	ldrb	r3, [r3, #13]
 80066a4:	3301      	adds	r3, #1
 80066a6:	b2da      	uxtb	r2, r3
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	735a      	strb	r2, [r3, #13]
        f->last_output = os;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	89fa      	ldrh	r2, [r7, #14]
 80066b0:	82da      	strh	r2, [r3, #22]
        return os;
 80066b2:	89fb      	ldrh	r3, [r7, #14]
 80066b4:	e02f      	b.n	8006716 <adc_filter_process+0xe8>
    }

    uint16_t med = median3(
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	88d8      	ldrh	r0, [r3, #6]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	8919      	ldrh	r1, [r3, #8]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	895b      	ldrh	r3, [r3, #10]
 80066c2:	461a      	mov	r2, r3
 80066c4:	f7ff ff78 	bl	80065b8 <median3>
 80066c8:	4603      	mov	r3, r0
 80066ca:	81bb      	strh	r3, [r7, #12]
        f->med_buf[1],
        f->med_buf[2]
    );

    /* ========== EMA FILTER ========== */
    if (!f->ema_init)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	7d1b      	ldrb	r3, [r3, #20]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d107      	bne.n	80066e4 <adc_filter_process+0xb6>
    {
        f->ema_q15 = ((int32_t)med) << 15;
 80066d4:	89bb      	ldrh	r3, [r7, #12]
 80066d6:	03da      	lsls	r2, r3, #15
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	611a      	str	r2, [r3, #16]
        f->ema_init = 1;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	751a      	strb	r2, [r3, #20]
 80066e2:	e010      	b.n	8006706 <adc_filter_process+0xd8>
    }
    else
    {
        int32_t in_q15 = ((int32_t)med) << 15;
 80066e4:	89bb      	ldrh	r3, [r7, #12]
 80066e6:	03db      	lsls	r3, r3, #15
 80066e8:	60bb      	str	r3, [r7, #8]
        f->ema_q15 +=
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	691a      	ldr	r2, [r3, #16]
            (EMA_ALPHA_Q15 * (in_q15 - f->ema_q15)) >> 15;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	68b9      	ldr	r1, [r7, #8]
 80066f4:	1acb      	subs	r3, r1, r3
 80066f6:	f640 41cd 	movw	r1, #3277	@ 0xccd
 80066fa:	fb01 f303 	mul.w	r3, r1, r3
 80066fe:	13db      	asrs	r3, r3, #15
        f->ema_q15 +=
 8006700:	441a      	add	r2, r3
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	611a      	str	r2, [r3, #16]
    }

    f->last_output = (uint16_t)(f->ema_q15 >> 15);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	691b      	ldr	r3, [r3, #16]
 800670a:	13db      	asrs	r3, r3, #15
 800670c:	b29a      	uxth	r2, r3
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	82da      	strh	r2, [r3, #22]
    return f->last_output;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	8adb      	ldrh	r3, [r3, #22]
}
 8006716:	4618      	mov	r0, r3
 8006718:	3710      	adds	r7, #16
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
	...

08006720 <app_init>:

void app_init(void)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	af00      	add	r7, sp, #0
    adc_filter_init(&adc_filter);
 8006724:	4802      	ldr	r0, [pc, #8]	@ (8006730 <app_init+0x10>)
 8006726:	f7ff ff75 	bl	8006614 <adc_filter_init>
}
 800672a:	bf00      	nop
 800672c:	bd80      	pop	{r7, pc}
 800672e:	bf00      	nop
 8006730:	200002b8 	.word	0x200002b8

08006734 <adc_callback>:

uint16_t adc_callback(uint16_t adc_raw)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
 800673a:	4603      	mov	r3, r0
 800673c:	80fb      	strh	r3, [r7, #6]
    uint16_t value;

    value = adc_filter_process(&adc_filter, adc_raw);
 800673e:	88fb      	ldrh	r3, [r7, #6]
 8006740:	4619      	mov	r1, r3
 8006742:	4805      	ldr	r0, [pc, #20]	@ (8006758 <adc_callback+0x24>)
 8006744:	f7ff ff73 	bl	800662e <adc_filter_process>
 8006748:	4603      	mov	r3, r0
 800674a:	81fb      	strh	r3, [r7, #14]

    return value;
 800674c:	89fb      	ldrh	r3, [r7, #14]
    /* value:
       - ASLA 0 diye bo dnmez
       - Spike yok
       - Grlts bastrlm
       - ~14 bit efektif znrlk */
}
 800674e:	4618      	mov	r0, r3
 8006750:	3710      	adds	r7, #16
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
 8006756:	bf00      	nop
 8006758:	200002b8 	.word	0x200002b8

0800675c <memset>:
 800675c:	4402      	add	r2, r0
 800675e:	4603      	mov	r3, r0
 8006760:	4293      	cmp	r3, r2
 8006762:	d100      	bne.n	8006766 <memset+0xa>
 8006764:	4770      	bx	lr
 8006766:	f803 1b01 	strb.w	r1, [r3], #1
 800676a:	e7f9      	b.n	8006760 <memset+0x4>

0800676c <__errno>:
 800676c:	4b01      	ldr	r3, [pc, #4]	@ (8006774 <__errno+0x8>)
 800676e:	6818      	ldr	r0, [r3, #0]
 8006770:	4770      	bx	lr
 8006772:	bf00      	nop
 8006774:	2000000c 	.word	0x2000000c

08006778 <__libc_init_array>:
 8006778:	b570      	push	{r4, r5, r6, lr}
 800677a:	4d0d      	ldr	r5, [pc, #52]	@ (80067b0 <__libc_init_array+0x38>)
 800677c:	4c0d      	ldr	r4, [pc, #52]	@ (80067b4 <__libc_init_array+0x3c>)
 800677e:	1b64      	subs	r4, r4, r5
 8006780:	10a4      	asrs	r4, r4, #2
 8006782:	2600      	movs	r6, #0
 8006784:	42a6      	cmp	r6, r4
 8006786:	d109      	bne.n	800679c <__libc_init_array+0x24>
 8006788:	4d0b      	ldr	r5, [pc, #44]	@ (80067b8 <__libc_init_array+0x40>)
 800678a:	4c0c      	ldr	r4, [pc, #48]	@ (80067bc <__libc_init_array+0x44>)
 800678c:	f000 f93e 	bl	8006a0c <_init>
 8006790:	1b64      	subs	r4, r4, r5
 8006792:	10a4      	asrs	r4, r4, #2
 8006794:	2600      	movs	r6, #0
 8006796:	42a6      	cmp	r6, r4
 8006798:	d105      	bne.n	80067a6 <__libc_init_array+0x2e>
 800679a:	bd70      	pop	{r4, r5, r6, pc}
 800679c:	f855 3b04 	ldr.w	r3, [r5], #4
 80067a0:	4798      	blx	r3
 80067a2:	3601      	adds	r6, #1
 80067a4:	e7ee      	b.n	8006784 <__libc_init_array+0xc>
 80067a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80067aa:	4798      	blx	r3
 80067ac:	3601      	adds	r6, #1
 80067ae:	e7f2      	b.n	8006796 <__libc_init_array+0x1e>
 80067b0:	08006a90 	.word	0x08006a90
 80067b4:	08006a90 	.word	0x08006a90
 80067b8:	08006a90 	.word	0x08006a90
 80067bc:	08006a94 	.word	0x08006a94

080067c0 <logf>:
 80067c0:	b508      	push	{r3, lr}
 80067c2:	ed2d 8b02 	vpush	{d8}
 80067c6:	eeb0 8a40 	vmov.f32	s16, s0
 80067ca:	f000 f82d 	bl	8006828 <__ieee754_logf>
 80067ce:	eeb4 8a48 	vcmp.f32	s16, s16
 80067d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067d6:	d60f      	bvs.n	80067f8 <logf+0x38>
 80067d8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80067dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067e0:	dc0a      	bgt.n	80067f8 <logf+0x38>
 80067e2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80067e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067ea:	d108      	bne.n	80067fe <logf+0x3e>
 80067ec:	f7ff ffbe 	bl	800676c <__errno>
 80067f0:	2322      	movs	r3, #34	@ 0x22
 80067f2:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8006814 <logf+0x54>
 80067f6:	6003      	str	r3, [r0, #0]
 80067f8:	ecbd 8b02 	vpop	{d8}
 80067fc:	bd08      	pop	{r3, pc}
 80067fe:	f7ff ffb5 	bl	800676c <__errno>
 8006802:	ecbd 8b02 	vpop	{d8}
 8006806:	2321      	movs	r3, #33	@ 0x21
 8006808:	6003      	str	r3, [r0, #0]
 800680a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800680e:	4802      	ldr	r0, [pc, #8]	@ (8006818 <logf+0x58>)
 8006810:	f000 b804 	b.w	800681c <nanf>
 8006814:	ff800000 	.word	0xff800000
 8006818:	08006a8c 	.word	0x08006a8c

0800681c <nanf>:
 800681c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006824 <nanf+0x8>
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	7fc00000 	.word	0x7fc00000

08006828 <__ieee754_logf>:
 8006828:	ee10 3a10 	vmov	r3, s0
 800682c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8006830:	d106      	bne.n	8006840 <__ieee754_logf+0x18>
 8006832:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80069cc <__ieee754_logf+0x1a4>
 8006836:	eddf 7a66 	vldr	s15, [pc, #408]	@ 80069d0 <__ieee754_logf+0x1a8>
 800683a:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800683e:	4770      	bx	lr
 8006840:	2b00      	cmp	r3, #0
 8006842:	461a      	mov	r2, r3
 8006844:	da02      	bge.n	800684c <__ieee754_logf+0x24>
 8006846:	ee30 7a40 	vsub.f32	s14, s0, s0
 800684a:	e7f4      	b.n	8006836 <__ieee754_logf+0xe>
 800684c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006850:	db02      	blt.n	8006858 <__ieee754_logf+0x30>
 8006852:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006856:	4770      	bx	lr
 8006858:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800685c:	bfb8      	it	lt
 800685e:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 80069d4 <__ieee754_logf+0x1ac>
 8006862:	485d      	ldr	r0, [pc, #372]	@ (80069d8 <__ieee754_logf+0x1b0>)
 8006864:	bfbe      	ittt	lt
 8006866:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800686a:	f06f 0118 	mvnlt.w	r1, #24
 800686e:	ee17 2a90 	vmovlt	r2, s15
 8006872:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8006876:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800687a:	4410      	add	r0, r2
 800687c:	bfa8      	it	ge
 800687e:	2100      	movge	r1, #0
 8006880:	3b7f      	subs	r3, #127	@ 0x7f
 8006882:	440b      	add	r3, r1
 8006884:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 8006888:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800688c:	4311      	orrs	r1, r2
 800688e:	ee00 1a10 	vmov	s0, r1
 8006892:	4952      	ldr	r1, [pc, #328]	@ (80069dc <__ieee754_logf+0x1b4>)
 8006894:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 8006898:	f102 000f 	add.w	r0, r2, #15
 800689c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80068a0:	4001      	ands	r1, r0
 80068a2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80068a6:	bb89      	cbnz	r1, 800690c <__ieee754_logf+0xe4>
 80068a8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80068ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068b0:	d10f      	bne.n	80068d2 <__ieee754_logf+0xaa>
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	f000 8087 	beq.w	80069c6 <__ieee754_logf+0x19e>
 80068b8:	ee07 3a90 	vmov	s15, r3
 80068bc:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 80069e0 <__ieee754_logf+0x1b8>
 80068c0:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80069e4 <__ieee754_logf+0x1bc>
 80068c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80068c8:	ee27 0a80 	vmul.f32	s0, s15, s0
 80068cc:	eea7 0a87 	vfma.f32	s0, s15, s14
 80068d0:	4770      	bx	lr
 80068d2:	eddf 6a45 	vldr	s13, [pc, #276]	@ 80069e8 <__ieee754_logf+0x1c0>
 80068d6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80068da:	eee0 7a66 	vfms.f32	s15, s0, s13
 80068de:	ee20 7a00 	vmul.f32	s14, s0, s0
 80068e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80068e6:	b913      	cbnz	r3, 80068ee <__ieee754_logf+0xc6>
 80068e8:	ee30 0a47 	vsub.f32	s0, s0, s14
 80068ec:	4770      	bx	lr
 80068ee:	ee07 3a90 	vmov	s15, r3
 80068f2:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80069e0 <__ieee754_logf+0x1b8>
 80068f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80068fa:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80068fe:	ee37 0a40 	vsub.f32	s0, s14, s0
 8006902:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80069e4 <__ieee754_logf+0x1bc>
 8006906:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800690a:	4770      	bx	lr
 800690c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8006910:	ee70 7a27 	vadd.f32	s15, s0, s15
 8006914:	eddf 5a35 	vldr	s11, [pc, #212]	@ 80069ec <__ieee754_logf+0x1c4>
 8006918:	eddf 4a35 	vldr	s9, [pc, #212]	@ 80069f0 <__ieee754_logf+0x1c8>
 800691c:	4935      	ldr	r1, [pc, #212]	@ (80069f4 <__ieee754_logf+0x1cc>)
 800691e:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8006922:	4411      	add	r1, r2
 8006924:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 8006928:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800692c:	430a      	orrs	r2, r1
 800692e:	2a00      	cmp	r2, #0
 8006930:	ee07 3a90 	vmov	s15, r3
 8006934:	ee26 5a06 	vmul.f32	s10, s12, s12
 8006938:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800693c:	ee25 7a05 	vmul.f32	s14, s10, s10
 8006940:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 80069f8 <__ieee754_logf+0x1d0>
 8006944:	eee7 7a25 	vfma.f32	s15, s14, s11
 8006948:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80069fc <__ieee754_logf+0x1d4>
 800694c:	eee7 5a87 	vfma.f32	s11, s15, s14
 8006950:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8006a00 <__ieee754_logf+0x1d8>
 8006954:	eee7 7a24 	vfma.f32	s15, s14, s9
 8006958:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 8006a04 <__ieee754_logf+0x1dc>
 800695c:	eee7 4a87 	vfma.f32	s9, s15, s14
 8006960:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8006a08 <__ieee754_logf+0x1e0>
 8006964:	eee4 7a87 	vfma.f32	s15, s9, s14
 8006968:	ee67 7a85 	vmul.f32	s15, s15, s10
 800696c:	eee5 7a87 	vfma.f32	s15, s11, s14
 8006970:	dd1a      	ble.n	80069a8 <__ieee754_logf+0x180>
 8006972:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006976:	ee20 7a07 	vmul.f32	s14, s0, s14
 800697a:	ee27 7a00 	vmul.f32	s14, s14, s0
 800697e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006982:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006986:	b913      	cbnz	r3, 800698e <__ieee754_logf+0x166>
 8006988:	ee37 7a67 	vsub.f32	s14, s14, s15
 800698c:	e7ac      	b.n	80068e8 <__ieee754_logf+0xc0>
 800698e:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 80069e0 <__ieee754_logf+0x1b8>
 8006992:	eee6 7a86 	vfma.f32	s15, s13, s12
 8006996:	ee37 7a67 	vsub.f32	s14, s14, s15
 800699a:	ee37 0a40 	vsub.f32	s0, s14, s0
 800699e:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80069e4 <__ieee754_logf+0x1bc>
 80069a2:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 80069a6:	4770      	bx	lr
 80069a8:	ee70 7a67 	vsub.f32	s15, s0, s15
 80069ac:	ee67 7a86 	vmul.f32	s15, s15, s12
 80069b0:	b913      	cbnz	r3, 80069b8 <__ieee754_logf+0x190>
 80069b2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80069b6:	4770      	bx	lr
 80069b8:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80069e0 <__ieee754_logf+0x1b8>
 80069bc:	eee6 7ac7 	vfms.f32	s15, s13, s14
 80069c0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80069c4:	e7eb      	b.n	800699e <__ieee754_logf+0x176>
 80069c6:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 80069d0 <__ieee754_logf+0x1a8>
 80069ca:	4770      	bx	lr
 80069cc:	cc000000 	.word	0xcc000000
 80069d0:	00000000 	.word	0x00000000
 80069d4:	4c000000 	.word	0x4c000000
 80069d8:	004afb20 	.word	0x004afb20
 80069dc:	007ffff0 	.word	0x007ffff0
 80069e0:	3717f7d1 	.word	0x3717f7d1
 80069e4:	3f317180 	.word	0x3f317180
 80069e8:	3eaaaaab 	.word	0x3eaaaaab
 80069ec:	3e1cd04f 	.word	0x3e1cd04f
 80069f0:	3e178897 	.word	0x3e178897
 80069f4:	ffcf5c30 	.word	0xffcf5c30
 80069f8:	3e638e29 	.word	0x3e638e29
 80069fc:	3ecccccd 	.word	0x3ecccccd
 8006a00:	3e3a3325 	.word	0x3e3a3325
 8006a04:	3e924925 	.word	0x3e924925
 8006a08:	3f2aaaab 	.word	0x3f2aaaab

08006a0c <_init>:
 8006a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a0e:	bf00      	nop
 8006a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a12:	bc08      	pop	{r3}
 8006a14:	469e      	mov	lr, r3
 8006a16:	4770      	bx	lr

08006a18 <_fini>:
 8006a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a1a:	bf00      	nop
 8006a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a1e:	bc08      	pop	{r3}
 8006a20:	469e      	mov	lr, r3
 8006a22:	4770      	bx	lr
