block/PWR:
  description: Power control
  items:
  - name: CR1
    description: control register 1
    byte_offset: 0
    fieldset: CR1
  - name: CR2
    description: control register 2
    byte_offset: 4
    fieldset: CR2
  - name: CR3
    description: control register 3
    byte_offset: 8
    fieldset: CR3
  - name: VOSR
    description: voltage scaling register
    byte_offset: 12
    fieldset: VOSR
  - name: SVMCR
    description: supply voltage monitoring control register
    byte_offset: 16
    fieldset: SVMCR
  - name: WUCR1
    description: wakeup control register 1
    byte_offset: 20
    fieldset: WUCR1
  - name: WUCR2
    description: wakeup control register 2
    byte_offset: 24
    fieldset: WUCR2
  - name: WUCR3
    description: wakeup control register 3
    byte_offset: 28
    fieldset: WUCR3
  - name: DBPCR
    description: disable Backup domain register.
    byte_offset: 40
    fieldset: DBPCR
  - name: SECCFGR
    description: security configuration register
    byte_offset: 48
    fieldset: SECCFGR
  - name: PRIVCFGR
    description: privilege control register
    byte_offset: 52
    fieldset: PRIVCFGR
  - name: SR
    description: status register
    byte_offset: 56
    fieldset: SR
  - name: SVMSR
    description: supply voltage monitoring status register
    byte_offset: 60
    fieldset: SVMSR
  - name: WUSR
    description: wakeup status register
    byte_offset: 68
    fieldset: WUSR
  - name: WUSCR
    description: wakeup status clear register
    byte_offset: 72
    fieldset: WUSCR
  - name: IORETENR
    description: port Standby IO retention enable register
    array:
      len: 8
      stride: 8
    byte_offset: 80
    fieldset: IORETENR
  - name: IORETR
    description: port Standby IO retention status register
    array:
      len: 8
      stride: 8
    byte_offset: 84
    fieldset: IORETR
  - name: RADIOSCR
    description: 2.4 GHz RADIO status and control register
    byte_offset: 256
    fieldset: RADIOSCR
  - name: S2RETR
    description: Stop 2 peripheral IOs retention register
    byte_offset: 260
    fieldset: S2RETR
fieldset/CR1:
  description: control register 1.
  fields:
  - name: LPMS
    description: "Low-power mode selection\r These bits select the low-power mode entered when the CPU enters the SleepDeep mode.\r 10x: Standby mode\r others reserved"
    bit_offset: 0
    bit_size: 3
    enum: LPMS
  - name: R2RSB1
    description: "SRAM2 retention in Standby mode\r This bit is used to keep the SRAM2 content in Standby retention mode."
    bit_offset: 5
    bit_size: 1
  - name: ULPMEN
    description: "BOR0 ultra-low-power mode. \r This bit is used to reduce the consumption by configuring the BOR0 in discontinuous mode for Stop 1 and Standby modes. Discontinuous mode is only available when BOR levels 1 to 4 and PVD are disabled.\r Note: This bit must be set to reach the lowest power consumption in the low-power modes.\r Note: This bit must not be set together with autonomous peripherals using HSI as kernel clock.\r Note: When BOR level 1 to 4 or PVD is enabled continuous mode applies independent from ULPMEN."
    bit_offset: 7
    bit_size: 1
  - name: RADIORSB
    description: "2.4 GHz RADIO SRAMs (RXTXRAM and Sequence RAM) and Sleep clock retention in Standby mode.\r This bit is used to keep the 2.4 GHz RADIO SRAMs content in Standby retention mode and the 2.4 GHz RADIO sleep timer counter operational."
    bit_offset: 9
    bit_size: 1
  - name: R1RSB567
    description: "SRAM1 192 KB page 5 to 7 retention in Standby mode\r Used to keep SRAM1 page 5 to 7 content in Standby retention mode."
    bit_offset: 11
    bit_size: 1
  - name: R1RSB
    description: "SRAM1 page X retention in Standby mode\r This bit is used to keep the SRAM1 content in Standby retention mode."
    bit_offset: 12
    bit_size: 1
    array:
      len: 4
      stride: 1
fieldset/CR2:
  description: control register 2.
  fields:
  - name: SRAM1PDS
    description: "SRAM1 page X power-down in Stop modes (Stop 0, 1)\r Note: The SRAM1 retention in Standby mode is controlled by R1RSBX bit in CR1."
    bit_offset: 0
    bit_size: 1
    array:
      len: 4
      stride: 1
    enum: SRAMPDS
  - name: SRAM2PDS1
    description: "SRAM2 power-down in Stop modes (Stop 0, 1)\r Note: The SRAM2 retention in Standby mode is controlled by R2RSB1 bit in CR1."
    bit_offset: 4
    bit_size: 1
    enum: SRAMPDS
  - name: SRAM1PDS567
    description: SRAM1 192KB, page 5 to 7 power-down in Stop modes
    bit_offset: 6
    bit_size: 1
    enum: SRAM1PDS567
  - name: ICRAMPDS
    description: ICACHE SRAM power-down in Stop modes (Stop 0, 1)
    bit_offset: 8
    bit_size: 1
    enum: ICRAMPDS
  - name: PRAMPDS
    description: OTG SRAM power-down in Stop modes.
    bit_offset: 11
    bit_size: 1
    enum: PRAMPDS
  - name: PKARAMPDS
    description: PKA SRAM power-down in Stop modes.
    bit_offset: 12
    bit_size: 1
    enum: PKARAMPDS
  - name: FLASHFWU
    description: "Flash memory fast wakeup from Stop modes (Stop 0, 1)\r This bit is used to obtain the best trade-off between low-power consumption and wakeup time when exiting the Stop 0 or Stop 1 modes.\r When this bit is set, the Flash memory remains in normal mode in Stop 0 and Stop 1 modes, which offers a faster startup time with higher consumption."
    bit_offset: 14
    bit_size: 1
    enum: FLASHFWU
fieldset/CR3:
  description: control register 3.
  fields:
  - name: REGSEL
    description: Regulator selection.
    bit_offset: 1
    bit_size: 1
    enum: REGSEL
  - name: FSTEN
    description: Fast soft start
    bit_offset: 2
    bit_size: 1
    enum: FSTEN
  - name: DIVCLP
    description: Low power mode regulator clock division.
    bit_offset: 4
    bit_size: 3
    enum: DIVCLP
  - name: SELREP
    description: Low power mode regulator replica selection.
    bit_offset: 8
    bit_size: 6
  - name: V11FBSW
    description: V11 feedback switch enable (non user bit).
    bit_offset: 15
    bit_size: 1
    enum: V11FBSW
fieldset/DBPCR:
  description: disable Backup domain register.
  fields:
  - name: DBP
    description: Disable Backup domain write protection In reset state, all registers and SRAM in Backup domain are protected against parasitic write access. This bit must be set to enable the write access to these registers.
    bit_offset: 0
    bit_size: 1
fieldset/IORETENR:
  description: port A Standby IO retention enable register
  fields:
  - name: EN
    description: "Port A Standby GPIO retention enable\r Access can be protected by GPIOA SECy, privilege protection is controlled by SPRIV or NSPRIV.\r When set, each bit enables the Standby GPIO retention feature for PAy"
    bit_offset: 0
    bit_size: 1
    array:
      len: 16
      stride: 1
fieldset/IORETR:
  description: port A Standby IO retention status register
  fields:
  - name: RET
    description: "Port A Standby GPIO retention active\r Access can be protected by GPIOA SECy, privilege protection is controlled by SPRIV or NSPRIV."
    bit_offset: 0
    bit_size: 1
    array:
      len: 16
      stride: 1
fieldset/PRIVCFGR:
  description: privilege control register.
  fields:
  - name: SPRIV
    description: "secure functions privilege configuration\r This bit is set and reset by software.\r It can be written only by a secure privileged access."
    bit_offset: 0
    bit_size: 1
  - name: NSPRIV
    description: "non-secure functions privilege configuration\r This bit is set and reset by software.\r It can be written only by privileged access, secure or non-secure."
    bit_offset: 1
    bit_size: 1
fieldset/RADIOSCR:
  description: '2.'
  fields:
  - name: MODE
    description: "2.4 GHz RADIO operating mode.\r 1x: 2.4 GHz RADIO active mode"
    bit_offset: 0
    bit_size: 2
    enum: MODE
  - name: PHYMODE
    description: 2.4 GHz RADIO PHY operating mode
    bit_offset: 2
    bit_size: 1
    enum: PHYMODE
  - name: ENCMODE
    description: 2.4 GHz RADIO encryption function operating mode
    bit_offset: 3
    bit_size: 1
    enum: ENCMODE
  - name: RFVDDHPA
    description: "2.4 GHz RADIO VDDHPA control word.\r Bits [3:0] see Table 81: PA output power table format for definition.\r Bit [4] rf_event."
    bit_offset: 8
    bit_size: 5
  - name: REGPARDYV11
    description: Ready bit for Vless thansub DDHPAless than/sub voltage level when selecting VDD11 input.
    bit_offset: 14
    bit_size: 1
  - name: REGPARDYVDDRFPA
    description: "Ready bit for V<sub>DDHPA</sub> voltage level when selecting VDDRFPA input.\r Note: REGPARDYVDDRFPA does not allow to detect correct V<sub>DDHPA</sub> voltage level when request to lower the level."
    bit_offset: 15
    bit_size: 1
  - name: REGPASEL
    description: regulator REG_VDDHPA input supply selection.
    bit_offset: 23
    bit_size: 1
    enum: REGPASEL
  - name: REGPABYPEN
    description: regulator REG_VDDHPA bypass enable.
    bit_offset: 24
    bit_size: 1
fieldset/S2RETR:
  description: Stop 2 peripheral IOs retention register.
  fields:
  - name: PTASREN
    description: "PTA output signals Stop 2 mode retention enable\r Access can be secured by GTZC_TZSC PTACONVSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with SPRIV or when non-secure with NSPRIV."
    bit_offset: 0
    bit_size: 1
    enum: PTASREN
  - name: PTASR
    description: "PTA interface output signals state retention in Stop 2 mode active\r Access can be secured by GTZC_TZSC PTACONVSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with SPRIV or when non-secure with NSPRIV."
    bit_offset: 16
    bit_size: 1
    enum: PTASR
fieldset/SECCFGR:
  description: security configuration register.
  fields:
  - name: WUP1SEC
    description: WUP1 secure protection
    bit_offset: 0
    bit_size: 1
    array:
      len: 8
      stride: 1
  - name: LPMSEC
    description: Low-power modes secure protection
    bit_offset: 12
    bit_size: 1
    enum: LPMSEC
  - name: VDMSEC
    description: Voltage detection secure protection
    bit_offset: 13
    bit_size: 1
    enum: VDMSEC
  - name: VBSEC
    description: Backup domain secure protection
    bit_offset: 14
    bit_size: 1
    enum: VBSEC
fieldset/SR:
  description: status register.
  fields:
  - name: CSSF
    description: "Clear Stop and Standby flags\r Access can be secured by LPMSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with SPRIV or when non-secure with NSPRIV.\r Writing 1 to this bit clears the STOPF and SBF flags."
    bit_offset: 0
    bit_size: 1
  - name: STOPF
    description: "Stop flag\r This bit is set by hardware when the device enters a Stop or Standby mode at the same time as the sysclk has been set by hardware to select HSI. It’s cleared by software by writing 1 to the CSSF bit and by hardware when SBF is set."
    bit_offset: 1
    bit_size: 1
  - name: SBF
    description: "Standby flag\r This bit is set by hardware when the device enters the Standby mode and the CPU restart from its reset vector. It’s cleared by writing 1 to the CSSF bit, or by a power-on reset. It is not cleared by the system reset."
    bit_offset: 2
    bit_size: 1
    enum: SBF
  - name: STOP2F
    description: Stop 2 mode peripherals power down flag.
    bit_offset: 3
    bit_size: 1
fieldset/SVMCR:
  description: supply voltage monitoring control register.
  fields:
  - name: PVDE
    description: Programmable voltage detector enable
    bit_offset: 4
    bit_size: 1
  - name: PVDLS
    description: "Programmable voltage detector level selection\r These bits select the voltage threshold detected by the programmable voltage detector:"
    bit_offset: 5
    bit_size: 3
    enum: PVDLS
  - name: USV
    description: VDDUSB supply valid.
    bit_offset: 28
    bit_size: 1
    enum: USV
  - name: IO2SV
    description: VDDIO2 supply valid.
    bit_offset: 29
    bit_size: 1
    enum: IO2SV
fieldset/SVMSR:
  description: supply voltage monitoring status register.
  fields:
  - name: REGS
    description: Regulator selection.
    bit_offset: 1
    bit_size: 1
    enum: REGS
  - name: PVDO
    description: Programmable voltage detector output
    bit_offset: 4
    bit_size: 1
    enum: PVDO
  - name: ACTVOSRDY
    description: Voltage level ready for currently used VOS
    bit_offset: 15
    bit_size: 1
    enum: ACTVOSRDY
  - name: ACTVOS
    description: "VOS currently applied to V<sub>CORE</sub>\r This field provides the last VOS value."
    bit_offset: 16
    bit_size: 1
    enum: ACTVOS
fieldset/VOSR:
  description: voltage scaling register.
  fields:
  - name: VDD11USBRDY
    description: USB OTG VDD11USB ready.
    bit_offset: 12
    bit_size: 1
  - name: USBBOOSTRDY
    description: USB OTG booster ready.
    bit_offset: 13
    bit_size: 1
  - name: VOSRDY
    description: "Ready bit for V<sub>CORE</sub> voltage scaling output selection\r Set and cleared by hardware. When decreasing the voltage scaling range, VOSRDY must be one before increasing the SYSCLK frequency."
    bit_offset: 15
    bit_size: 1
  - name: VOS
    description: "Voltage scaling range selection\r Set a and cleared by software.\r Cleared by hardware when entering Stop 1 mode.\r Access can be secured by RCC SYSCLKSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with SPRIV or when non-secure with NSPRIV."
    bit_offset: 16
    bit_size: 1
    enum: VOS
  - name: USBPWREN
    description: USB OTG power enable.
    bit_offset: 19
    bit_size: 1
  - name: USBBOOSTEN
    description: USB OTG booster enable.
    bit_offset: 20
    bit_size: 1
  - name: VDD11USBDIS
    description: USB OTG VDD11USB disable.
    bit_offset: 21
    bit_size: 1
  - name: VDD11USBSWDLY
    description: USB OTG VDD11USB switch delay.
    bit_offset: 22
    bit_size: 10
fieldset/WUCR1:
  description: wake-up control register 1.
  fields:
  - name: WUPEN
    description: "Wakeup and interrupt pin WKUP1 enable\r Access can be secured by WUP1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with SPRIV or when non-secure with NSPRIV."
    bit_offset: 0
    bit_size: 1
    array:
      len: 8
      stride: 1
fieldset/WUCR2:
  description: wake-up control register 2.
  fields:
  - name: WUPP
    description: "Wakeup pin WKUP1 polarity.\r This bit must be configured when WUPEN1 = 0.\r Access can be secured by WUP1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with SPRIV or when non-secure with NSPRIV."
    bit_offset: 0
    bit_size: 1
    array:
      len: 8
      stride: 1
    enum: WUPP
fieldset/WUCR3:
  description: wake-up control register 3.
  fields:
  - name: WUSEL
    description: "Wakeup and interrupt pin WKUPX selection\r This field must be configured when WUPENX = 0.\r Access can be secured by WUPXSEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with SPRIV or when non-secure with NSPRIV."
    bit_offset: 0
    bit_size: 2
    array:
      len: 8
      stride: 2
    enum: WUSEL
fieldset/WUSCR:
  description: wake-up status clear register.
  fields:
  - name: CWUF
    description: "Clear wakeup flag 1\r Access can be secured by WUP1SEC. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with SPRIV or when non-secure with NSPRIV.\r Writing 1 to this bit clears the WUF1 flag in WUSR."
    bit_offset: 0
    bit_size: 1
    array:
      len: 8
      stride: 1
fieldset/WUSR:
  description: wake-up status register.
  fields:
  - name: WUF
    description: "Wakeup and interrupt pending flag 1\r This bit is set when a wakeup event is detected on WKUP1 pin. This bit is cleared by writing 1 in the CWUF1 bit of WUSCR or by hardware when WUPEN1 = 0."
    bit_offset: 0
    bit_size: 1
    array:
      len: 8
      stride: 1
enum/ACTVOS:
  bit_size: 1
  variants:
  - name: Range2
    description: Range 2 (lowest power)
    value: 0
  - name: Range1
    description: Range 1 (highest frequency)
    value: 1
enum/ACTVOSRDY:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VsubCORE/sub is above or below the current voltage scaling provided by ACTVOS.
    value: 0
  - name: B_0x1
    description: VsubCORE /subis equal to the current voltage scaling provided by ACTVOS.
    value: 1
enum/DIVCLP:
  bit_size: 3
  variants:
  - name: B_0x0
    description: Low power regulator clock not divided.
    value: 0
enum/ENCMODE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: 2.4 GHz RADIO encryption function disabled.
    value: 0
  - name: B_0x1
    description: 2.4 GHz RADIO encryption function enabled.
    value: 1
enum/FLASHFWU:
  bit_size: 1
  variants:
  - name: LowPower
    description: Flash memory enters low-power mode in Stop 0 and Stop 1 modes (lower-power consumption).
    value: 0
  - name: Normal
    description: Flash memory remains in normal mode in Stop 0 and Stop 1 modes (faster wakeup time).
    value: 1
enum/FSTEN:
  bit_size: 1
  variants:
  - name: B_0x0
    description: LDO fast startup disabled (limited inrush current).
    value: 0
  - name: B_0x1
    description: LDO fast startup enabled.
    value: 1
enum/ICRAMPDS:
  bit_size: 1
  variants:
  - name: Retained
    description: ICACHE SRAM content retained in Stop modes
    value: 0
  - name: NotRetained
    description: ICACHE SRAM content lost in Stop modes
    value: 1
enum/IO2SV:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIO2 not supplied, electrical and logical isolation enabled.
    value: 0
  - name: B_0x1
    description: VDDIO2 supply present, electrical and logical isolation disabled.
    value: 1
enum/LPMS:
  bit_size: 3
  variants:
  - name: Stop0
    description: Stop 0 mode
    value: 0
  - name: Stop1
    description: Stop 1 mode
    value: 1
enum/LPMSEC:
  bit_size: 1
  variants:
  - name: B_0x0
    description: CR1, CR2 and CSSF in the SR can be read and written with secure or non-secure access.
    value: 0
  - name: B_0x1
    description: CR1, CR2, and CSSF in the SR can be read and written only with secure access.
    value: 1
enum/MODE:
  bit_size: 2
  variants:
  - name: DeepSleep
    description: 2.4 GHz RADIO deep sleep mode
    value: 0
  - name: Sleep
    description: 2.4 GHz RADIO sleep mode
    value: 1
enum/PHYMODE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: 2.4 GHz RADIO Sleep mode.
    value: 0
  - name: B_0x1
    description: 2.4 GHz RADIO Standby mode.
    value: 1
enum/PKARAMPDS:
  bit_size: 1
  variants:
  - name: B_0x0
    description: PKA SRAM content retained in Stop modes.
    value: 0
  - name: B_0x1
    description: PKA SRAM content lost in Stop modes.
    value: 1
enum/PRAMPDS:
  bit_size: 1
  variants:
  - name: B_0x0
    description: OTG SRAM content retained in Stop modes.
    value: 0
  - name: B_0x1
    description: OTG SRAM content lost in Stop modes.
    value: 1
enum/PTASR:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Cleared by software, writing 0.
    value: 0
  - name: B_0x1
    description: Set by hardware when Stop 2 mode PTA retention is enabled in PTASREN and Stop 2 mode is entered.
    value: 1
enum/PTASREN:
  bit_size: 1
  variants:
  - name: B_0x0
    description: PTA output signals Stop 2 retention feature disabled.
    value: 0
  - name: B_0x1
    description: PTA output signals Stop 2 retention feature enabled.
    value: 1
enum/PVDLS:
  bit_size: 3
  variants:
  - name: v20
    description: VPVD0 around 2.0 V
    value: 0
  - name: v22
    description: VPVD1 around 2.2 V
    value: 1
  - name: v24
    description: VPVD2 around 2.4 V
    value: 2
  - name: v25
    description: VPVD3 around 2.5 V
    value: 3
  - name: v26
    description: VPVD4 around 2.6 V
    value: 4
  - name: v28
    description: VPVD5 around 2.8 V
    value: 5
  - name: v29
    description: VPVD6 around 2.9 V
    value: 6
  - name: pvd_in
    description: External input analog voltage PVD_IN (compared internally to VREFINT)
    value: 7
enum/PVDO:
  bit_size: 1
  variants:
  - name: AboveOrEqual
    description: VDD is equal or above the PVD threshold selected by PVDLS[2:0].
    value: 0
  - name: Below
    description: VDD is below the PVD threshold selected by PVDLS[2:0].
    value: 1
enum/REGPASEL:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDRFPA pin selected as regulator REG_VDDHPA input supply.
    value: 0
  - name: B_0x1
    description: regulator REG_VDDHPA input supply selection between VDDRFPA and VDD11, dependent on requested regulated output voltage.
    value: 1
enum/REGS:
  bit_size: 1
  variants:
  - name: B_0x0
    description: LDO selected.
    value: 0
  - name: B_0x1
    description: SMPS selected.
    value: 1
enum/REGSEL:
  bit_size: 1
  variants:
  - name: B_0x0
    description: LDO selected.
    value: 0
  - name: B_0x1
    description: SMPS selected.
    value: 1
enum/SBF:
  bit_size: 1
  variants:
  - name: B_0x0
    description: The device did not enter Standby mode.
    value: 0
  - name: B_0x1
    description: The device entered Standby mode.
    value: 1
enum/SRAM1PDS567:
  bit_size: 1
  variants:
  - name: PoweredOn
    description: SRAM1 192KB, page 5 to 7 content retained in Stop modes
    value: 0
  - name: PoweredOff
    description: SRAM1 192KB, page 5 to 7 content lost in Stop modes
    value: 1
enum/SRAMPDS:
  bit_size: 1
  variants:
  - name: PoweredOn
    description: SRAM1 content retained in Stop modes
    value: 0
  - name: PoweredOff
    description: SRAM1 content lost in Stop modes
    value: 1
enum/USV:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDUSB not supplied, electrical and logical isolation enabled.
    value: 0
  - name: B_0x1
    description: VDDUSB supply present, electrical and logical isolation disabled.
    value: 1
enum/V11FBSW:
  bit_size: 1
  variants:
  - name: B_0x0
    description: V11 feedback fixed before Epod.
    value: 0
  - name: B_0x1
    description: V11 feedback switch enabled:.
    value: 1
enum/VBSEC:
  bit_size: 1
  variants:
  - name: B_0x0
    description: DBPCR can be read and written with secure or non-secure access.
    value: 0
  - name: B_0x1
    description: DBPCR can be read and written only with secure access.
    value: 1
enum/VDMSEC:
  bit_size: 1
  variants:
  - name: B_0x0
    description: SVMCR and CR3 can be read and written with secure or non-secure access.
    value: 0
  - name: B_0x1
    description: SVMCR and CR3 can be read and written only with secure access.
    value: 1
enum/VOS:
  bit_size: 1
  variants:
  - name: Range2
    description: Range 2 (lowest power)
    value: 0
  - name: Range1
    description: Range 1 (highest frequency).
    value: 1
enum/WUPP:
  bit_size: 1
  variants:
  - name: High
    description: Detection on high level (rising edge)
    value: 0
  - name: Low
    description: Detection on low level (falling edge)
    value: 1
enum/WUSEL:
  bit_size: 2
  variants:
  - name: B_0x0
    description: reserved
    value: 0
  - name: B_0x1
    description: WKUP3_1
    value: 1
  - name: B_0x2
    description: WKUP3_2
    value: 2
  - name: B_0x3
    description: reserved
    value: 3
