
---------- Begin Simulation Statistics ----------
final_tick                               1020817149000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59024                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701948                       # Number of bytes of host memory used
host_op_rate                                    59217                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18731.46                       # Real time elapsed on the host
host_tick_rate                               54497466                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105597176                       # Number of instructions simulated
sim_ops                                    1109222529                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.020817                       # Number of seconds simulated
sim_ticks                                1020817149000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.883716                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              142998058                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           162712803                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13976891                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        229161080                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18169443                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18524198                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          354755                       # Number of indirect misses.
system.cpu0.branchPred.lookups              289959153                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864328                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811441                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9208745                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260643778                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25559367                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441313                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       88862925                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050563559                       # Number of instructions committed
system.cpu0.commit.committedOps            1052377535                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1897779528                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.554531                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.277961                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1372723464     72.33%     72.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    310380862     16.35%     88.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     83005699      4.37%     93.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     76370358      4.02%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17531961      0.92%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5075507      0.27%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3032284      0.16%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4100026      0.22%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25559367      1.35%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1897779528                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20854969                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015762431                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326191284                       # Number of loads committed
system.cpu0.commit.membars                    3625328                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625334      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583789146     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328002717     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127118892     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052377535                       # Class of committed instruction
system.cpu0.commit.refs                     455121637                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050563559                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052377535                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.941348                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.941348                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            265997694                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4786903                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           140998724                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1170721561                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               839133163                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                794726207                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9221371                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14516879                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5097675                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  289959153                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                208657944                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1082890143                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3795455                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1205336527                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          189                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27979092                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142171                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         817296084                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161167501                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.590993                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1914176110                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.633029                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.934525                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1081644940     56.51%     56.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               607461004     31.73%     88.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               117642814      6.15%     94.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                81378493      4.25%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14202634      0.74%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6982133      0.36%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1027014      0.05%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3733431      0.20%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  103647      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1914176110                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      125333811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9298255                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               270043721                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.536795                       # Inst execution rate
system.cpu0.iew.exec_refs                   476185017                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 132754652                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              231443558                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            358466990                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4137364                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5076108                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           138227413                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1141216758                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            343430365                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7450313                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1094798554                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1588629                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3439293                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9221371                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6825911                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        78183                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        14929964                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        37525                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12746                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4188030                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32275706                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9297060                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12746                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1642870                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7655385                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                457131298                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1086763762                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.883933                       # average fanout of values written-back
system.cpu0.iew.wb_producers                404073660                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.532855                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1086829120                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1341200194                       # number of integer regfile reads
system.cpu0.int_regfile_writes              691837998                       # number of integer regfile writes
system.cpu0.ipc                              0.515106                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.515106                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626828      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            608954491     55.25%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035429      0.73%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811521      0.16%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           348613236     31.63%     88.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131207313     11.90%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1102248868                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2199642                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001996                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 356774     16.22%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1669801     75.91%     92.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               173065      7.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1100821630                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4120974447                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1086763712                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1230067875                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1128804939                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1102248868                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12411819                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       88839219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           101062                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       6970506                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     54994615                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1914176110                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.575835                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798721                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1105426205     57.75%     57.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          578284040     30.21%     87.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181800916      9.50%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37954245      1.98%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8657888      0.45%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             990275      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             626991      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             329012      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             106538      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1914176110                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540448                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         31339617                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4942915                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           358466990                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          138227413                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1495                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2039509921                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2125143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              246979352                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670503309                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8157130                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               850897602                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5768100                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25747                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1411916596                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1155112393                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          740864110                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                786023349                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5254636                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9221371                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20928269                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70360796                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1411916552                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        126167                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4688                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 19828667                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4646                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3013441654                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2298893008                       # The number of ROB writes
system.cpu0.timesIdled                       26854369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1462                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.402353                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8863924                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9389516                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1624824                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17130387                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            310211                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         481022                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          170811                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18727030                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4574                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           933998                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12193948                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1148640                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434263                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18629795                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55033617                       # Number of instructions committed
system.cpu1.commit.committedOps              56844994                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    309234912                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183825                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830113                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    284979619     92.16%     92.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12267639      3.97%     96.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4104432      1.33%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3732003      1.21%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       905395      0.29%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       322619      0.10%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1673268      0.54%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       101297      0.03%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1148640      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    309234912                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              501130                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52931695                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16119062                       # Number of loads committed
system.cpu1.commit.membars                    3622528                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622528      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        31982232     56.26%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17930261     31.54%     94.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3309832      5.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56844994                       # Class of committed instruction
system.cpu1.commit.refs                      21240105                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55033617                       # Number of Instructions Simulated
system.cpu1.committedOps                     56844994                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.678454                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.678454                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            268894044                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               699711                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8157308                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80104135                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11874070                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 26185978                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                934387                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1036105                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4262588                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18727030                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11321857                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    298179669                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                73840                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      89090379                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3250430                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.059925                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12346159                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9174135                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.285084                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         312151067                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.296079                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.796520                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               260091218     83.32%     83.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28126488      9.01%     92.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14097525      4.52%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5949012      1.91%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1574255      0.50%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1928523      0.62%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  377799      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3513      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2734      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           312151067                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         354819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              993115                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14294404                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.202487                       # Inst execution rate
system.cpu1.iew.exec_refs                    22359254                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5192050                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              235483002                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21443110                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2538079                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1033764                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6701985                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           75468324                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17167204                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           841398                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63278349                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1579733                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2172694                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                934387                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5742255                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18167                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          239364                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5341                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          404                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1216                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5324048                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1580942                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           404                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       197277                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        795838                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 35517894                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62914565                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.864598                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30708683                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.201323                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62930671                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                78911792                       # number of integer regfile reads
system.cpu1.int_regfile_writes               41907949                       # number of integer regfile writes
system.cpu1.ipc                              0.176104                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.176104                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622624      5.65%      5.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             37979104     59.23%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19126687     29.83%     94.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3391187      5.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64119747                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1869595                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029158                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 305280     16.33%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1422506     76.09%     92.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               141807      7.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              62366704                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         442365682                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62914553                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         94091970                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  67855087                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64119747                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7613237                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18623329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           105552                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2178974                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12336010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    312151067                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.205413                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.660048                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          272189324     87.20%     87.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26800690      8.59%     95.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7006152      2.24%     98.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2880443      0.92%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2427003      0.78%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             326286      0.10%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             360615      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             122140      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              38414      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      312151067                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.205179                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14994298                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1693161                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21443110                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6701985                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     94                       # number of misc regfile reads
system.cpu1.numCycles                       312505886                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1729122222                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              253622864                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37967356                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11330897                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13869543                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1253016                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8743                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             96204359                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              78032063                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           52612354                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 26895138                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3131031                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                934387                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16803247                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14644998                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        96204347                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25888                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               595                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22162989                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           591                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   383560957                       # The number of ROB reads
system.cpu1.rob.rob_writes                  153870037                       # The number of ROB writes
system.cpu1.timesIdled                           8755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6075559                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3429                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6093205                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                142459                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8350914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16641444                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       163139                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        83533                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58430755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3750617                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116842888                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3834150                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6206741                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2807776                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5482659                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              347                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2143487                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2143486                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6206741                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           173                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24991671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24991671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    714112192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               714112192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              532                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8351009                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8351009    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8351009                       # Request fanout histogram
system.membus.respLayer1.occupancy        43195302840                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29978503958                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       265643375                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   423002340.626774                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       173500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    889365500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1019754575500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1062573500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    177096111                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       177096111                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    177096111                       # number of overall hits
system.cpu0.icache.overall_hits::total      177096111                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31561832                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31561832                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31561832                       # number of overall misses
system.cpu0.icache.overall_misses::total     31561832                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 412455723997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 412455723997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 412455723997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 412455723997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    208657943                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    208657943                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    208657943                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    208657943                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151261                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151261                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151261                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151261                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13068.180706                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13068.180706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13068.180706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13068.180706                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1776                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    28.645161                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29744782                       # number of writebacks
system.cpu0.icache.writebacks::total         29744782                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1817016                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1817016                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1817016                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1817016                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29744816                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29744816                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29744816                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29744816                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 365416259498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 365416259498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 365416259498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 365416259498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142553                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142553                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142553                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142553                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12285.040173                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12285.040173                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12285.040173                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12285.040173                       # average overall mshr miss latency
system.cpu0.icache.replacements              29744782                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    177096111                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      177096111                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31561832                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31561832                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 412455723997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 412455723997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    208657943                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    208657943                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151261                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151261                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13068.180706                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13068.180706                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1817016                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1817016                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29744816                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29744816                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 365416259498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 365416259498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142553                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142553                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12285.040173                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12285.040173                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          206773793                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29744782                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.951599                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999959                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        447060700                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       447060700                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    412342217                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       412342217                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    412342217                       # number of overall hits
system.cpu0.dcache.overall_hits::total      412342217                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     38784336                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      38784336                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     38784336                       # number of overall misses
system.cpu0.dcache.overall_misses::total     38784336                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 802043800386                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 802043800386                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 802043800386                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 802043800386                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    451126553                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    451126553                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    451126553                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    451126553                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.085972                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.085972                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.085972                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.085972                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20679.580550                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20679.580550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20679.580550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20679.580550                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3785351                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       114530                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            89378                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1419                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.352156                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.711769                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     26874143                       # number of writebacks
system.cpu0.dcache.writebacks::total         26874143                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12658135                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12658135                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12658135                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12658135                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26126201                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26126201                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26126201                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26126201                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 427678727236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 427678727236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 427678727236                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 427678727236                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057913                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057913                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057913                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057913                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16369.725060                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16369.725060                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16369.725060                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16369.725060                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26874143                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    292487151                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      292487151                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     31523566                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     31523566                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 570013762000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 570013762000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    324010717                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    324010717                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.097292                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.097292                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18082.147242                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18082.147242                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8333596                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8333596                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23189970                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23189970                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 336418488000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 336418488000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14507.068703                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14507.068703                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    119855066                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     119855066                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7260770                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7260770                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 232030038386                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 232030038386                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127115836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127115836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.057119                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.057119                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31956.671040                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31956.671040                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4324539                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4324539                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2936231                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2936231                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  91260239236                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  91260239236                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023099                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023099                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31080.742365                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31080.742365                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1771                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1771                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1362                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1362                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9005500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9005500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.434727                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.434727                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6611.967695                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6611.967695                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1343                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1343                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1278500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1278500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006064                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006064                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 67289.473684                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67289.473684                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2909                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2909                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       763000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       763000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3076                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3076                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.054291                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.054291                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4568.862275                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4568.862275                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          167                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       596000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       596000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.054291                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.054291                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3568.862275                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3568.862275                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054111                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054111                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757330                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757330                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  63092313500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  63092313500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811441                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811441                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418082                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418082                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 83308.879220                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 83308.879220                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757330                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757330                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  62334983500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  62334983500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418082                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418082                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 82308.879220                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 82308.879220                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.988141                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          440283037                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26883285                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.377576                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.988141                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999629                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999629                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932771723                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932771723                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29680978                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25092362                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              510975                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55292786                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29680978                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25092362                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8471                       # number of overall hits
system.l2.overall_hits::.cpu1.data             510975                       # number of overall hits
system.l2.overall_hits::total                55292786                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             63837                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1779932                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2309                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1271754                       # number of demand (read+write) misses
system.l2.demand_misses::total                3117832                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            63837                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1779932                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2309                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1271754                       # number of overall misses
system.l2.overall_misses::total               3117832                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5846654000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 170511049499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    227908500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 129043797496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     305629409495                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5846654000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 170511049499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    227908500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 129043797496                       # number of overall miss cycles
system.l2.overall_miss_latency::total    305629409495                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29744815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        26872294                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           10780                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1782729                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58410618                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29744815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       26872294                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          10780                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1782729                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58410618                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002146                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066237                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.214193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.713375                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053378                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002146                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066237                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.214193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.713375                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053378                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91587.229976                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95796.384075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98704.417497                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101469.150084                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98026.259752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91587.229976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95796.384075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98704.417497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101469.150084                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98026.259752                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4414851                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2807776                       # number of writebacks
system.l2.writebacks::total                   2807776                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            115                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         168493                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            113                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          77636                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              246357                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           115                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        168493                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           113                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         77636                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             246357                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1611439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1194118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2871475                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1611439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1194118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5574664                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8446139                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5202829001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 142973950500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    199193000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 111273930999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 259649903500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5202829001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 142973950500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    199193000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 111273930999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 448115152723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 707765056223                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.203711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.669826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.049160                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.203711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.669826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.144599                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81648.865400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88724.395090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90707.194900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93185.037826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90423.877450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81648.865400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88724.395090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90707.194900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93185.037826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80384.244274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83797.467248                       # average overall mshr miss latency
system.l2.replacements                       12021009                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6459448                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6459448                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6459448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6459448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51790867                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51790867                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51790867                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51790867                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5574664                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5574664                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 448115152723                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 448115152723                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80384.244274                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80384.244274                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 68                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.980769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.708333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.894737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2970.588235                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2227.941176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1026500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       335000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1361500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.980769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.708333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.894737                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20127.450980                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19705.882353                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20022.058824                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data        15250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         6100                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19900                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2453119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           205718                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2658837                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1232356                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1026758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2259114                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 121077478499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104465657498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  225543135997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3685475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1232476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4917951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.334382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.833086                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.459361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98248.784036                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101743.212615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99836.987419                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        82306                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        35646                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           117952                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1150050                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       991112                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2141162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 103572658500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  91802259500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 195374918000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.312049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.804163                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.435377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90059.265684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92625.515078                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91247.144308                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29680978                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29689449                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        63837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            66146                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5846654000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    227908500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6074562500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29744815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        10780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29755595                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002146                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.214193                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002223                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91587.229976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98704.417497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91835.674115                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          115                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          113                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           228                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        65918                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5202829001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    199193000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5402022001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002142                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.203711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002215                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81648.865400                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90707.194900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81950.635653                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     22639243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       305257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22944500                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       547576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       244996                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          792572                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  49433571000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  24578139998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  74011710998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23186819                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       550253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23737072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.445242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90277.095782                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100320.576654                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93381.687718                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        86187                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        41990                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       128177                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       461389                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       203006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       664395                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39401292000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  19471671499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  58872963499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.019899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.368932                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027990                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85397.120434                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95916.729057                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88611.388555                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          352                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               367                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          316                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             339                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9082000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1247000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10329000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          668                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.473054                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.605263                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.480170                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28740.506329                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 54217.391304                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30469.026549                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          159                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           16                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          175                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          157                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          164                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3197491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       138000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3335491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.235030                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.184211                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.232295                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20366.184713                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19714.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20338.359756                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999930                       # Cycle average of tags in use
system.l2.tags.total_refs                   121893596                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12021542                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.139597                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.014309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.213506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.383233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.109477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.273227                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.422099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.065836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.146613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.348019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 945315382                       # Number of tag accesses
system.l2.tags.data_accesses                945315382                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4078400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     103264768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        140544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      76459392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    350471424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          534414528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4078400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       140544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4218944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    179697664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       179697664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1613512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1194678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5476116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8350227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2807776                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2807776                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3995231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        101158928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           137678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         74900184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    343324389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             523516409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3995231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       137678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4132909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176033156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176033156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176033156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3995231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       101158928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          137678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        74900184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    343324389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            699549564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2774085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1562404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1173164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5458472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006335226500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       170339                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       170339                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16201694                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2612618                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8350227                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2807776                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8350227                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2807776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  90266                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33691                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            398635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            425124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            395102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            434755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            566973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            574190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            624606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            592898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            547152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            757344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           593658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           532698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           436339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           454422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           498210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           427855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            139654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            135182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            137036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            129480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            160045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            222105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            220993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            199052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            249247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           213691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           187987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           153815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           157664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           180830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           140317                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 260912118150                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                41299805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            415786386900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31587.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50337.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6356046                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1638914                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8350227                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2807776                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1639593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1719247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1869528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1092303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  869067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  615924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  162331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  120748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   86859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   30998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  22332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  14889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   5338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  58836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 119056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 160654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 177415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 183160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 185683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 185921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 186006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 188199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 193874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 185325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 183193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 179854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 176087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 174273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 175237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3039060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.366819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.220208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.215313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       895151     29.45%     29.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1418627     46.68%     76.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       217336      7.15%     83.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       197791      6.51%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        83469      2.75%     92.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        39761      1.31%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37873      1.25%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24705      0.81%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       124347      4.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3039060                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       170339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.490962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    244.705398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       170333    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        170339                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       170339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.285548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.266182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.835348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           149504     87.77%     87.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2427      1.42%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12244      7.19%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3983      2.34%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1514      0.89%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              411      0.24%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              169      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               58      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        170339                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              528637504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5777024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               177540096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               534414528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            179697664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       517.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       173.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    523.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1020817054500                       # Total gap between requests
system.mem_ctrls.avgGap                      91487.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4078400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     99993856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       140544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     75082496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    349342208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    177540096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3995230.687489165459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 97954718.039322435856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 137677.937853687064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 73551366.249627932906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 342218200.724995851517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 173919586.062910079956                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1613512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1194678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5476116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2807776                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2557149166                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  76400435131                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    106491503                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  61671020533                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 275051290567                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24420389719376                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40127.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47350.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48493.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51621.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50227.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8697413.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11153701020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5928321300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30328420920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7739187660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     80582377200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     164399609760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     253552008960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       553683626820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.392560                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 657474968783                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34087300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 329254880217                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10545223080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5604911400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         28647700620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6741426420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     80582377200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     258281883840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     174493251840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       564896774400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.377042                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 450893735812                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34087300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 535836113188                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10049693965.116280                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46540351616.613327                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        74500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 345934518500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   156543468000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 864273681000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11309956                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11309956                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11309956                       # number of overall hits
system.cpu1.icache.overall_hits::total       11309956                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11901                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11901                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11901                       # number of overall misses
system.cpu1.icache.overall_misses::total        11901                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    395853499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    395853499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    395853499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    395853499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11321857                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11321857                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11321857                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11321857                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001051                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001051                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001051                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001051                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33262.204773                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33262.204773                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33262.204773                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33262.204773                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        10748                       # number of writebacks
system.cpu1.icache.writebacks::total            10748                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1121                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1121                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1121                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1121                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        10780                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10780                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        10780                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10780                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    340600000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    340600000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    340600000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    340600000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000952                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000952                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000952                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000952                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31595.547310                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31595.547310                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31595.547310                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31595.547310                       # average overall mshr miss latency
system.cpu1.icache.replacements                 10748                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11309956                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11309956                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11901                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11901                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    395853499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    395853499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11321857                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11321857                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001051                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001051                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33262.204773                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33262.204773                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1121                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1121                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        10780                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10780                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    340600000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    340600000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000952                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000952                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31595.547310                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31595.547310                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990779                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11181504                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10748                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1040.333457                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        290582000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990779                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999712                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999712                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         22654494                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        22654494                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16187674                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16187674                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16187674                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16187674                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3989638                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3989638                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3989638                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3989638                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 236080121945                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 236080121945                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 236080121945                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 236080121945                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20177312                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20177312                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20177312                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20177312                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197729                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197729                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197729                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197729                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 59173.318969                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59173.318969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 59173.318969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59173.318969                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       949359                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        71694                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20762                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            800                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.725797                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    89.617500                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1781650                       # number of writebacks
system.cpu1.dcache.writebacks::total          1781650                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2905084                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2905084                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2905084                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2905084                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1084554                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1084554                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1084554                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1084554                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  76098903533                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  76098903533                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  76098903533                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  76098903533                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053751                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053751                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053751                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053751                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70166.080742                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70166.080742                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70166.080742                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70166.080742                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1781650                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14601757                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14601757                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2266153                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2266153                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 119948985500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 119948985500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16867910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16867910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134347                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134347                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 52930.665096                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 52930.665096                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1715605                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1715605                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       550548                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       550548                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  29096740000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  29096740000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 52850.505315                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 52850.505315                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1585917                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1585917                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1723485                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1723485                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 116131136445                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 116131136445                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3309402                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3309402                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.520784                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.520784                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67381.576541                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67381.576541                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1189479                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1189479                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       534006                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       534006                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  47002163533                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47002163533                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.161360                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.161360                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88018.043867                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88018.043867                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          282                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          282                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          173                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          173                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7663500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7663500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.380220                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.380220                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44297.687861                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44297.687861                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3590000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3590000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098901                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098901                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 79777.777778                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79777.777778                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           96                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           96                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       454500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       454500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.218182                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.218182                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4734.375000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4734.375000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           96                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           96                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       358500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       358500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.218182                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.218182                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3734.375000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3734.375000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103652                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103652                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707547                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707547                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62806821000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62806821000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390651                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390651                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88766.994984                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88766.994984                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707547                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707547                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62099274000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62099274000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390651                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390651                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87766.994984                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87766.994984                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.160762                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19082423                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1792002                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.648662                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        290593500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.160762                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.911274                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.911274                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45770840                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45770840                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1020817149000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53493467                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9267224                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51951872                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9213233                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8674488                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             351                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            614                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4936766                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4936766                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29755595                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23737873                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          706                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89234411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     80630886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        32308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5356699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175254304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3807334144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3439772480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1377792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228121088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7476605504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20715668                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180954624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         79127062                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051818                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.226371                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               75110417     94.92%     94.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3933112      4.97%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  83533      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           79127062                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116832771984                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40328129740                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44620217495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2689625465                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          16258822                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            36013                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1125659926000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 467329                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714384                       # Number of bytes of host memory used
host_op_rate                                   469591                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2699.06                       # Real time elapsed on the host
host_tick_rate                               38844161                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261349525                       # Number of instructions simulated
sim_ops                                    1267454645                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.104843                       # Number of seconds simulated
sim_ticks                                104842777000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            89.937076                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14654876                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            16294588                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1158011                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         21760827                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1435149                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1448415                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13266                       # Number of indirect misses.
system.cpu0.branchPred.lookups               28538263                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5441                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4412                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           814368                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20719398                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3736855                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2603960                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       10695846                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            82141332                       # Number of instructions committed
system.cpu0.commit.committedOps              83439017                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    201575170                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.413935                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.304852                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    168917376     83.80%     83.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15128874      7.51%     91.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7322071      3.63%     94.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3949428      1.96%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1394764      0.69%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       562539      0.28%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       411715      0.20%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       151548      0.08%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3736855      1.85%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    201575170                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2460157                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78315266                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18902550                       # Number of loads committed
system.cpu0.commit.membars                    1947412                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1947895      2.33%      2.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60609034     72.64%     74.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18906650     22.66%     97.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1889620      2.26%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83439017                       # Class of committed instruction
system.cpu0.commit.refs                      20796648                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   82141332                       # Number of Instructions Simulated
system.cpu0.committedOps                     83439017                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.531214                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.531214                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            138757120                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               344124                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12729258                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             100372587                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                17201202                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 45376398                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                815076                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               121288                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1381345                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   28538263                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16264020                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    180988646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               145822                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          147                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     106297971                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          458                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2317580                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137258                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          21382999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16090025                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.511251                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         203531141                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.549001                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.031147                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               137252131     67.44%     67.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                38203242     18.77%     86.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20695861     10.17%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3691333      1.81%     98.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  521733      0.26%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  708447      0.35%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1772317      0.87%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  681859      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4218      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           203531141                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1381                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     934                       # number of floating regfile writes
system.cpu0.idleCycles                        4386181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              837068                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22532676                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.442090                       # Inst execution rate
system.cpu0.iew.exec_refs                    23601444                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2090169                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                5127134                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21541522                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            700896                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1274580                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2204943                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           94028802                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21511275                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           419186                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             91918102                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 75155                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             23131752                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                815076                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23250891                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       275979                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           46292                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          215                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          437                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2816                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2638972                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       310845                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           437                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       328933                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        508135                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 67164496                       # num instructions consuming a value
system.cpu0.iew.wb_count                     90763589                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.766051                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 51451447                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.436537                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      90848240                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               118765004                       # number of integer regfile reads
system.cpu0.int_regfile_writes               66394421                       # number of integer regfile writes
system.cpu0.ipc                              0.395067                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.395067                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1948331      2.11%      2.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             66531755     72.05%     74.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28632      0.03%     74.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57139      0.06%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 51      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                544      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                42      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21679599     23.48%     97.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2090256      2.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            450      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              92337287                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1679                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3256                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1489                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1791                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     225396                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002441                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 170190     75.51%     75.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    32      0.01%     75.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     83      0.04%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     75.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 48970     21.73%     97.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6017      2.67%     99.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               88      0.04%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              90612673                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         388456409                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     90762100                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        104617217                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  91325177                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 92337287                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2703625                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       10589788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            28553                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         99665                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4140018                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    203531141                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.453676                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.933309                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          148700109     73.06%     73.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           31504413     15.48%     88.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16191483      7.96%     96.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2991244      1.47%     97.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2571564      1.26%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             603515      0.30%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             712024      0.35%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             154111      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             102678      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      203531141                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.444106                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           858272                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          135601                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21541522                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2204943                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2034                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       207917322                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1768897                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               29584289                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60765893                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                392650                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                18320017                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16380658                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                59822                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            124708846                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              96070581                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70077406                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 45428368                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1016087                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                815076                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18756846                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9311518                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1543                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       124707303                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      90626545                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            973045                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5877008                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        972921                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   291969044                       # The number of ROB reads
system.cpu0.rob.rob_writes                  190283163                       # The number of ROB writes
system.cpu0.timesIdled                         172238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  359                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.303604                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13230973                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14334189                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           786246                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18560356                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1025958                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1028128                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2170                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24717487                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1102                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1039                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           703044                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18882395                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3174842                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2366018                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13535611                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73611017                       # Number of instructions committed
system.cpu1.commit.committedOps              74793099                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    152858147                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.489297                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.387869                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    123199247     80.60%     80.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13510184      8.84%     89.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6842674      4.48%     93.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4006314      2.62%     96.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1189550      0.78%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       335003      0.22%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       455657      0.30%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       144676      0.09%     97.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3174842      2.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    152858147                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1679539                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69882073                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16429298                       # Number of loads committed
system.cpu1.commit.membars                    1773227                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1773227      2.37%      2.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55204535     73.81%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16430337     21.97%     98.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1384824      1.85%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74793099                       # Class of committed instruction
system.cpu1.commit.refs                      17815161                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73611017                       # Number of Instructions Simulated
system.cpu1.committedOps                     74793099                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.110066                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.110066                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            100271984                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                83392                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12249683                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              91694994                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11289241                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 41386388                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                703342                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 7954                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1326851                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24717487                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14609061                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    139099961                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                82199                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      95538263                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1573090                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.159135                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15091271                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14256931                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.615090                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         154977806                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.632760                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.004814                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                93865272     60.57%     60.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35464120     22.88%     83.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20127128     12.99%     96.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3441142      2.22%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  215244      0.14%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  684500      0.44%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  524744      0.34%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  655182      0.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     474      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           154977806                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         346276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              738300                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21069780                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.543865                       # Inst execution rate
system.cpu1.iew.exec_refs                    20416424                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1422505                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                6297571                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19718959                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            653238                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           471928                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1548777                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           88242221                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             18993919                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           521646                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84475326                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                107695                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12035236                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                703342                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12196438                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        67576                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             775                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3289661                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       162914                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            42                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       380345                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        357955                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 63536690                       # num instructions consuming a value
system.cpu1.iew.wb_count                     83715844                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.754039                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 47909124                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.538975                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      83843281                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               109813217                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61235838                       # number of integer regfile writes
system.cpu1.ipc                              0.473919                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.473919                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1773504      2.09%      2.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62653165     73.71%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 108      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19147776     22.53%     98.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1422323      1.67%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              84996972                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     228097                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002684                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 206502     90.53%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     90.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21571      9.46%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   24      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              83451565                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         325242994                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     83715844                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101691373                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  85699811                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 84996972                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2542410                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13449122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            43147                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        176392                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5777545                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    154977806                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.548446                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.023937                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          106108590     68.47%     68.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26559765     17.14%     85.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15708947     10.14%     95.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2527538      1.63%     97.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2298110      1.48%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             694625      0.45%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             874632      0.56%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             121450      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              84149      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      154977806                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.547223                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           839870                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          150983                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19718959                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1548777                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    275                       # number of misc regfile reads
system.cpu1.numCycles                       155324082                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    54274367                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               20600802                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54184182                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                480034                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12040149                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7477139                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                61313                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            117335235                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              89711807                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           65507358                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 41696606                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                974152                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                703342                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9811317                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11323176                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       117335235                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      70125590                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            732369                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3690791                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        732386                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   238011183                       # The number of ROB reads
system.cpu1.rob.rob_writes                  178848849                       # The number of ROB writes
system.cpu1.timesIdled                           4250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3611707                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 4992                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3624714                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 89592                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5033913                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10015087                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       114527                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        90047                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3311396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2309662                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6623967                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2399709                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5009336                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       262314                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4719125                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              917                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1056                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22075                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22063                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5009341                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           259                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15046486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15046486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    338797632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               338797632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1465                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5033648                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5033648    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5033648                       # Request fanout histogram
system.membus.respLayer1.occupancy        25941181426                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12071076065                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   104842777000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   104842777000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 80                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           40                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    22111712.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   22422534.007249                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           40    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        58500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     51188000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             40                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   103958308500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    884468500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     16008319                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16008319                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     16008319                       # number of overall hits
system.cpu0.icache.overall_hits::total       16008319                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       255698                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        255698                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       255698                       # number of overall misses
system.cpu0.icache.overall_misses::total       255698                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5673849495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5673849495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5673849495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5673849495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16264017                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16264017                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16264017                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16264017                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015722                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015722                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015722                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015722                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22189.651444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22189.651444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22189.651444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22189.651444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1666                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.863636                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       221336                       # number of writebacks
system.cpu0.icache.writebacks::total           221336                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        34327                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34327                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        34327                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34327                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       221371                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       221371                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       221371                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       221371                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4856808495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4856808495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4856808495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4856808495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.013611                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013611                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.013611                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013611                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21939.678165                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21939.678165                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21939.678165                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21939.678165                       # average overall mshr miss latency
system.cpu0.icache.replacements                221336                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     16008319                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16008319                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       255698                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       255698                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5673849495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5673849495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16264017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16264017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015722                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015722                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22189.651444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22189.651444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        34327                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34327                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       221371                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       221371                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4856808495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4856808495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.013611                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013611                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21939.678165                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21939.678165                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998879                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16296822                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           221403                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            73.607051                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998879                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999965                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32749405                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32749405                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17598250                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17598250                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17598250                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17598250                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3708461                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3708461                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3708461                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3708461                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 224740640471                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 224740640471                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 224740640471                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 224740640471                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21306711                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21306711                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21306711                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21306711                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.174051                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.174051                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.174051                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.174051                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 60602.131308                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60602.131308                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 60602.131308                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60602.131308                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17796529                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3535                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           341711                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             37                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.080644                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.540541                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1916707                       # number of writebacks
system.cpu0.dcache.writebacks::total          1916707                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1797642                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1797642                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1797642                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1797642                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1910819                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1910819                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1910819                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1910819                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 128900867032                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 128900867032                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 128900867032                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 128900867032                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.089682                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.089682                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.089682                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089682                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 67458.439042                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 67458.439042                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 67458.439042                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 67458.439042                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1916707                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16780194                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16780194                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3288125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3288125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 198836300500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 198836300500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20068319                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20068319                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.163847                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.163847                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 60471.028474                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60471.028474                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1430434                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1430434                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1857691                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1857691                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 126014246500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 126014246500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092568                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092568                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 67833.803630                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67833.803630                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       818056                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        818056                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       420336                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       420336                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25904339971                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25904339971                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1238392                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1238392                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.339421                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.339421                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61627.697773                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61627.697773                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       367208                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       367208                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        53128                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53128                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2886620532                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2886620532                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.042901                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042901                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 54333.318250                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54333.318250                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       651382                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       651382                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12192                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12192                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    203747000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    203747000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       663574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       663574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.018373                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018373                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 16711.532152                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16711.532152                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5487                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5487                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6705                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6705                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    160517000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    160517000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010104                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010104                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23939.895600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23939.895600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       649871                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       649871                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1421                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1421                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     23133000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     23133000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       651292                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       651292                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.002182                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.002182                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 16279.380718                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 16279.380718                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1421                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1421                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     21712000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     21712000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.002182                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.002182                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 15279.380718                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 15279.380718                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3720                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3720                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          692                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          692                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9188000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9188000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4412                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4412                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.156845                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.156845                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13277.456647                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13277.456647                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          691                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          691                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8496000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8496000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.156618                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.156618                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12295.224313                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12295.224313                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994497                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20824876                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1917668                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.859479                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994497                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999828                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999828                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47169614                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47169614                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              199655                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              742301                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2262                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              506895                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1451113                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             199655                       # number of overall hits
system.l2.overall_hits::.cpu0.data             742301                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2262                       # number of overall hits
system.l2.overall_hits::.cpu1.data             506895                       # number of overall hits
system.l2.overall_hits::total                 1451113                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             21686                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1173417                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            659380                       # number of demand (read+write) misses
system.l2.demand_misses::total                1857153                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            21686                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1173417                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2670                       # number of overall misses
system.l2.overall_misses::.cpu1.data           659380                       # number of overall misses
system.l2.overall_misses::total               1857153                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1974967500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 117155682498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    249511000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  68852204498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     188232365496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1974967500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 117155682498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    249511000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  68852204498                       # number of overall miss cycles
system.l2.overall_miss_latency::total    188232365496                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          221341                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1915718                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1166275                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3308266                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         221341                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1915718                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1166275                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3308266                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.097976                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.612521                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.541363                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.565373                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.561367                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.097976                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.612521                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.541363                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.565373                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.561367                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91071.082726                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99841.473660                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93449.812734                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104419.613118                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101355.335557                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91071.082726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99841.473660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93449.812734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104419.613118                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101355.335557                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              37215                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1125                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.080000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2329126                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              262314                       # number of writebacks
system.l2.writebacks::total                    262314                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            187                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          85286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          23722                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              109288                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           187                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         85286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         23722                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             109288                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        21499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1088131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2577                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       635658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1747865                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        21499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1088131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       635658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3372007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5119872                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1746080500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 101183978998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    219700000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  60970183998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 164119943496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1746080500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 101183978998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    219700000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  60970183998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 261816627136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 425936570632                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.097131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.568002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.522506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.545033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.528333                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.097131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.568002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.522506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.545033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.547600                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81216.824038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92988.784437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85254.171517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95916.646999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93897.379658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81216.824038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92988.784437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85254.171517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95916.646999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77644.152914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83192.816272                       # average overall mshr miss latency
system.l2.replacements                        7280748                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       314997                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           314997                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       314997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       314997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2887762                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2887762                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2887762                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2887762                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3372007                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3372007                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 261816627136                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 261816627136                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77644.152914                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77644.152914                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   91                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                119                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       395000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       532500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       927500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.619048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.514286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.566667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6076.923077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9861.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7794.117647                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           119                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1324500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1070500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2395000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.619048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.514286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.566667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20376.923077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19824.074074                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20126.050420                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           689                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                698                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          367                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              396                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      6528500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       447000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      6975500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1056                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1094                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.347538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.763158                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.361974                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17788.828338                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 15413.793103                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 17614.898990                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          367                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          396                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7402500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       578499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7980999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.347538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.763158                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.361974                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20170.299728                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19948.241379                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20154.037879                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            22177                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            15942                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38119                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          30334                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23744                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54078                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2543673000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2049316000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4592989000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.577669                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.598297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.586548                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83855.508670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86308.793801                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84932.671327                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16646                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15451                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            32097                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        13688                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21981                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1268924000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    889150000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2158074000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.260669                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.208965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.238413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92703.389831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107216.929941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98179.063737                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        199655                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2262                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             201917                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        21686                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1974967500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    249511000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2224478500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       221341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         226273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.097976                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.541363                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.107640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91071.082726                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93449.812734                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91331.848415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          187                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           93                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           280                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        21499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2577                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        24076                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1746080500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    219700000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1965780500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.097131                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.522506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.106402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81216.824038                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85254.171517                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81648.965775                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       720124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       490953                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1211077                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1143083                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       635636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1778719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 114612009498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  66802888498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 181414897996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1863207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1126589                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2989796                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.613503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.564213                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.594930                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100265.693303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105096.137566                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101991.881796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        68640                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8271                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        76911                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1074443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       627365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1701808                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  99915054998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  60081033998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 159996088996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.576663                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.556871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.569205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92992.420257                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95767.271043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94015.358369                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          314                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               314                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          259                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             259                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          573                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           573                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.452007                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.452007                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          259                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          259                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5025500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5025500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.452007                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.452007                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19403.474903                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19403.474903                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999650                       # Cycle average of tags in use
system.l2.tags.total_refs                     9686784                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7281126                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.330396                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.576170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.483035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.204801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.397173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.317113                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.274628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.007547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.143825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.068706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.504955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59384694                       # Number of tag accesses
system.l2.tags.data_accesses                 59384694                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1375872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      69761088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        164992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40705984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    210001600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          322009536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1375872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       164992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1540864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16788096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16788096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          21498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1090017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         636031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3281275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5031399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       262314                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             262314                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13123193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        665387640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1573709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        388257400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2003014476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3071356418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13123193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1573709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14696902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      160126396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            160126396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      160126396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13123193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       665387640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1573709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       388257400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2003014476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3231482814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    258208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     21492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1081571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    633667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3272676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002286669750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15393                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15393                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8106953                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             243819                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5031404                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     262314                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5031404                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   262314                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  19420                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4106                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            182256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            186946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            186593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            182778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            180061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            491866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            697959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            592058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            444862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            471878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           342930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           264533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           201728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           196054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           194810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           194672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11722                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 156537806462                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25059920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            250512506462                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31232.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49982.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4145775                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  235996                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5031404                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               262314                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  702682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  752908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  818177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  456734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  438405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  385749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  292061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  262194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  224403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  178150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 149788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 131727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  95482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  54829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  34817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  19472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  10066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       888422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.652300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   283.146013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.537872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        51920      5.84%      5.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       452716     50.96%     56.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56685      6.38%     63.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        97900     11.02%     74.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        50330      5.67%     79.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19369      2.18%     82.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25651      2.89%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19958      2.25%     87.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       113893     12.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       888422                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     325.604236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1765.208425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        15216     98.85%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           30      0.19%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191           11      0.07%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239           24      0.16%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287           17      0.11%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335           19      0.12%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            4      0.03%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            8      0.05%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479           14      0.09%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527           23      0.15%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575            9      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623            4      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            4      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            5      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            3      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15393                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.774573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.724554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.374274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10475     68.05%     68.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              590      3.83%     71.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3011     19.56%     91.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              770      5.00%     96.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              250      1.62%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              122      0.79%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               56      0.36%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               33      0.21%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               24      0.16%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               23      0.15%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.10%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               14      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15393                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              320766976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1242880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16525504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               322009856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16788096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3059.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       157.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3071.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    160.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  104842867000                       # Total gap between requests
system.mem_ctrls.avgGap                      19805.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1375488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     69220544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       164992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40554688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    209451264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16525504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13119530.399314012378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 660231882.259280443192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1573708.792547530495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 386814324.843761086464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1997765320.542778015137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 157621769.213533908129                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        21499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1090017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       636031                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3281279                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       262314                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    854520151                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  56115587713                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    111873183                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  34630750554                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 158799774861                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2548223002592                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39746.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51481.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43395.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54448.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48395.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9714399.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3079531980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1636810065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16503874380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          605535660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8276127600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      46267687740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1297362720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        77666930145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        740.794286                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2960456405                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3500900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  98381420595                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3263815380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1734751425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19281655680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          742325760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8276127600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      46469756160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1127199840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80895631845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        771.589938                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2520585327                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3500900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  98821291673                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                422                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          212                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    128211521.226415                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   239509764.651254                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          212    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    909776500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            212                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    77661934500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  27180842500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14603884                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14603884                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14603884                       # number of overall hits
system.cpu1.icache.overall_hits::total       14603884                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5177                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5177                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5177                       # number of overall misses
system.cpu1.icache.overall_misses::total         5177                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    299294500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    299294500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    299294500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    299294500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14609061                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14609061                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14609061                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14609061                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000354                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000354                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000354                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000354                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57812.343056                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57812.343056                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57812.343056                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57812.343056                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           77                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4932                       # number of writebacks
system.cpu1.icache.writebacks::total             4932                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          245                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          245                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          245                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          245                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4932                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4932                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4932                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4932                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    281854500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    281854500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    281854500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    281854500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000338                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000338                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000338                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000338                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57148.114355                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57148.114355                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57148.114355                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57148.114355                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4932                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14603884                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14603884                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5177                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5177                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    299294500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    299294500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14609061                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14609061                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000354                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000354                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57812.343056                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57812.343056                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          245                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          245                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4932                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4932                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    281854500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    281854500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000338                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000338                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57148.114355                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57148.114355                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14748048                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4964                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2971.000806                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29223054                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29223054                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16078831                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16078831                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16078831                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16078831                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2929058                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2929058                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2929058                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2929058                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 175591592997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 175591592997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 175591592997                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 175591592997                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19007889                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19007889                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19007889                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19007889                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.154097                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.154097                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.154097                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.154097                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 59948.144761                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59948.144761                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 59948.144761                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59948.144761                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4812137                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        10107                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            77814                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            120                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.841532                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.225000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1165955                       # number of writebacks
system.cpu1.dcache.writebacks::total          1165955                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1768738                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1768738                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1768738                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1768738                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1160320                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1160320                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1160320                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1160320                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  76675478500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  76675478500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  76675478500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  76675478500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.061044                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061044                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.061044                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061044                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 66081.321101                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66081.321101                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 66081.321101                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66081.321101                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1165955                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15658818                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15658818                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2555724                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2555724                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 151744105500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 151744105500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18214542                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18214542                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.140312                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.140312                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 59374.214704                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59374.214704                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1435111                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1435111                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1120613                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1120613                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  74395829500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  74395829500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.061523                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.061523                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66388.511913                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66388.511913                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       420013                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        420013                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       373334                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       373334                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23847487497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23847487497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       793347                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       793347                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.470581                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.470581                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63877.084586                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63877.084586                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       333627                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       333627                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39707                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39707                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2279649000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2279649000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.050050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.050050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57411.766187                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57411.766187                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       583686                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       583686                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8000                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8000                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    208879500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    208879500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       591686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       591686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013521                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013521                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26109.937500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26109.937500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7887                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7887                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    191104500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    191104500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013330                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013330                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24230.315709                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24230.315709                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       591092                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       591092                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          341                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          341                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2257000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2257000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       591433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       591433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000577                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000577                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6618.768328                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6618.768328                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          341                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          341                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1924000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1924000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000577                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000577                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5642.228739                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5642.228739                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       114500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       114500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       106500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       106500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          506                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            506                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          533                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          533                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      5214500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      5214500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1039                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1039                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.512993                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.512993                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  9783.302064                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  9783.302064                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          533                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          533                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      4681500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      4681500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.512993                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.512993                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  8783.302064                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  8783.302064                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.805702                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18425142                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1168356                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.770144                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.805702                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.993928                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993928                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         41552424                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        41552424                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 104842777000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3219132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       577311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2993933                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7018434                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5275552                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1003                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1754                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2757                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        226304                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2992829                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          573                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          573                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       664048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5753797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3501458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9934099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28331264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    245275200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       631296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    149262720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423500480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12561184                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17007680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15871332                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.164201                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.385469                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13355285     84.15%     84.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2426000     15.29%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  90047      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15871332                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6620921983                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2879201352                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         332146819                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1754406428                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7459876                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
