
       Lattice Mapping Report File for Design Module 'pc_test_harness'


Design Information
------------------

Command line:   map -a MachXO3L -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial
     ForthCPU_programCounter.ngd -o ForthCPU_programCounter_map.ncd -pr
     ForthCPU_programCounter.prf -mp ForthCPU_programCounter.mrp -lpf C:/Users/D
     uncan/git/ForthCPU/programCounter/ForthCPU_programCounter_synplify.lpf -lpf
     C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf -c 0 -gui -msgset
     C:/Users/Duncan/git/ForthCPU/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO3L-6900CCABGA256
Target Performance:   5
Mapper:  xo3c00a,  version:  Diamond (64-bit) 3.12.1.454
Mapped on:  09/12/23  18:23:27

Design Summary
--------------

   Number of registers:     24 out of  7485 (0%)
      PFU registers:           24 out of  6864 (0%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        17 out of  3432 (0%)
      SLICEs as Logic/ROM:     17 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         13 out of  3432 (0%)
   Number of LUT4s:         33 out of  6864 (0%)
      Number used as logic LUTs:          7
      Number used as distributed RAM:     0
      Number used as ripple logic:       26
      Number used as shift registers:     0
   Number of PIO sites used: 12 + 4(JTAG) out of 207 (8%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net clk: 1 loads, 1 rising, 0 falling (Driver: OSCinst0 )
     Net pc_clk: 10 loads, 10 rising, 0 falling (Driver: psc/clk_out )

                                    Page 1




Design:  pc_test_harness                               Date:  09/12/23  18:23:27

Design Summary (cont)
---------------------
     Net CLKOS: 5 loads, 5 rising, 0 falling (Driver: pll_inst/PLLInst_0 )
   Number of Clock Enables:  0
   Number of LSRs:  2
     Net reset_c: 3 loads, 3 LSLICEs
     Net pc/pc_a_2: 7 loads, 7 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net pc_opx_c[1]: 9 loads
     Net pc_opx_c[0]: 8 loads
     Net pc/pc_a_2: 7 loads
     Net reset_c: 4 loads
     Net addr_c[0]: 2 loads
     Net addr_c[1]: 2 loads
     Net addr_c[2]: 2 loads
     Net addr_c[3]: 2 loads
     Net addr_c[7]: 2 loads
     Net pc/pc_a[1]: 2 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(18): Semantic error in
     "FREQUENCY NET "CLKOP" 80.000000 MHz ;": CLKOP matches no clock nets in the
     design.  This preference has been disabled.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| LOCK                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| reset               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| addr[7]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| addr[6]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| addr[5]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| addr[4]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| addr[3]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| addr[2]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| addr[1]             | OUTPUT    | LVCMOS33  |            |

                                    Page 2




Design:  pc_test_harness                               Date:  09/12/23  18:23:27

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| addr[0]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pc_opx[1]           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pc_opx[0]           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block pll_inst/VCC undriven or does not drive anything - clipped.
Block pc/VCC undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal pll_inst/GND undriven or does not drive anything - clipped.
Signal psc/GND undriven or does not drive anything - clipped.
Signal pc/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal pll_inst/CLKINTFB undriven or does not drive anything - clipped.
Signal pll_inst/DPHSRC undriven or does not drive anything - clipped.
Signal pll_inst/PLLACK undriven or does not drive anything - clipped.
Signal pll_inst/PLLDATO0 undriven or does not drive anything - clipped.
Signal pll_inst/PLLDATO1 undriven or does not drive anything - clipped.
Signal pll_inst/PLLDATO2 undriven or does not drive anything - clipped.
Signal pll_inst/PLLDATO3 undriven or does not drive anything - clipped.
Signal pll_inst/PLLDATO4 undriven or does not drive anything - clipped.
Signal pll_inst/PLLDATO5 undriven or does not drive anything - clipped.
Signal pll_inst/PLLDATO6 undriven or does not drive anything - clipped.
Signal pll_inst/PLLDATO7 undriven or does not drive anything - clipped.
Signal pll_inst/REFCLK undriven or does not drive anything - clipped.
Signal pll_inst/INTLOCK undriven or does not drive anything - clipped.
Signal pll_inst/CLKOS2 undriven or does not drive anything - clipped.
Signal pll_inst/CLKOS_0 undriven or does not drive anything - clipped.
Signal psc/next_s_0_S1[7] undriven or does not drive anything - clipped.
Signal psc/next_s_0_COUT[7] undriven or does not drive anything - clipped.
Signal psc/next_cry_0_S0[0] undriven or does not drive anything - clipped.
Signal psc/N_1 undriven or does not drive anything - clipped.
Signal pc/un1_pc_a_cry_1_0_S1 undriven or does not drive anything - clipped.
Signal pc/un1_pc_a_cry_1_0_S0 undriven or does not drive anything - clipped.
Signal pc/N_1 undriven or does not drive anything - clipped.
Signal pc/un1_pc_a_cry_14_0_COUT undriven or does not drive anything - clipped.
Signal OSCinst0_SEDSTDBY undriven or does not drive anything - clipped.
Block GND was optimized away.
Block pll_inst/GND was optimized away.
Block psc/GND was optimized away.
Block pc/GND was optimized away.

     

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                pll_inst/PLLInst_0

                                    Page 3




Design:  pc_test_harness                               Date:  09/12/23  18:23:27

PLL/DLL Summary (cont)
----------------------
  PLL Type:                                         EHXPLLJ
  Input Clock:                             NODE     clk
  Output Clock(P):                         NODE     pll_inst/CLKOP
  Output Clock(S):                                  NONE
  Output Clock(S2):                                 NONE
  Output Clock(S3):                        NODE     CLKOS
  Feedback Signal:                         NODE     pll_inst/CLKOP
  Reset Signal:                                     NONE
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                         PIN      LOCK_c
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                      20.4600
  Output Clock(P) Frequency (MHz):                  10.0000
  Output Clock(S) Frequency (MHz):                  NA
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                  0.1563
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               REFCLK
  VCO Bypass D Input:                               REFCLK

                                    Page 4




Design:  pc_test_harness                               Date:  09/12/23  18:23:27

PLL/DLL Summary (cont)
----------------------
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     2
  CLKFB Divider:                                    1
  CLKOP Divider:                                    52
  CLKOS Divider:                                    1
  CLKOS2 Divider:                                   128
  CLKOS3 Divider:                                   128
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCinst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk
  OSC Nominal Frequency (MHz):                      20.46

ASIC Components
---------------

Instance Name: OSCinst0
         Type: OSCH
Instance Name: pll_inst/PLLInst_0
         Type: EHXPLLJ

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        















                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
