Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Oct 16 23:12:59 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DAE_FPGA_timing_summary_routed.rpt -pb DAE_FPGA_timing_summary_routed.pb -rpx DAE_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : DAE_FPGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.140ns  (logic 5.368ns (40.856%)  route 7.771ns (59.144%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sel_IBUF[1]_inst/O
                         net (fo=9, routed)           3.243     4.704    sel_IBUF[1]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.828 r  seg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           1.398     6.227    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.351 f  seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.830     7.181    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.305 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.300     9.605    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.140 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.140    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.966ns  (logic 5.369ns (41.407%)  route 7.597ns (58.593%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sel_IBUF[1]_inst/O
                         net (fo=9, routed)           3.243     4.704    sel_IBUF[1]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.828 f  seg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           1.398     6.227    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.351 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.829     7.180    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.304 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.126     9.430    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.966 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.966    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.911ns  (logic 5.344ns (41.390%)  route 7.567ns (58.610%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sel_IBUF[1]_inst/O
                         net (fo=9, routed)           3.243     4.704    sel_IBUF[1]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.828 f  seg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           1.398     6.227    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.351 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.617     6.968    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.092 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.309     9.401    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.911 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.911    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.785ns  (logic 5.338ns (41.750%)  route 7.447ns (58.250%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sel_IBUF[1]_inst/O
                         net (fo=9, routed)           3.243     4.704    sel_IBUF[1]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.828 f  seg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           1.398     6.227    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.351 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.669     7.020    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.144 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.137     9.281    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.785 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.785    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.781ns  (logic 5.362ns (41.956%)  route 7.419ns (58.044%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sel_IBUF[1]_inst/O
                         net (fo=9, routed)           3.243     4.704    sel_IBUF[1]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.828 f  seg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           1.398     6.227    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.351 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.615     6.966    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.090 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.162     9.252    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.781 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.781    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.558ns  (logic 5.353ns (42.629%)  route 7.205ns (57.371%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sel_IBUF[1]_inst/O
                         net (fo=9, routed)           3.243     4.704    sel_IBUF[1]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124     4.828 f  seg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           1.398     6.227    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.351 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.437     6.788    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.912 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.126     9.038    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.558 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.558    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.505ns  (logic 5.354ns (42.818%)  route 7.150ns (57.182%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  rs[1] (IN)
                         net (fo=0)                   0.000     0.000    rs[1]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rs_IBUF[1]_inst/O
                         net (fo=8, routed)           3.405     4.856    rs_IBUF[1]
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.980 f  seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.830     5.810    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.934 r  seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.830     6.764    seg_OBUF[6]_inst_i_6_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I4_O)        0.124     6.888 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.085     8.973    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.505 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.505    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rt[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.015ns  (logic 1.545ns (51.238%)  route 1.470ns (48.762%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  rt[1] (IN)
                         net (fo=0)                   0.000     0.000    rt[1]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  rt_IBUF[1]_inst/O
                         net (fo=8, routed)           0.781     1.004    rt_IBUF[1]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.049 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.147     1.196    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.241 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.542     1.783    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.015 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.015    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rt[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.041ns  (logic 1.533ns (50.433%)  route 1.507ns (49.567%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  rt[1] (IN)
                         net (fo=0)                   0.000     0.000    rt[1]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  rt_IBUF[1]_inst/O
                         net (fo=8, routed)           0.781     1.004    rt_IBUF[1]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.049 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.171     1.220    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.265 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.555     1.820    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.041 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.041    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rt[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.099ns  (logic 1.518ns (48.987%)  route 1.581ns (51.013%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  rt[1] (IN)
                         net (fo=0)                   0.000     0.000    rt[1]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  rt_IBUF[1]_inst/O
                         net (fo=8, routed)           0.781     1.004    rt_IBUF[1]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.049 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.247     1.296    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.341 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.553     1.894    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.099 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.099    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rt[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.141ns  (logic 1.543ns (49.114%)  route 1.598ns (50.886%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  rt[1] (IN)
                         net (fo=0)                   0.000     0.000    rt[1]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  rt_IBUF[1]_inst/O
                         net (fo=8, routed)           0.781     1.004    rt_IBUF[1]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.049 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.233     1.282    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.327 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.584     1.911    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.141 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.141    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rt[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.179ns  (logic 1.524ns (47.947%)  route 1.655ns (52.053%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  rt[1] (IN)
                         net (fo=0)                   0.000     0.000    rt[1]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  rt_IBUF[1]_inst/O
                         net (fo=8, routed)           0.781     1.004    rt_IBUF[1]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.049 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.233     1.282    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.327 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.641     1.968    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.179 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.179    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rt[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.208ns  (logic 1.549ns (48.290%)  route 1.659ns (51.710%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  rt[1] (IN)
                         net (fo=0)                   0.000     0.000    rt[1]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  rt_IBUF[1]_inst/O
                         net (fo=8, routed)           0.781     1.004    rt_IBUF[1]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.049 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.306     1.355    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.400 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.571     1.971    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.208 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.208    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rt[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.269ns  (logic 1.549ns (47.378%)  route 1.720ns (52.622%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  rt[1] (IN)
                         net (fo=0)                   0.000     0.000    rt[1]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  rt_IBUF[1]_inst/O
                         net (fo=8, routed)           0.781     1.004    rt_IBUF[1]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.049 f  seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.306     1.355    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.400 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.633     2.033    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.269 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.269    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





