;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, 202
	SLT 121, 202
	SUB -70, -0
	SUB -70, -0
	SUB -70, -0
	SUB -70, -0
	ADD 210, 60
	ADD 210, 60
	SUB 100, @300
	JMP 0, @-15
	SUB <-137, @100
	SUB <-137, 100
	ADD 210, 60
	ADD 210, 60
	SUB 100, @300
	SUB 100, @300
	SUB @0, @2
	SUB @0, @2
	SUB @-121, @-196
	SUB 100, @300
	SUB 100, @300
	SUB 100, @300
	JMZ -771, @-20
	JMP @120, 6
	SPL @12, #20
	JMZ -771, @-20
	CMP <-137, 100
	CMP @0, @2
	CMP -207, -170
	CMP -207, -170
	SUB -70, -0
	SPL <12, #10
	SUB 100, @300
	SUB @121, 106
	SPL -100, -600
	SLT 121, 0
	SLT 121, 0
	SPL 0, <792
	SLT 121, 0
	SPL 0, <792
	SPL 0, <792
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SPL -77, 29
	SUB 1, <-1
	JMN <-127, 100
	SUB -7, <-120
	SUB 210, 0
	SUB 1, <-1
	JMN <92, #100
	SUB #-129, 503
	SUB #-129, 503
	SLT 121, 0
	SUB 0, @0
	JMN <-127, 100
	SUB 100, @-152
	DJN -9, @-110
	DJN -9, @-110
	SLT 121, 0
	SUB 10, -10
	ADD #-970, -600
	ADD #-970, -600
	JMN 7, <-2
	JMN 12, <10
	JMZ 177, 60
	SUB 12, @10
	JMN <92, #200
	ADD 30, 9
	SUB 12, 50
	SUB 12, @10
	ADD 12, @10
	ADD #72, @200
	CMP 210, 0
	SUB #70, 530
	SUB @7, 522
	SUB #70, 530
	SUB #70, 530
	SUB <0, @2
	SUB 12, @10
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SLT -1, 0
	CMP -0, 4
	SUB 0, @0
	CMP -207, <-120
	SUB @7, 522
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
