<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p362" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_362{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_362{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_362{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_362{left:189px;bottom:979px;}
#t5_362{left:534px;bottom:979px;letter-spacing:-0.15px;}
#t6_362{left:534px;bottom:958px;letter-spacing:-0.11px;}
#t7_362{left:534px;bottom:941px;letter-spacing:-0.15px;}
#t8_362{left:189px;bottom:917px;}
#t9_362{left:534px;bottom:917px;letter-spacing:-0.12px;}
#ta_362{left:189px;bottom:892px;}
#tb_362{left:534px;bottom:892px;letter-spacing:-0.15px;}
#tc_362{left:534px;bottom:871px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#td_362{left:534px;bottom:854px;letter-spacing:-0.11px;}
#te_362{left:534px;bottom:837px;letter-spacing:-0.11px;}
#tf_362{left:534px;bottom:820px;letter-spacing:-0.12px;}
#tg_362{left:189px;bottom:796px;letter-spacing:-0.14px;}
#th_362{left:534px;bottom:796px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_362{left:85px;bottom:771px;letter-spacing:-0.17px;}
#tj_362{left:142px;bottom:771px;letter-spacing:-0.15px;}
#tk_362{left:189px;bottom:771px;letter-spacing:-0.15px;}
#tl_362{left:534px;bottom:771px;letter-spacing:-0.13px;}
#tm_362{left:534px;bottom:750px;letter-spacing:-0.11px;}
#tn_362{left:85px;bottom:726px;letter-spacing:-0.18px;}
#to_362{left:142px;bottom:726px;letter-spacing:-0.15px;}
#tp_362{left:189px;bottom:726px;letter-spacing:-0.16px;}
#tq_362{left:447px;bottom:726px;letter-spacing:-0.13px;}
#tr_362{left:534px;bottom:726px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_362{left:189px;bottom:701px;letter-spacing:-0.14px;}
#tt_362{left:534px;bottom:701px;letter-spacing:-0.13px;}
#tu_362{left:189px;bottom:677px;letter-spacing:-0.15px;}
#tv_362{left:534px;bottom:677px;letter-spacing:-0.15px;}
#tw_362{left:534px;bottom:655px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#tx_362{left:534px;bottom:639px;letter-spacing:-0.12px;}
#ty_362{left:189px;bottom:614px;letter-spacing:-0.14px;}
#tz_362{left:534px;bottom:614px;letter-spacing:-0.13px;}
#t10_362{left:534px;bottom:593px;letter-spacing:-0.11px;}
#t11_362{left:534px;bottom:576px;letter-spacing:-0.12px;}
#t12_362{left:189px;bottom:551px;letter-spacing:-0.14px;}
#t13_362{left:534px;bottom:551px;letter-spacing:-0.12px;}
#t14_362{left:86px;bottom:527px;letter-spacing:-0.17px;}
#t15_362{left:142px;bottom:527px;letter-spacing:-0.15px;}
#t16_362{left:189px;bottom:527px;letter-spacing:-0.16px;}
#t17_362{left:447px;bottom:527px;letter-spacing:-0.13px;}
#t18_362{left:534px;bottom:527px;letter-spacing:-0.12px;}
#t19_362{left:189px;bottom:503px;letter-spacing:-0.16px;}
#t1a_362{left:534px;bottom:503px;letter-spacing:-0.13px;}
#t1b_362{left:189px;bottom:478px;letter-spacing:-0.15px;}
#t1c_362{left:534px;bottom:478px;letter-spacing:-0.15px;}
#t1d_362{left:534px;bottom:457px;letter-spacing:-0.11px;}
#t1e_362{left:534px;bottom:440px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_362{left:189px;bottom:415px;letter-spacing:-0.11px;}
#t1g_362{left:534px;bottom:415px;letter-spacing:-0.13px;}
#t1h_362{left:86px;bottom:391px;letter-spacing:-0.17px;}
#t1i_362{left:142px;bottom:391px;letter-spacing:-0.15px;}
#t1j_362{left:189px;bottom:391px;letter-spacing:-0.16px;}
#t1k_362{left:447px;bottom:391px;letter-spacing:-0.13px;}
#t1l_362{left:534px;bottom:391px;letter-spacing:-0.12px;}
#t1m_362{left:189px;bottom:367px;letter-spacing:-0.16px;}
#t1n_362{left:534px;bottom:367px;letter-spacing:-0.13px;}
#t1o_362{left:189px;bottom:342px;letter-spacing:-0.15px;}
#t1p_362{left:534px;bottom:342px;letter-spacing:-0.15px;}
#t1q_362{left:534px;bottom:321px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t1r_362{left:534px;bottom:304px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_362{left:189px;bottom:279px;letter-spacing:-0.14px;}
#t1t_362{left:534px;bottom:279px;letter-spacing:-0.12px;}
#t1u_362{left:85px;bottom:255px;letter-spacing:-0.18px;}
#t1v_362{left:142px;bottom:255px;letter-spacing:-0.15px;}
#t1w_362{left:189px;bottom:255px;letter-spacing:-0.16px;}
#t1x_362{left:447px;bottom:255px;letter-spacing:-0.13px;}
#t1y_362{left:534px;bottom:255px;letter-spacing:-0.12px;}
#t1z_362{left:189px;bottom:231px;letter-spacing:-0.13px;}
#t20_362{left:534px;bottom:231px;letter-spacing:-0.12px;}
#t21_362{left:189px;bottom:206px;letter-spacing:-0.13px;}
#t22_362{left:534px;bottom:206px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_362{left:534px;bottom:185px;letter-spacing:-0.12px;}
#t24_362{left:189px;bottom:160px;letter-spacing:-0.14px;}
#t25_362{left:534px;bottom:160px;letter-spacing:-0.11px;}
#t26_362{left:534px;bottom:144px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#t27_362{left:113px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t28_362{left:199px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t29_362{left:221px;bottom:1068px;letter-spacing:0.13px;word-spacing:0.01px;}
#t2a_362{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2b_362{left:101px;bottom:1028px;letter-spacing:-0.12px;}
#t2c_362{left:231px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2d_362{left:466px;bottom:1028px;letter-spacing:-0.13px;}
#t2e_362{left:644px;bottom:1028px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2f_362{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2g_362{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_362{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_362{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_362{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_362{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_362{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts362" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg362Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg362" style="-webkit-user-select: none;"><object width="935" height="1210" data="362/362.svg" type="image/svg+xml" id="pdf362" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_362" class="t s1_362">2-346 </span><span id="t2_362" class="t s1_362">Vol. 4 </span>
<span id="t3_362" class="t s2_362">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_362" class="t s3_362">5 </span><span id="t5_362" class="t s3_362">SPLIT_LOCK_DISABLE_SUPPORTED </span>
<span id="t6_362" class="t s3_362">When read as 1, software can set bit 29 of </span>
<span id="t7_362" class="t s3_362">MSR_MEMORY_CTRL. </span>
<span id="t8_362" class="t s3_362">6 </span><span id="t9_362" class="t s3_362">Reserved: returns zero. </span>
<span id="ta_362" class="t s3_362">7 </span><span id="tb_362" class="t s3_362">UC_STORE_THROTTLING_SUPPORTED </span>
<span id="tc_362" class="t s3_362">Indicates that the snoop filter quality of service MSRs </span>
<span id="td_362" class="t s3_362">are supported on this core. This is based on the </span>
<span id="te_362" class="t s3_362">existence of a non-inclusive cache and the L2/MLC </span>
<span id="tf_362" class="t s3_362">QoS feature supported. </span>
<span id="tg_362" class="t s3_362">63:8 </span><span id="th_362" class="t s3_362">Reserved: returns zero. </span>
<span id="ti_362" class="t s3_362">E1H </span><span id="tj_362" class="t s3_362">225 </span><span id="tk_362" class="t s3_362">IA32_UMWAIT_CONTROL </span><span id="tl_362" class="t s3_362">UMWAIT Control (R/W) </span>
<span id="tm_362" class="t s3_362">See Table 2-2. </span>
<span id="tn_362" class="t s3_362">EDH </span><span id="to_362" class="t s3_362">237 </span><span id="tp_362" class="t s3_362">MSR_RAR_CONTROL </span><span id="tq_362" class="t s3_362">Thread </span><span id="tr_362" class="t s3_362">RAR Control (R/W) </span>
<span id="ts_362" class="t s3_362">63:32 </span><span id="tt_362" class="t s3_362">Reserved. </span>
<span id="tu_362" class="t s3_362">31 </span><span id="tv_362" class="t s3_362">ENABLE </span>
<span id="tw_362" class="t s3_362">RAR events are recognized. When RAR is not enabled, </span>
<span id="tx_362" class="t s3_362">RARs are dropped. </span>
<span id="ty_362" class="t s3_362">30 </span><span id="tz_362" class="t s3_362">IGNORE_IF </span>
<span id="t10_362" class="t s3_362">Allow RAR servicing at the RLP regardless of the </span>
<span id="t11_362" class="t s3_362">value of RFLAGS.IF. </span>
<span id="t12_362" class="t s3_362">29:0 </span><span id="t13_362" class="t s3_362">Reserved. </span>
<span id="t14_362" class="t s3_362">EEH </span><span id="t15_362" class="t s3_362">238 </span><span id="t16_362" class="t s3_362">MSR_RAR_ACTION_VECTOR_BASE </span><span id="t17_362" class="t s3_362">Thread </span><span id="t18_362" class="t s3_362">Pointer to RAR Action Vector (R/W) </span>
<span id="t19_362" class="t s3_362">63:MAXPHYADDR </span><span id="t1a_362" class="t s3_362">Reserved. </span>
<span id="t1b_362" class="t s3_362">MAXPHYADDR-1:6 </span><span id="t1c_362" class="t s3_362">VECTOR_PHYSICAL_ADDRESS </span>
<span id="t1d_362" class="t s3_362">Pointer to the physical address of the 64B aligned </span>
<span id="t1e_362" class="t s3_362">RAR action vector. </span>
<span id="t1f_362" class="t s3_362">5:0 </span><span id="t1g_362" class="t s3_362">Reserved. </span>
<span id="t1h_362" class="t s3_362">EFH </span><span id="t1i_362" class="t s3_362">239 </span><span id="t1j_362" class="t s3_362">MSR_RAR_PAYLOAD_TABLE_BASE </span><span id="t1k_362" class="t s3_362">Thread </span><span id="t1l_362" class="t s3_362">Pointer to Base of RAR Payload Table (R/W) </span>
<span id="t1m_362" class="t s3_362">63:MAXPHYADDR </span><span id="t1n_362" class="t s3_362">Reserved. </span>
<span id="t1o_362" class="t s3_362">MAXPHYADDR-1:12 </span><span id="t1p_362" class="t s3_362">TABLE_PHYSICAL_ADDRESS </span>
<span id="t1q_362" class="t s3_362">Pointer to the base physical address of the 4K aligned </span>
<span id="t1r_362" class="t s3_362">RAR payload table. </span>
<span id="t1s_362" class="t s3_362">11:0 </span><span id="t1t_362" class="t s3_362">Reserved. </span>
<span id="t1u_362" class="t s3_362">F0H </span><span id="t1v_362" class="t s3_362">240 </span><span id="t1w_362" class="t s3_362">MSR_RAR_INFO </span><span id="t1x_362" class="t s3_362">Thread </span><span id="t1y_362" class="t s3_362">Read Only RAR Information (RO) </span>
<span id="t1z_362" class="t s3_362">63:38 </span><span id="t20_362" class="t s3_362">Always zero. </span>
<span id="t21_362" class="t s3_362">37:32 </span><span id="t22_362" class="t s3_362">Table Max Index </span>
<span id="t23_362" class="t s3_362">Maximum supported payload table index. </span>
<span id="t24_362" class="t s3_362">31:0 </span><span id="t25_362" class="t s3_362">Supported payload type bitmap. A value of 1 in bit </span>
<span id="t26_362" class="t s3_362">position [i] indicates that payload type [i] is supported. </span>
<span id="t27_362" class="t s4_362">Table 2-52. </span><span id="t28_362" class="t s4_362">Additional MSRs Supported by the 4th Generation Intel® Xeon® Scalable Processor Family </span>
<span id="t29_362" class="t s4_362">with a CPUID Signature DisplayFamily_DisplayModel Value of 06_8FH </span>
<span id="t2a_362" class="t s5_362">Register </span>
<span id="t2b_362" class="t s5_362">Address </span><span id="t2c_362" class="t s5_362">Register Name / Bit Fields </span><span id="t2d_362" class="t s5_362">Scope </span><span id="t2e_362" class="t s5_362">Bit Description </span>
<span id="t2f_362" class="t s5_362">Hex </span><span id="t2g_362" class="t s5_362">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
