<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: SPI Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__spi__defines.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">SPI Defines<div class="ingroups"><a class="el" href="group__STM32F2xx__defines.html">STM32F2xx Defines</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the STM32F2xx SPI</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for SPI Defines:</div>
<div class="dyncontent">
<div class="center"><img src="group__spi__defines.png" border="0" usemap="#agroup____spi____defines" alt=""/></div>
<map name="agroup____spi____defines" id="agroup____spi____defines">
<area shape="rect" href="group__STM32F2xx__defines.html" title="Defined Constants and Types for the STM32F2xx series." alt="" coords="5,183,156,209"/>
<area shape="rect" title="Defined Constants and Types for the STM32F2xx SPI" alt="" coords="204,183,299,209"/>
<area shape="rect" href="group__spi__baudrate.html" title=" " alt="" coords="368,5,516,45"/>
<area shape="rect" href="group__spi__br__pre.html" title=" " alt="" coords="363,69,521,109"/>
<area shape="rect" href="group__spi__cpha.html" title=" " alt="" coords="381,134,503,159"/>
<area shape="rect" href="group__spi__cpol.html" title=" " alt="" coords="375,183,509,209"/>
<area shape="rect" href="group__spi__dff.html" title=" " alt="" coords="359,233,525,258"/>
<area shape="rect" href="group__spi__lsbfirst.html" title=" " alt="" coords="379,282,505,307"/>
<area shape="rect" href="group__spi__reg__base.html" title=" " alt="" coords="347,331,537,357"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__spi__reg__base"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__reg__base.html">SPI Register base address</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__spi__lsbfirst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__lsbfirst.html">SPI lsb/msb first</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__spi__baudrate"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__baudrate.html">SPI peripheral baud rates</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__spi__br__pre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__br__pre.html">SPI peripheral baud rate prescale values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__spi__cpol"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__cpol.html">SPI clock polarity</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__spi__cpha"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__cpha.html">SPI clock phase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__spi__dff"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__dff.html">SPI data frame format</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5b22576464ecf00e80edd72c2ecb798f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga5b22576464ecf00e80edd72c2ecb798f">SPI_CR1</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x00)</td></tr>
<tr class="separator:ga5b22576464ecf00e80edd72c2ecb798f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0393e29f8adf23f680d2a76b459b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1d0393e29f8adf23f680d2a76b459b29">SPI1_CR1</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5b22576464ecf00e80edd72c2ecb798f">SPI_CR1</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:ga1d0393e29f8adf23f680d2a76b459b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467d258c81d87a99b3886dbeff9656df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga467d258c81d87a99b3886dbeff9656df">SPI2_CR1</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5b22576464ecf00e80edd72c2ecb798f">SPI_CR1</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:ga467d258c81d87a99b3886dbeff9656df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d7b1a18ce06141832046559805e20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac2d7b1a18ce06141832046559805e20f">SPI3_CR1</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5b22576464ecf00e80edd72c2ecb798f">SPI_CR1</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gac2d7b1a18ce06141832046559805e20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc382fdfc0efda4b928c83b6e4c4cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga5cc382fdfc0efda4b928c83b6e4c4cef">SPI_CR2</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x04)</td></tr>
<tr class="separator:ga5cc382fdfc0efda4b928c83b6e4c4cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7183b2ad1bd6be85429e41d946e900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga0c7183b2ad1bd6be85429e41d946e900">SPI1_CR2</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5cc382fdfc0efda4b928c83b6e4c4cef">SPI_CR2</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:ga0c7183b2ad1bd6be85429e41d946e900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac840a4dced50dc6dead2bfee009c94d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac840a4dced50dc6dead2bfee009c94d7">SPI2_CR2</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5cc382fdfc0efda4b928c83b6e4c4cef">SPI_CR2</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gac840a4dced50dc6dead2bfee009c94d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414c75158a81089c083dcdb827222524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga414c75158a81089c083dcdb827222524">SPI3_CR2</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5cc382fdfc0efda4b928c83b6e4c4cef">SPI_CR2</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:ga414c75158a81089c083dcdb827222524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14de4e25f63b18a43dc0f20bdc4fe8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae14de4e25f63b18a43dc0f20bdc4fe8e">SPI_SR</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x08)</td></tr>
<tr class="separator:gae14de4e25f63b18a43dc0f20bdc4fe8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b19fcaa36c268e02998a7719d021bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga2b19fcaa36c268e02998a7719d021bac">SPI1_SR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gae14de4e25f63b18a43dc0f20bdc4fe8e">SPI_SR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:ga2b19fcaa36c268e02998a7719d021bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d844381f1f96dd5d969cccdab12144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga42d844381f1f96dd5d969cccdab12144">SPI2_SR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gae14de4e25f63b18a43dc0f20bdc4fe8e">SPI_SR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:ga42d844381f1f96dd5d969cccdab12144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb5f414fe5235c907a2e9d6e9e4ec77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaddb5f414fe5235c907a2e9d6e9e4ec77">SPI3_SR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gae14de4e25f63b18a43dc0f20bdc4fe8e">SPI_SR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gaddb5f414fe5235c907a2e9d6e9e4ec77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e95e2b653dfa3add622205d9cb0ddb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga9e95e2b653dfa3add622205d9cb0ddb5">SPI_DR</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x0c)</td></tr>
<tr class="separator:ga9e95e2b653dfa3add622205d9cb0ddb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac722f03db0bd29ea57a5b434d5959fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaac722f03db0bd29ea57a5b434d5959fe">SPI1_DR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9e95e2b653dfa3add622205d9cb0ddb5">SPI_DR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gaac722f03db0bd29ea57a5b434d5959fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae234c4d110386ec74b380427405c110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaae234c4d110386ec74b380427405c110">SPI2_DR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9e95e2b653dfa3add622205d9cb0ddb5">SPI_DR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaae234c4d110386ec74b380427405c110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f4912609ebf1089a6fc369052cdaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga62f4912609ebf1089a6fc369052cdaf3">SPI3_DR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9e95e2b653dfa3add622205d9cb0ddb5">SPI_DR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:ga62f4912609ebf1089a6fc369052cdaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9091d955536945bf5a9e0af4c38e7a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga9091d955536945bf5a9e0af4c38e7a4b">SPI_CRCPR</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x10)</td></tr>
<tr class="separator:ga9091d955536945bf5a9e0af4c38e7a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e2c60713d6f45ccb7c0c1f6917635c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaa1e2c60713d6f45ccb7c0c1f6917635c">SPI1_CRCPR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9091d955536945bf5a9e0af4c38e7a4b">SPI_CRCPR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gaa1e2c60713d6f45ccb7c0c1f6917635c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d6f1649bba34828dc2a9182c0f1c505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga6d6f1649bba34828dc2a9182c0f1c505">SPI2_CRCPR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9091d955536945bf5a9e0af4c38e7a4b">SPI_CRCPR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:ga6d6f1649bba34828dc2a9182c0f1c505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec2723f5d1ab581d749307246a365db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaec2723f5d1ab581d749307246a365db0">SPI3_CRCPR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9091d955536945bf5a9e0af4c38e7a4b">SPI_CRCPR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gaec2723f5d1ab581d749307246a365db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a17c5b156d743f785ea82a06a3472c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga73a17c5b156d743f785ea82a06a3472c">SPI_RXCRCR</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x14)</td></tr>
<tr class="separator:ga73a17c5b156d743f785ea82a06a3472c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d576ce48ac059bca6053613b524186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga15d576ce48ac059bca6053613b524186">SPI1_RXCRCR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga73a17c5b156d743f785ea82a06a3472c">SPI_RXCRCR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:ga15d576ce48ac059bca6053613b524186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1569d55fbf01a9b6f22d0a038b639b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1569d55fbf01a9b6f22d0a038b639b30">SPI2_RXCRCR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga73a17c5b156d743f785ea82a06a3472c">SPI_RXCRCR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:ga1569d55fbf01a9b6f22d0a038b639b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ce2fd5346ad1d13553f0159080e2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae5ce2fd5346ad1d13553f0159080e2f9">SPI3_RXCRCR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga73a17c5b156d743f785ea82a06a3472c">SPI_RXCRCR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gae5ce2fd5346ad1d13553f0159080e2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9558028fb34815a55a7e1c120293c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf9558028fb34815a55a7e1c120293c9a">SPI_TXCRCR</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x18)</td></tr>
<tr class="separator:gaf9558028fb34815a55a7e1c120293c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eff68f8eb5ccf37b30aa58acf4fb6ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga0eff68f8eb5ccf37b30aa58acf4fb6ba">SPI1_TXCRCR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gaf9558028fb34815a55a7e1c120293c9a">SPI_TXCRCR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:ga0eff68f8eb5ccf37b30aa58acf4fb6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc21765f27e44275d19453b643fc805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga3cc21765f27e44275d19453b643fc805">SPI2_TXCRCR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gaf9558028fb34815a55a7e1c120293c9a">SPI_TXCRCR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:ga3cc21765f27e44275d19453b643fc805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5fddcc01d0626a7fb111bd351e2b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gabe5fddcc01d0626a7fb111bd351e2b3b">SPI3_TXCRCR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gaf9558028fb34815a55a7e1c120293c9a">SPI_TXCRCR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gabe5fddcc01d0626a7fb111bd351e2b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247b640af48de1c78e8f84dd253761ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga247b640af48de1c78e8f84dd253761ad">SPI_I2SCFGR</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x1c)</td></tr>
<tr class="separator:ga247b640af48de1c78e8f84dd253761ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d48b214a986df19f304a656d09c4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gab1d48b214a986df19f304a656d09c4e0">SPI1_I2SCFGR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga247b640af48de1c78e8f84dd253761ad">SPI_I2SCFGR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gab1d48b214a986df19f304a656d09c4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381b61bab28b1219b50030b13ad63f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga381b61bab28b1219b50030b13ad63f99">SPI2_I2SCFGR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga247b640af48de1c78e8f84dd253761ad">SPI_I2SCFGR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:ga381b61bab28b1219b50030b13ad63f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7696e2020f1d0087b185eea74d031c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga7696e2020f1d0087b185eea74d031c7e">SPI3_I2SCFGR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga247b640af48de1c78e8f84dd253761ad">SPI_I2SCFGR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:ga7696e2020f1d0087b185eea74d031c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b48431280d8f10a2f1bfb766eb7533b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1b48431280d8f10a2f1bfb766eb7533b">SPI_I2SPR</a>(spi_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x20)</td></tr>
<tr class="separator:ga1b48431280d8f10a2f1bfb766eb7533b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237764a25b899e2dae26488be4da4ce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga237764a25b899e2dae26488be4da4ce5">SPI1_I2SPR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga1b48431280d8f10a2f1bfb766eb7533b">SPI_I2SPR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:ga237764a25b899e2dae26488be4da4ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfa73f6fef029c4cbd24ae2e9dca199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaccfa73f6fef029c4cbd24ae2e9dca199">SPI2_I2SPR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga1b48431280d8f10a2f1bfb766eb7533b">SPI_I2SPR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaccfa73f6fef029c4cbd24ae2e9dca199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed21bdc035d03562187005913f684848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaed21bdc035d03562187005913f684848">SPI3_I2SPR</a>&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga1b48431280d8f10a2f1bfb766eb7533b">SPI_I2SPR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gaed21bdc035d03562187005913f684848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd7f003576e8fd1494785fa28ceba66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gadfd7f003576e8fd1494785fa28ceba66">SPI_CR1_BIDIMODE_2LINE_UNIDIR</a>&#160;&#160;&#160;(0 &lt;&lt; 15)</td></tr>
<tr class="separator:gadfd7f003576e8fd1494785fa28ceba66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cea920dbbd0a9cf4651df5d457d9177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1cea920dbbd0a9cf4651df5d457d9177">SPI_CR1_BIDIMODE_1LINE_BIDIR</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga1cea920dbbd0a9cf4651df5d457d9177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga23f683a1252ccaf625cae1a978989b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gae94612b95395eff626f5f3d7d28352dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga3eee671793983a3bd669c9173b2ce210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf23c590d98279634af05550702a806da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaa8d902302c5eb81ce4a57029de281232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga69e543fa9584fd636032a3ee735f750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d3292e963499c0e9a36869909229e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga13d3292e963499c0e9a36869909229e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga40e14de547aa06864abcd4b0422d8b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a46ec31f836507d5efee99dbea641a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga4a46ec31f836507d5efee99dbea641a3">SPI_I2SCFGR_I2SCFG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4a46ec31f836507d5efee99dbea641a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga021b67c5ec104ba218e8d7f4ab85bbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga021b67c5ec104ba218e8d7f4ab85bbe0">SPI_I2SCFGR_I2SCFG_SLAVE_TRANSMIT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga021b67c5ec104ba218e8d7f4ab85bbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2ad733a8f357d0f3e5e7eae4430f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga6e2ad733a8f357d0f3e5e7eae4430f95">SPI_I2SCFGR_I2SCFG_SLAVE_RECEIVE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga6e2ad733a8f357d0f3e5e7eae4430f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115fb234845cf85ce3f25e74adeabc06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga115fb234845cf85ce3f25e74adeabc06">SPI_I2SCFGR_I2SCFG_MASTER_TRANSMIT</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga115fb234845cf85ce3f25e74adeabc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2586d448a7b8b280da97cfa56e30ca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gab2586d448a7b8b280da97cfa56e30ca0">SPI_I2SCFGR_I2SCFG_MASTER_RECEIVE</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gab2586d448a7b8b280da97cfa56e30ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58730be1308b40c92e959bbcc54f3af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga58730be1308b40c92e959bbcc54f3af9">SPI_I2SCFGR_I2SSTD_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga58730be1308b40c92e959bbcc54f3af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34dee429fd22f9b47750db633f5d71ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga34dee429fd22f9b47750db633f5d71ab">SPI_I2SCFGR_I2SSTD_I2S_PHILIPS</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga34dee429fd22f9b47750db633f5d71ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c5c1e4e476536930f41dddde0d8a242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1c5c1e4e476536930f41dddde0d8a242">SPI_I2SCFGR_I2SSTD_MSB_JUSTIFIED</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga1c5c1e4e476536930f41dddde0d8a242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68aa7d1012026ecdd5e19fbb8a376093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga68aa7d1012026ecdd5e19fbb8a376093">SPI_I2SCFGR_I2SSTD_LSB_JUSTIFIED</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga68aa7d1012026ecdd5e19fbb8a376093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae9d7b185114019488a2dc7973d7b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gafae9d7b185114019488a2dc7973d7b98">SPI_I2SCFGR_I2SSTD_PCM</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gafae9d7b185114019488a2dc7973d7b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a1a72c1c2f7a18e4a6847895bc6c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaa5a1a72c1c2f7a18e4a6847895bc6c74">SPI_I2SCFGR_DATLEN_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa5a1a72c1c2f7a18e4a6847895bc6c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6761207ad6040842b8e9416295204770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga6761207ad6040842b8e9416295204770">SPI_I2SCFGR_DATLEN_16BIT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6761207ad6040842b8e9416295204770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8f70b297d87dff340508ea00269c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gacb8f70b297d87dff340508ea00269c83">SPI_I2SCFGR_DATLEN_24BIT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gacb8f70b297d87dff340508ea00269c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd2322c846b9edf21d876d5c4c6e014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga7cd2322c846b9edf21d876d5c4c6e014">SPI_I2SCFGR_DATLEN_32BIT</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga7cd2322c846b9edf21d876d5c4c6e014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c362b3d703698a7891f032f6b29056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga9c362b3d703698a7891f032f6b29056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25669c3686c0c577d2d371ac09200ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga25669c3686c0c577d2d371ac09200ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3f41fa2150831afaac191046087f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga09e3f41fa2150831afaac191046087f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc303987f723bd4d0b8daf13eb7083d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gacc303987f723bd4d0b8daf13eb7083d7">SPI_CR2_FRF_MOTOROLA_MODE</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gacc303987f723bd4d0b8daf13eb7083d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8fa5531425075a91e5da35a6f53e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gabd8fa5531425075a91e5da35a6f53e2a">SPI_CR2_FRF_TI_MODE</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gabd8fa5531425075a91e5da35a6f53e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a833b915e27cd63a5fc416d9002472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac2a833b915e27cd63a5fc416d9002472">SPI_SR_TIFRFE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gac2a833b915e27cd63a5fc416d9002472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2c7cac9431231663af42e6f5aabce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gace2c7cac9431231663af42e6f5aabce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga33fbdd2e4f6b876273a2b3f0e05eb6b4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga33fbdd2e4f6b876273a2b3f0e05eb6b4">spi_enable</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga33fbdd2e4f6b876273a2b3f0e05eb6b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable.  <a href="group__spi__defines.html#ga33fbdd2e4f6b876273a2b3f0e05eb6b4">More...</a><br /></td></tr>
<tr class="separator:ga33fbdd2e4f6b876273a2b3f0e05eb6b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a67a664d96e95e80d3308b7d53736e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga3a67a664d96e95e80d3308b7d53736e6">spi_disable</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga3a67a664d96e95e80d3308b7d53736e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable.  <a href="group__spi__defines.html#ga3a67a664d96e95e80d3308b7d53736e6">More...</a><br /></td></tr>
<tr class="separator:ga3a67a664d96e95e80d3308b7d53736e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76785dab1741f75d4fc2f03793b57d9"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf76785dab1741f75d4fc2f03793b57d9">spi_clean_disable</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaf76785dab1741f75d4fc2f03793b57d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clean Disable.  <a href="group__spi__defines.html#gaf76785dab1741f75d4fc2f03793b57d9">More...</a><br /></td></tr>
<tr class="separator:gaf76785dab1741f75d4fc2f03793b57d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c3dfa86916c2c38d4a1957f4704bb47"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga6c3dfa86916c2c38d4a1957f4704bb47">spi_write</a> (uint32_t spi, uint16_t data)</td></tr>
<tr class="memdesc:ga6c3dfa86916c2c38d4a1957f4704bb47"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Write.  <a href="group__spi__defines.html#ga6c3dfa86916c2c38d4a1957f4704bb47">More...</a><br /></td></tr>
<tr class="separator:ga6c3dfa86916c2c38d4a1957f4704bb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fcf7661af69bcf8999ae3f6d102fd8b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1fcf7661af69bcf8999ae3f6d102fd8b">spi_send</a> (uint32_t spi, uint16_t data)</td></tr>
<tr class="memdesc:ga1fcf7661af69bcf8999ae3f6d102fd8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Write with Blocking.  <a href="group__spi__defines.html#ga1fcf7661af69bcf8999ae3f6d102fd8b">More...</a><br /></td></tr>
<tr class="separator:ga1fcf7661af69bcf8999ae3f6d102fd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bfe6bd4512dc398cb7f680feec01b20"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga1bfe6bd4512dc398cb7f680feec01b20">spi_read</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga1bfe6bd4512dc398cb7f680feec01b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Read.  <a href="group__spi__defines.html#ga1bfe6bd4512dc398cb7f680feec01b20">More...</a><br /></td></tr>
<tr class="separator:ga1bfe6bd4512dc398cb7f680feec01b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae453ac946166bc51a42c35738d9d005b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae453ac946166bc51a42c35738d9d005b">spi_xfer</a> (uint32_t spi, uint16_t data)</td></tr>
<tr class="memdesc:gae453ac946166bc51a42c35738d9d005b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Write and Read Exchange.  <a href="group__spi__defines.html#gae453ac946166bc51a42c35738d9d005b">More...</a><br /></td></tr>
<tr class="separator:gae453ac946166bc51a42c35738d9d005b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0088037e6a1aa78a9ed4c4e261a55ac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf0088037e6a1aa78a9ed4c4e261a55ac">spi_set_bidirectional_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaf0088037e6a1aa78a9ed4c4e261a55ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Bidirectional Simplex Mode.  <a href="group__spi__defines.html#gaf0088037e6a1aa78a9ed4c4e261a55ac">More...</a><br /></td></tr>
<tr class="separator:gaf0088037e6a1aa78a9ed4c4e261a55ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ed748ce16f85c263594198b702d949"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga25ed748ce16f85c263594198b702d949">spi_set_unidirectional_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga25ed748ce16f85c263594198b702d949"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Unidirectional Mode.  <a href="group__spi__defines.html#ga25ed748ce16f85c263594198b702d949">More...</a><br /></td></tr>
<tr class="separator:ga25ed748ce16f85c263594198b702d949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27f88063c2cb644a2935490d61202c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaf27f88063c2cb644a2935490d61202c5">spi_set_bidirectional_receive_only_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaf27f88063c2cb644a2935490d61202c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Bidirectional Simplex Receive Only Mode.  <a href="group__spi__defines.html#gaf27f88063c2cb644a2935490d61202c5">More...</a><br /></td></tr>
<tr class="separator:gaf27f88063c2cb644a2935490d61202c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad1268a257456a854b960f8aa73b1ce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga8ad1268a257456a854b960f8aa73b1ce">spi_set_bidirectional_transmit_only_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga8ad1268a257456a854b960f8aa73b1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Bidirectional Simplex Receive Only Mode.  <a href="group__spi__defines.html#ga8ad1268a257456a854b960f8aa73b1ce">More...</a><br /></td></tr>
<tr class="separator:ga8ad1268a257456a854b960f8aa73b1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3993016e02c92b696c8661840e602a00"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga3993016e02c92b696c8661840e602a00">spi_enable_crc</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga3993016e02c92b696c8661840e602a00"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable the CRC.  <a href="group__spi__defines.html#ga3993016e02c92b696c8661840e602a00">More...</a><br /></td></tr>
<tr class="separator:ga3993016e02c92b696c8661840e602a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168934fcc518d617447514ca06a48b3c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga168934fcc518d617447514ca06a48b3c">spi_disable_crc</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga168934fcc518d617447514ca06a48b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable the CRC.  <a href="group__spi__defines.html#ga168934fcc518d617447514ca06a48b3c">More...</a><br /></td></tr>
<tr class="separator:ga168934fcc518d617447514ca06a48b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f70abf18588bb5bbe24da6457cb9ff7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga0f70abf18588bb5bbe24da6457cb9ff7">spi_set_next_tx_from_buffer</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga0f70abf18588bb5bbe24da6457cb9ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Next Transmit is a Data Word.  <a href="group__spi__defines.html#ga0f70abf18588bb5bbe24da6457cb9ff7">More...</a><br /></td></tr>
<tr class="separator:ga0f70abf18588bb5bbe24da6457cb9ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd95475b2fe0fab2a7c22c5ae50aa14"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaabd95475b2fe0fab2a7c22c5ae50aa14">spi_set_next_tx_from_crc</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaabd95475b2fe0fab2a7c22c5ae50aa14"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Next Transmit is a CRC Word.  <a href="group__spi__defines.html#gaabd95475b2fe0fab2a7c22c5ae50aa14">More...</a><br /></td></tr>
<tr class="separator:gaabd95475b2fe0fab2a7c22c5ae50aa14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714f48c6586abf8ce6e3e118f6303708"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga714f48c6586abf8ce6e3e118f6303708">spi_set_full_duplex_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga714f48c6586abf8ce6e3e118f6303708"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Full Duplex (3-wire) Mode.  <a href="group__spi__defines.html#ga714f48c6586abf8ce6e3e118f6303708">More...</a><br /></td></tr>
<tr class="separator:ga714f48c6586abf8ce6e3e118f6303708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacdf55f39a2de0f53ac356233cc34cbb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaacdf55f39a2de0f53ac356233cc34cbb">spi_set_receive_only_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaacdf55f39a2de0f53ac356233cc34cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Receive Only Mode for Simplex (2-wire) Unidirectional Transfers.  <a href="group__spi__defines.html#gaacdf55f39a2de0f53ac356233cc34cbb">More...</a><br /></td></tr>
<tr class="separator:gaacdf55f39a2de0f53ac356233cc34cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf9bda5fa58c220e6d45d6a809737c4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga4cf9bda5fa58c220e6d45d6a809737c4">spi_disable_software_slave_management</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga4cf9bda5fa58c220e6d45d6a809737c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable Slave Management by Hardware.  <a href="group__spi__defines.html#ga4cf9bda5fa58c220e6d45d6a809737c4">More...</a><br /></td></tr>
<tr class="separator:ga4cf9bda5fa58c220e6d45d6a809737c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3cb4176148e6f3602a0b238f32eb83b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gab3cb4176148e6f3602a0b238f32eb83b">spi_enable_software_slave_management</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gab3cb4176148e6f3602a0b238f32eb83b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable Slave Management by Software.  <a href="group__spi__defines.html#gab3cb4176148e6f3602a0b238f32eb83b">More...</a><br /></td></tr>
<tr class="separator:gab3cb4176148e6f3602a0b238f32eb83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86076b9c51c2ce18f844d42053ed8cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gad86076b9c51c2ce18f844d42053ed8cc">spi_set_nss_high</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gad86076b9c51c2ce18f844d42053ed8cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Software NSS Signal High.  <a href="group__spi__defines.html#gad86076b9c51c2ce18f844d42053ed8cc">More...</a><br /></td></tr>
<tr class="separator:gad86076b9c51c2ce18f844d42053ed8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47838ebf43d91e96b65338b6b0a50786"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga47838ebf43d91e96b65338b6b0a50786">spi_set_nss_low</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga47838ebf43d91e96b65338b6b0a50786"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Software NSS Signal Low.  <a href="group__spi__defines.html#ga47838ebf43d91e96b65338b6b0a50786">More...</a><br /></td></tr>
<tr class="separator:ga47838ebf43d91e96b65338b6b0a50786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f834ea1e68b2c23a4b0866f96f38578"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga9f834ea1e68b2c23a4b0866f96f38578">spi_send_lsb_first</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga9f834ea1e68b2c23a4b0866f96f38578"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set to Send LSB First.  <a href="group__spi__defines.html#ga9f834ea1e68b2c23a4b0866f96f38578">More...</a><br /></td></tr>
<tr class="separator:ga9f834ea1e68b2c23a4b0866f96f38578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19e92c8051fe49e4eac918ee51feeac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae19e92c8051fe49e4eac918ee51feeac">spi_send_msb_first</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gae19e92c8051fe49e4eac918ee51feeac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set to Send MSB First.  <a href="group__spi__defines.html#gae19e92c8051fe49e4eac918ee51feeac">More...</a><br /></td></tr>
<tr class="separator:gae19e92c8051fe49e4eac918ee51feeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a60fb0cd832d3b9a16ce4411328e64"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga69a60fb0cd832d3b9a16ce4411328e64">spi_set_baudrate_prescaler</a> (uint32_t spi, uint8_t baudrate)</td></tr>
<tr class="memdesc:ga69a60fb0cd832d3b9a16ce4411328e64"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Baudrate Prescaler.  <a href="group__spi__defines.html#ga69a60fb0cd832d3b9a16ce4411328e64">More...</a><br /></td></tr>
<tr class="separator:ga69a60fb0cd832d3b9a16ce4411328e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca8671510322b29ef82b291dec68dc7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gafca8671510322b29ef82b291dec68dc7">spi_set_master_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gafca8671510322b29ef82b291dec68dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set to Master Mode.  <a href="group__spi__defines.html#gafca8671510322b29ef82b291dec68dc7">More...</a><br /></td></tr>
<tr class="separator:gafca8671510322b29ef82b291dec68dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9700a3a5f8301b5b3a8442d257d75dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gae9700a3a5f8301b5b3a8442d257d75dd">spi_set_slave_mode</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gae9700a3a5f8301b5b3a8442d257d75dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set to Slave Mode.  <a href="group__spi__defines.html#gae9700a3a5f8301b5b3a8442d257d75dd">More...</a><br /></td></tr>
<tr class="separator:gae9700a3a5f8301b5b3a8442d257d75dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379382439ed44f061ab6fd4232d47319"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga379382439ed44f061ab6fd4232d47319">spi_set_clock_polarity_1</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga379382439ed44f061ab6fd4232d47319"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Clock Polarity to High when Idle.  <a href="group__spi__defines.html#ga379382439ed44f061ab6fd4232d47319">More...</a><br /></td></tr>
<tr class="separator:ga379382439ed44f061ab6fd4232d47319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683b0840af6f7bee227ccb31d57dc36a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga683b0840af6f7bee227ccb31d57dc36a">spi_set_clock_polarity_0</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga683b0840af6f7bee227ccb31d57dc36a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Clock Polarity to Low when Idle.  <a href="group__spi__defines.html#ga683b0840af6f7bee227ccb31d57dc36a">More...</a><br /></td></tr>
<tr class="separator:ga683b0840af6f7bee227ccb31d57dc36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6b278668088bce197d6401787c4e62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gacd6b278668088bce197d6401787c4e62">spi_set_clock_phase_1</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gacd6b278668088bce197d6401787c4e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Clock Phase to Capture on Trailing Edge.  <a href="group__spi__defines.html#gacd6b278668088bce197d6401787c4e62">More...</a><br /></td></tr>
<tr class="separator:gacd6b278668088bce197d6401787c4e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01452c132ec4c5ffc5d281d43d975d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac01452c132ec4c5ffc5d281d43d975d7">spi_set_clock_phase_0</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gac01452c132ec4c5ffc5d281d43d975d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the Clock Phase to Capture on Leading Edge.  <a href="group__spi__defines.html#gac01452c132ec4c5ffc5d281d43d975d7">More...</a><br /></td></tr>
<tr class="separator:gac01452c132ec4c5ffc5d281d43d975d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c552fab799a9009bc541a3fb41061fe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga4c552fab799a9009bc541a3fb41061fe">spi_enable_tx_buffer_empty_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga4c552fab799a9009bc541a3fb41061fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable the Transmit Buffer Empty Interrupt.  <a href="group__spi__defines.html#ga4c552fab799a9009bc541a3fb41061fe">More...</a><br /></td></tr>
<tr class="separator:ga4c552fab799a9009bc541a3fb41061fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac803fac4d999f49c7ecbda22aa5b7221"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac803fac4d999f49c7ecbda22aa5b7221">spi_disable_tx_buffer_empty_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gac803fac4d999f49c7ecbda22aa5b7221"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable the Transmit Buffer Empty Interrupt.  <a href="group__spi__defines.html#gac803fac4d999f49c7ecbda22aa5b7221">More...</a><br /></td></tr>
<tr class="separator:gac803fac4d999f49c7ecbda22aa5b7221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05d3885fad620fc84d284fc9b42554e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gad05d3885fad620fc84d284fc9b42554e">spi_enable_rx_buffer_not_empty_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gad05d3885fad620fc84d284fc9b42554e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable the Receive Buffer Ready Interrupt.  <a href="group__spi__defines.html#gad05d3885fad620fc84d284fc9b42554e">More...</a><br /></td></tr>
<tr class="separator:gad05d3885fad620fc84d284fc9b42554e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada77b72d4924b55840e73ed14a325978"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gada77b72d4924b55840e73ed14a325978">spi_disable_rx_buffer_not_empty_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gada77b72d4924b55840e73ed14a325978"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable the Receive Buffer Ready Interrupt.  <a href="group__spi__defines.html#gada77b72d4924b55840e73ed14a325978">More...</a><br /></td></tr>
<tr class="separator:gada77b72d4924b55840e73ed14a325978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf50e8ee8ec6f033231a2c49b4ac1a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaedf50e8ee8ec6f033231a2c49b4ac1a1">spi_enable_error_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaedf50e8ee8ec6f033231a2c49b4ac1a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable the Error Interrupt.  <a href="group__spi__defines.html#gaedf50e8ee8ec6f033231a2c49b4ac1a1">More...</a><br /></td></tr>
<tr class="separator:gaedf50e8ee8ec6f033231a2c49b4ac1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84513c1f4d95c7de20b9416447c2148"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaa84513c1f4d95c7de20b9416447c2148">spi_disable_error_interrupt</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gaa84513c1f4d95c7de20b9416447c2148"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable the Error Interrupt.  <a href="group__spi__defines.html#gaa84513c1f4d95c7de20b9416447c2148">More...</a><br /></td></tr>
<tr class="separator:gaa84513c1f4d95c7de20b9416447c2148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada533027af13ff16aceb7daad049c4e4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gada533027af13ff16aceb7daad049c4e4">spi_enable_ss_output</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gada533027af13ff16aceb7daad049c4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the NSS Pin as an Output.  <a href="group__spi__defines.html#gada533027af13ff16aceb7daad049c4e4">More...</a><br /></td></tr>
<tr class="separator:gada533027af13ff16aceb7daad049c4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd024f5b5f4806bbeeec58e8e79162b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga8cd024f5b5f4806bbeeec58e8e79162b">spi_disable_ss_output</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga8cd024f5b5f4806bbeeec58e8e79162b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set the NSS Pin as an Input.  <a href="group__spi__defines.html#ga8cd024f5b5f4806bbeeec58e8e79162b">More...</a><br /></td></tr>
<tr class="separator:ga8cd024f5b5f4806bbeeec58e8e79162b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74726047b7cad9c11465a3cf4d0fd090"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga74726047b7cad9c11465a3cf4d0fd090">spi_enable_tx_dma</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga74726047b7cad9c11465a3cf4d0fd090"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable Transmit Transfers via DMA.  <a href="group__spi__defines.html#ga74726047b7cad9c11465a3cf4d0fd090">More...</a><br /></td></tr>
<tr class="separator:ga74726047b7cad9c11465a3cf4d0fd090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc90aaa52298179b5190ee677ac5d4cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gafc90aaa52298179b5190ee677ac5d4cc">spi_disable_tx_dma</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gafc90aaa52298179b5190ee677ac5d4cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable Transmit Transfers via DMA.  <a href="group__spi__defines.html#gafc90aaa52298179b5190ee677ac5d4cc">More...</a><br /></td></tr>
<tr class="separator:gafc90aaa52298179b5190ee677ac5d4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac860af47e3356336e01495554de5e506"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gac860af47e3356336e01495554de5e506">spi_enable_rx_dma</a> (uint32_t spi)</td></tr>
<tr class="memdesc:gac860af47e3356336e01495554de5e506"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Enable Receive Transfers via DMA.  <a href="group__spi__defines.html#gac860af47e3356336e01495554de5e506">More...</a><br /></td></tr>
<tr class="separator:gac860af47e3356336e01495554de5e506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga010e94503b79a98060a9920fd8f50806"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga010e94503b79a98060a9920fd8f50806">spi_disable_rx_dma</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga010e94503b79a98060a9920fd8f50806"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Disable Receive Transfers via DMA.  <a href="group__spi__defines.html#ga010e94503b79a98060a9920fd8f50806">More...</a><br /></td></tr>
<tr class="separator:ga010e94503b79a98060a9920fd8f50806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebc47030a2733da436142828f0c9fa4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gacebc47030a2733da436142828f0c9fa4">spi_set_standard_mode</a> (uint32_t spi, uint8_t mode)</td></tr>
<tr class="memdesc:gacebc47030a2733da436142828f0c9fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Standard Mode selection.  <a href="group__spi__defines.html#gacebc47030a2733da436142828f0c9fa4">More...</a><br /></td></tr>
<tr class="separator:gacebc47030a2733da436142828f0c9fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d561b358f1f7f324b5cfda7cff132e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga4d561b358f1f7f324b5cfda7cff132e0">spi_set_frf_ti</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga4d561b358f1f7f324b5cfda7cff132e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Frame Format to TI.  <a href="group__spi__defines.html#ga4d561b358f1f7f324b5cfda7cff132e0">More...</a><br /></td></tr>
<tr class="separator:ga4d561b358f1f7f324b5cfda7cff132e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad253f0fc7868bfe447f9f2db93decb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga6ad253f0fc7868bfe447f9f2db93decb">spi_set_frf_motorola</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga6ad253f0fc7868bfe447f9f2db93decb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Frame Format to Motorola.  <a href="group__spi__defines.html#ga6ad253f0fc7868bfe447f9f2db93decb">More...</a><br /></td></tr>
<tr class="separator:ga6ad253f0fc7868bfe447f9f2db93decb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa963b02acbae0939ec4537a8136873ed"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#gaa963b02acbae0939ec4537a8136873ed">spi_init_master</a> (uint32_t spi, uint32_t br, uint32_t cpol, uint32_t cpha, uint32_t dff, uint32_t lsbfirst)</td></tr>
<tr class="memdesc:gaa963b02acbae0939ec4537a8136873ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the SPI as Master.  <a href="group__spi__defines.html#gaa963b02acbae0939ec4537a8136873ed">More...</a><br /></td></tr>
<tr class="separator:gaa963b02acbae0939ec4537a8136873ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715bcb5541f2908d16a661b0a6a07014"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga715bcb5541f2908d16a661b0a6a07014">spi_set_dff_8bit</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga715bcb5541f2908d16a661b0a6a07014"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Data Frame Format to 8 bits.  <a href="group__spi__defines.html#ga715bcb5541f2908d16a661b0a6a07014">More...</a><br /></td></tr>
<tr class="separator:ga715bcb5541f2908d16a661b0a6a07014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6665731fd5d37e5dfb00f29f859e6c9c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__defines.html#ga6665731fd5d37e5dfb00f29f859e6c9c">spi_set_dff_16bit</a> (uint32_t spi)</td></tr>
<tr class="memdesc:ga6665731fd5d37e5dfb00f29f859e6c9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Set Data Frame Format to 16 bits.  <a href="group__spi__defines.html#ga6665731fd5d37e5dfb00f29f859e6c9c">More...</a><br /></td></tr>
<tr class="separator:ga6665731fd5d37e5dfb00f29f859e6c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p ><b>Defined Constants and Types for the STM32F2xx SPI</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>Date</dt><dd>5 December 2012</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span class="obfuscator">.nosp@m.</span>erma<span class="obfuscator">.nosp@m.</span>nn-uw<span class="obfuscator">.nosp@m.</span>e.de</a></dd>
<dd>
 &copy;  2011 Fergus Noble <a href="#" onclick="location.href='mai'+'lto:'+'fer'+'gu'+'sno'+'bl'+'e@g'+'ma'+'il.'+'co'+'m'; return false;">fergu<span class="obfuscator">.nosp@m.</span>snob<span class="obfuscator">.nosp@m.</span>le@gm<span class="obfuscator">.nosp@m.</span>ail.<span class="obfuscator">.nosp@m.</span>com</a> </dd></dl>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga1d0393e29f8adf23f680d2a76b459b29" name="ga1d0393e29f8adf23f680d2a76b459b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d0393e29f8adf23f680d2a76b459b29">&#9670;&nbsp;</a></span>SPI1_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CR1&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5b22576464ecf00e80edd72c2ecb798f">SPI_CR1</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00059">59</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga0c7183b2ad1bd6be85429e41d946e900" name="ga0c7183b2ad1bd6be85429e41d946e900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c7183b2ad1bd6be85429e41d946e900">&#9670;&nbsp;</a></span>SPI1_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CR2&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5cc382fdfc0efda4b928c83b6e4c4cef">SPI_CR2</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00065">65</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gaa1e2c60713d6f45ccb7c0c1f6917635c" name="gaa1e2c60713d6f45ccb7c0c1f6917635c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1e2c60713d6f45ccb7c0c1f6917635c">&#9670;&nbsp;</a></span>SPI1_CRCPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CRCPR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9091d955536945bf5a9e0af4c38e7a4b">SPI_CRCPR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00084">84</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gaac722f03db0bd29ea57a5b434d5959fe" name="gaac722f03db0bd29ea57a5b434d5959fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac722f03db0bd29ea57a5b434d5959fe">&#9670;&nbsp;</a></span>SPI1_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_DR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9e95e2b653dfa3add622205d9cb0ddb5">SPI_DR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00077">77</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gab1d48b214a986df19f304a656d09c4e0" name="gab1d48b214a986df19f304a656d09c4e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1d48b214a986df19f304a656d09c4e0">&#9670;&nbsp;</a></span>SPI1_I2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_I2SCFGR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga247b640af48de1c78e8f84dd253761ad">SPI_I2SCFGR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00104">104</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga237764a25b899e2dae26488be4da4ce5" name="ga237764a25b899e2dae26488be4da4ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga237764a25b899e2dae26488be4da4ce5">&#9670;&nbsp;</a></span>SPI1_I2SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_I2SPR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga1b48431280d8f10a2f1bfb766eb7533b">SPI_I2SPR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00110">110</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga15d576ce48ac059bca6053613b524186" name="ga15d576ce48ac059bca6053613b524186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15d576ce48ac059bca6053613b524186">&#9670;&nbsp;</a></span>SPI1_RXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXCRCR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga73a17c5b156d743f785ea82a06a3472c">SPI_RXCRCR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00091">91</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga2b19fcaa36c268e02998a7719d021bac" name="ga2b19fcaa36c268e02998a7719d021bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b19fcaa36c268e02998a7719d021bac">&#9670;&nbsp;</a></span>SPI1_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_SR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gae14de4e25f63b18a43dc0f20bdc4fe8e">SPI_SR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00071">71</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga0eff68f8eb5ccf37b30aa58acf4fb6ba" name="ga0eff68f8eb5ccf37b30aa58acf4fb6ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eff68f8eb5ccf37b30aa58acf4fb6ba">&#9670;&nbsp;</a></span>SPI1_TXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXCRCR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gaf9558028fb34815a55a7e1c120293c9a">SPI_TXCRCR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00098">98</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga467d258c81d87a99b3886dbeff9656df" name="ga467d258c81d87a99b3886dbeff9656df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga467d258c81d87a99b3886dbeff9656df">&#9670;&nbsp;</a></span>SPI2_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CR1&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5b22576464ecf00e80edd72c2ecb798f">SPI_CR1</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00060">60</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gac840a4dced50dc6dead2bfee009c94d7" name="gac840a4dced50dc6dead2bfee009c94d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac840a4dced50dc6dead2bfee009c94d7">&#9670;&nbsp;</a></span>SPI2_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CR2&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5cc382fdfc0efda4b928c83b6e4c4cef">SPI_CR2</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00066">66</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga6d6f1649bba34828dc2a9182c0f1c505" name="ga6d6f1649bba34828dc2a9182c0f1c505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d6f1649bba34828dc2a9182c0f1c505">&#9670;&nbsp;</a></span>SPI2_CRCPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CRCPR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9091d955536945bf5a9e0af4c38e7a4b">SPI_CRCPR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00085">85</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gaae234c4d110386ec74b380427405c110" name="gaae234c4d110386ec74b380427405c110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae234c4d110386ec74b380427405c110">&#9670;&nbsp;</a></span>SPI2_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_DR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9e95e2b653dfa3add622205d9cb0ddb5">SPI_DR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00078">78</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga381b61bab28b1219b50030b13ad63f99" name="ga381b61bab28b1219b50030b13ad63f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga381b61bab28b1219b50030b13ad63f99">&#9670;&nbsp;</a></span>SPI2_I2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_I2SCFGR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga247b640af48de1c78e8f84dd253761ad">SPI_I2SCFGR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00105">105</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gaccfa73f6fef029c4cbd24ae2e9dca199" name="gaccfa73f6fef029c4cbd24ae2e9dca199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfa73f6fef029c4cbd24ae2e9dca199">&#9670;&nbsp;</a></span>SPI2_I2SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_I2SPR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga1b48431280d8f10a2f1bfb766eb7533b">SPI_I2SPR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00111">111</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga1569d55fbf01a9b6f22d0a038b639b30" name="ga1569d55fbf01a9b6f22d0a038b639b30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1569d55fbf01a9b6f22d0a038b639b30">&#9670;&nbsp;</a></span>SPI2_RXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RXCRCR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga73a17c5b156d743f785ea82a06a3472c">SPI_RXCRCR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00092">92</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga42d844381f1f96dd5d969cccdab12144" name="ga42d844381f1f96dd5d969cccdab12144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42d844381f1f96dd5d969cccdab12144">&#9670;&nbsp;</a></span>SPI2_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_SR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gae14de4e25f63b18a43dc0f20bdc4fe8e">SPI_SR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00072">72</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga3cc21765f27e44275d19453b643fc805" name="ga3cc21765f27e44275d19453b643fc805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cc21765f27e44275d19453b643fc805">&#9670;&nbsp;</a></span>SPI2_TXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TXCRCR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gaf9558028fb34815a55a7e1c120293c9a">SPI_TXCRCR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00099">99</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gac2d7b1a18ce06141832046559805e20f" name="gac2d7b1a18ce06141832046559805e20f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2d7b1a18ce06141832046559805e20f">&#9670;&nbsp;</a></span>SPI3_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_CR1&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5b22576464ecf00e80edd72c2ecb798f">SPI_CR1</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00061">61</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga414c75158a81089c083dcdb827222524" name="ga414c75158a81089c083dcdb827222524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga414c75158a81089c083dcdb827222524">&#9670;&nbsp;</a></span>SPI3_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_CR2&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga5cc382fdfc0efda4b928c83b6e4c4cef">SPI_CR2</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00067">67</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gaec2723f5d1ab581d749307246a365db0" name="gaec2723f5d1ab581d749307246a365db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec2723f5d1ab581d749307246a365db0">&#9670;&nbsp;</a></span>SPI3_CRCPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_CRCPR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9091d955536945bf5a9e0af4c38e7a4b">SPI_CRCPR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00086">86</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga62f4912609ebf1089a6fc369052cdaf3" name="ga62f4912609ebf1089a6fc369052cdaf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62f4912609ebf1089a6fc369052cdaf3">&#9670;&nbsp;</a></span>SPI3_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_DR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga9e95e2b653dfa3add622205d9cb0ddb5">SPI_DR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00079">79</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga7696e2020f1d0087b185eea74d031c7e" name="ga7696e2020f1d0087b185eea74d031c7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7696e2020f1d0087b185eea74d031c7e">&#9670;&nbsp;</a></span>SPI3_I2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_I2SCFGR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga247b640af48de1c78e8f84dd253761ad">SPI_I2SCFGR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00106">106</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gaed21bdc035d03562187005913f684848" name="gaed21bdc035d03562187005913f684848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed21bdc035d03562187005913f684848">&#9670;&nbsp;</a></span>SPI3_I2SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_I2SPR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga1b48431280d8f10a2f1bfb766eb7533b">SPI_I2SPR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00112">112</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gae5ce2fd5346ad1d13553f0159080e2f9" name="gae5ce2fd5346ad1d13553f0159080e2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ce2fd5346ad1d13553f0159080e2f9">&#9670;&nbsp;</a></span>SPI3_RXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_RXCRCR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#ga73a17c5b156d743f785ea82a06a3472c">SPI_RXCRCR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00093">93</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gaddb5f414fe5235c907a2e9d6e9e4ec77" name="gaddb5f414fe5235c907a2e9d6e9e4ec77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb5f414fe5235c907a2e9d6e9e4ec77">&#9670;&nbsp;</a></span>SPI3_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_SR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gae14de4e25f63b18a43dc0f20bdc4fe8e">SPI_SR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00073">73</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gabe5fddcc01d0626a7fb111bd351e2b3b" name="gabe5fddcc01d0626a7fb111bd351e2b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe5fddcc01d0626a7fb111bd351e2b3b">&#9670;&nbsp;</a></span>SPI3_TXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_TXCRCR&#160;&#160;&#160;<a class="el" href="group__spi__defines.html#gaf9558028fb34815a55a7e1c120293c9a">SPI_TXCRCR</a>(<a class="el" href="stm32_2f2_2memorymap_8h.html#ae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00100">100</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga5b22576464ecf00e80edd72c2ecb798f" name="ga5b22576464ecf00e80edd72c2ecb798f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b22576464ecf00e80edd72c2ecb798f">&#9670;&nbsp;</a></span>SPI_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00058">58</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga43608d3c2959fc9ca64398d61cbf484e" name="ga43608d3c2959fc9ca64398d61cbf484e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43608d3c2959fc9ca64398d61cbf484e">&#9670;&nbsp;</a></span>SPI_CR1_BIDIMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIMODE&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00121">121</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga1cea920dbbd0a9cf4651df5d457d9177" name="ga1cea920dbbd0a9cf4651df5d457d9177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cea920dbbd0a9cf4651df5d457d9177">&#9670;&nbsp;</a></span>SPI_CR1_BIDIMODE_1LINE_BIDIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIMODE_1LINE_BIDIR&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00120">120</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gadfd7f003576e8fd1494785fa28ceba66" name="gadfd7f003576e8fd1494785fa28ceba66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfd7f003576e8fd1494785fa28ceba66">&#9670;&nbsp;</a></span>SPI_CR1_BIDIMODE_2LINE_UNIDIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIMODE_2LINE_UNIDIR&#160;&#160;&#160;(0 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00119">119</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga378953916b7701bd49f063c0366b703f" name="ga378953916b7701bd49f063c0366b703f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga378953916b7701bd49f063c0366b703f">&#9670;&nbsp;</a></span>SPI_CR1_BIDIOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIOE&#160;&#160;&#160;(1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00124">124</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga97602d8ded14bbd2c1deadaf308755a3" name="ga97602d8ded14bbd2c1deadaf308755a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97602d8ded14bbd2c1deadaf308755a3">&#9670;&nbsp;</a></span>SPI_CR1_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CPHA&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00207">207</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga2616a10f5118cdc68fbdf0582481e124" name="ga2616a10f5118cdc68fbdf0582481e124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2616a10f5118cdc68fbdf0582481e124">&#9670;&nbsp;</a></span>SPI_CR1_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CPOL&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00196">196</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gac9339b7c6466f09ad26c26b3bb81c51b" name="gac9339b7c6466f09ad26c26b3bb81c51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9339b7c6466f09ad26c26b3bb81c51b">&#9670;&nbsp;</a></span>SPI_CR1_CRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCEN&#160;&#160;&#160;(1 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00127">127</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga57072f13c2e54c12186ae8c5fdecb250" name="ga57072f13c2e54c12186ae8c5fdecb250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57072f13c2e54c12186ae8c5fdecb250">&#9670;&nbsp;</a></span>SPI_CR1_CRCNEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCNEXT&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00130">130</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga3ffabea0de695a19198d906bf6a1d9fd" name="ga3ffabea0de695a19198d906bf6a1d9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ffabea0de695a19198d906bf6a1d9fd">&#9670;&nbsp;</a></span>SPI_CR1_DFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_DFF&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__v1_8h_source.html#l00050">50</a> of file <a class="el" href="spi__common__v1_8h_source.html">spi_common_v1.h</a>.</p>

</div>
</div>
<a id="ga5b3b6ae107fc37bf18e14506298d7a55" name="ga5b3b6ae107fc37bf18e14506298d7a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b3b6ae107fc37bf18e14506298d7a55">&#9670;&nbsp;</a></span>SPI_CR1_MSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_MSTR&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00185">185</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga9ffecf774b84a8cdc11ab1f931791883" name="ga9ffecf774b84a8cdc11ab1f931791883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ffecf774b84a8cdc11ab1f931791883">&#9670;&nbsp;</a></span>SPI_CR1_RXONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_RXONLY&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00133">133</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gac5a646d978d3b98eb7c6a5d95d75c3f9" name="gac5a646d978d3b98eb7c6a5d95d75c3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a646d978d3b98eb7c6a5d95d75c3f9">&#9670;&nbsp;</a></span>SPI_CR1_SPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SPE&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00152">152</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga5f154374b58c0234f82ea326cb303a1e" name="ga5f154374b58c0234f82ea326cb303a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f154374b58c0234f82ea326cb303a1e">&#9670;&nbsp;</a></span>SPI_CR1_SSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SSI&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00139">139</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga0e236047e05106cf1ba7929766311382" name="ga0e236047e05106cf1ba7929766311382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e236047e05106cf1ba7929766311382">&#9670;&nbsp;</a></span>SPI_CR1_SSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SSM&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00136">136</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga5cc382fdfc0efda4b928c83b6e4c4cef" name="ga5cc382fdfc0efda4b928c83b6e4c4cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cc382fdfc0efda4b928c83b6e4c4cef">&#9670;&nbsp;</a></span>SPI_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00064">64</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gaf18705567de7ab52a62e5ef3ba27418b" name="gaf18705567de7ab52a62e5ef3ba27418b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf18705567de7ab52a62e5ef3ba27418b">&#9670;&nbsp;</a></span>SPI_CR2_ERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_ERRIE&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00220">220</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga09e3f41fa2150831afaac191046087f2" name="ga09e3f41fa2150831afaac191046087f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09e3f41fa2150831afaac191046087f2">&#9670;&nbsp;</a></span>SPI_CR2_FRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_FRF&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__v1__frf_8h_source.html#l00042">42</a> of file <a class="el" href="spi__common__v1__frf_8h_source.html">spi_common_v1_frf.h</a>.</p>

</div>
</div>
<a id="gacc303987f723bd4d0b8daf13eb7083d7" name="gacc303987f723bd4d0b8daf13eb7083d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc303987f723bd4d0b8daf13eb7083d7">&#9670;&nbsp;</a></span>SPI_CR2_FRF_MOTOROLA_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_FRF_MOTOROLA_MODE&#160;&#160;&#160;(0 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__v1__frf_8h_source.html#l00043">43</a> of file <a class="el" href="spi__common__v1__frf_8h_source.html">spi_common_v1_frf.h</a>.</p>

</div>
</div>
<a id="gabd8fa5531425075a91e5da35a6f53e2a" name="gabd8fa5531425075a91e5da35a6f53e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd8fa5531425075a91e5da35a6f53e2a">&#9670;&nbsp;</a></span>SPI_CR2_FRF_TI_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_FRF_TI_MODE&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__v1__frf_8h_source.html#l00044">44</a> of file <a class="el" href="spi__common__v1__frf_8h_source.html">spi_common_v1_frf.h</a>.</p>

</div>
</div>
<a id="gaf23c590d98279634af05550702a806da" name="gaf23c590d98279634af05550702a806da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf23c590d98279634af05550702a806da">&#9670;&nbsp;</a></span>SPI_CR2_RXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_RXDMAEN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00232">232</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gaa7d4c37fbbcced7f2a0421e6ffd103ea" name="gaa7d4c37fbbcced7f2a0421e6ffd103ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7d4c37fbbcced7f2a0421e6ffd103ea">&#9670;&nbsp;</a></span>SPI_CR2_RXNEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_RXNEIE&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00217">217</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gae94612b95395eff626f5f3d7d28352dd" name="gae94612b95395eff626f5f3d7d28352dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae94612b95395eff626f5f3d7d28352dd">&#9670;&nbsp;</a></span>SPI_CR2_SSOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_SSOE&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00226">226</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga3eee671793983a3bd669c9173b2ce210" name="ga3eee671793983a3bd669c9173b2ce210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eee671793983a3bd669c9173b2ce210">&#9670;&nbsp;</a></span>SPI_CR2_TXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_TXDMAEN&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00229">229</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga23f683a1252ccaf625cae1a978989b2c" name="ga23f683a1252ccaf625cae1a978989b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23f683a1252ccaf625cae1a978989b2c">&#9670;&nbsp;</a></span>SPI_CR2_TXEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR2_TXEIE&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00214">214</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga9091d955536945bf5a9e0af4c38e7a4b" name="ga9091d955536945bf5a9e0af4c38e7a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9091d955536945bf5a9e0af4c38e7a4b">&#9670;&nbsp;</a></span>SPI_CRCPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CRCPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00083">83</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga9e95e2b653dfa3add622205d9cb0ddb5" name="ga9e95e2b653dfa3add622205d9cb0ddb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e95e2b653dfa3add622205d9cb0ddb5">&#9670;&nbsp;</a></span>SPI_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00076">76</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga247b640af48de1c78e8f84dd253761ad" name="ga247b640af48de1c78e8f84dd253761ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga247b640af48de1c78e8f84dd253761ad">&#9670;&nbsp;</a></span>SPI_I2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x1c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00103">103</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga9c362b3d703698a7891f032f6b29056f" name="ga9c362b3d703698a7891f032f6b29056f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c362b3d703698a7891f032f6b29056f">&#9670;&nbsp;</a></span>SPI_I2SCFGR_CHLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_CHLEN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00326">326</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga5c5be1f1c8b4689643e04cd5034e7f5f" name="ga5c5be1f1c8b4689643e04cd5034e7f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c5be1f1c8b4689643e04cd5034e7f5f">&#9670;&nbsp;</a></span>SPI_I2SCFGR_CKPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_CKPOL&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00317">317</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga6761207ad6040842b8e9416295204770" name="ga6761207ad6040842b8e9416295204770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6761207ad6040842b8e9416295204770">&#9670;&nbsp;</a></span>SPI_I2SCFGR_DATLEN_16BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_DATLEN_16BIT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00321">321</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gacb8f70b297d87dff340508ea00269c83" name="gacb8f70b297d87dff340508ea00269c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb8f70b297d87dff340508ea00269c83">&#9670;&nbsp;</a></span>SPI_I2SCFGR_DATLEN_24BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_DATLEN_24BIT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00322">322</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga7cd2322c846b9edf21d876d5c4c6e014" name="ga7cd2322c846b9edf21d876d5c4c6e014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cd2322c846b9edf21d876d5c4c6e014">&#9670;&nbsp;</a></span>SPI_I2SCFGR_DATLEN_32BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_DATLEN_32BIT&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00323">323</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gaa5a1a72c1c2f7a18e4a6847895bc6c74" name="gaa5a1a72c1c2f7a18e4a6847895bc6c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5a1a72c1c2f7a18e4a6847895bc6c74">&#9670;&nbsp;</a></span>SPI_I2SCFGR_DATLEN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_DATLEN_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00320">320</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga4a46ec31f836507d5efee99dbea641a3" name="ga4a46ec31f836507d5efee99dbea641a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a46ec31f836507d5efee99dbea641a3">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SCFG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SCFG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00298">298</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gab2586d448a7b8b280da97cfa56e30ca0" name="gab2586d448a7b8b280da97cfa56e30ca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2586d448a7b8b280da97cfa56e30ca0">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SCFG_MASTER_RECEIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SCFG_MASTER_RECEIVE&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00302">302</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga115fb234845cf85ce3f25e74adeabc06" name="ga115fb234845cf85ce3f25e74adeabc06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga115fb234845cf85ce3f25e74adeabc06">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SCFG_MASTER_TRANSMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SCFG_MASTER_TRANSMIT&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00301">301</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga6e2ad733a8f357d0f3e5e7eae4430f95" name="ga6e2ad733a8f357d0f3e5e7eae4430f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e2ad733a8f357d0f3e5e7eae4430f95">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SCFG_SLAVE_RECEIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SCFG_SLAVE_RECEIVE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00300">300</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga021b67c5ec104ba218e8d7f4ab85bbe0" name="ga021b67c5ec104ba218e8d7f4ab85bbe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga021b67c5ec104ba218e8d7f4ab85bbe0">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SCFG_SLAVE_TRANSMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SCFG_SLAVE_TRANSMIT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00299">299</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga30d76c7552c91bbd5cbac70d9c56ebb3" name="ga30d76c7552c91bbd5cbac70d9c56ebb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30d76c7552c91bbd5cbac70d9c56ebb3">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SE&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00295">295</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gae99763414b3c2f11fcfecb1f93eb6701" name="gae99763414b3c2f11fcfecb1f93eb6701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae99763414b3c2f11fcfecb1f93eb6701">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SMOD&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00292">292</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga34dee429fd22f9b47750db633f5d71ab" name="ga34dee429fd22f9b47750db633f5d71ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34dee429fd22f9b47750db633f5d71ab">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SSTD_I2S_PHILIPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SSTD_I2S_PHILIPS&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00311">311</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga58730be1308b40c92e959bbcc54f3af9" name="ga58730be1308b40c92e959bbcc54f3af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58730be1308b40c92e959bbcc54f3af9">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SSTD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SSTD_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00310">310</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga68aa7d1012026ecdd5e19fbb8a376093" name="ga68aa7d1012026ecdd5e19fbb8a376093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68aa7d1012026ecdd5e19fbb8a376093">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SSTD_LSB_JUSTIFIED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SSTD_LSB_JUSTIFIED&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00313">313</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga1c5c1e4e476536930f41dddde0d8a242" name="ga1c5c1e4e476536930f41dddde0d8a242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c5c1e4e476536930f41dddde0d8a242">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SSTD_MSB_JUSTIFIED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SSTD_MSB_JUSTIFIED&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00312">312</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gafae9d7b185114019488a2dc7973d7b98" name="gafae9d7b185114019488a2dc7973d7b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafae9d7b185114019488a2dc7973d7b98">&#9670;&nbsp;</a></span>SPI_I2SCFGR_I2SSTD_PCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_I2SSTD_PCM&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00314">314</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga66a29efc32a31f903e89b7ddcd20857b" name="ga66a29efc32a31f903e89b7ddcd20857b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66a29efc32a31f903e89b7ddcd20857b">&#9670;&nbsp;</a></span>SPI_I2SCFGR_PCMSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SCFGR_PCMSYNC&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00305">305</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga1b48431280d8f10a2f1bfb766eb7533b" name="ga1b48431280d8f10a2f1bfb766eb7533b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b48431280d8f10a2f1bfb766eb7533b">&#9670;&nbsp;</a></span>SPI_I2SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00109">109</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga25669c3686c0c577d2d371ac09200ff0" name="ga25669c3686c0c577d2d371ac09200ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25669c3686c0c577d2d371ac09200ff0">&#9670;&nbsp;</a></span>SPI_I2SPR_MCKOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SPR_MCKOE&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00335">335</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga3d6d4136a5ae12f9bd5940324282355a" name="ga3d6d4136a5ae12f9bd5940324282355a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d6d4136a5ae12f9bd5940324282355a">&#9670;&nbsp;</a></span>SPI_I2SPR_ODD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2SPR_ODD&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00338">338</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga73a17c5b156d743f785ea82a06a3472c" name="ga73a17c5b156d743f785ea82a06a3472c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73a17c5b156d743f785ea82a06a3472c">&#9670;&nbsp;</a></span>SPI_RXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXCRCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00090">90</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gae14de4e25f63b18a43dc0f20bdc4fe8e" name="gae14de4e25f63b18a43dc0f20bdc4fe8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae14de4e25f63b18a43dc0f20bdc4fe8e">&#9670;&nbsp;</a></span>SPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00070">70</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gaa3498df67729ae048dc5f315ef7c16bf" name="gaa3498df67729ae048dc5f315ef7c16bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3498df67729ae048dc5f315ef7c16bf">&#9670;&nbsp;</a></span>SPI_SR_BSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_BSY&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00239">239</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga81bd052f0b2e819ddd6bb16c2292a2de" name="ga81bd052f0b2e819ddd6bb16c2292a2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81bd052f0b2e819ddd6bb16c2292a2de">&#9670;&nbsp;</a></span>SPI_SR_CHSIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_CHSIDE&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00258">258</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga69e543fa9584fd636032a3ee735f750b" name="ga69e543fa9584fd636032a3ee735f750b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e543fa9584fd636032a3ee735f750b">&#9670;&nbsp;</a></span>SPI_SR_CRCERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_CRCERR&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00250">250</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gace2c7cac9431231663af42e6f5aabce6" name="gace2c7cac9431231663af42e6f5aabce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace2c7cac9431231663af42e6f5aabce6">&#9670;&nbsp;</a></span>SPI_SR_FRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_FRE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__v1__frf_8h_source.html#l00050">50</a> of file <a class="el" href="spi__common__v1__frf_8h_source.html">spi_common_v1_frf.h</a>.</p>

</div>
</div>
<a id="gabaa043349833dc7b8138969c64f63adf" name="gabaa043349833dc7b8138969c64f63adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa043349833dc7b8138969c64f63adf">&#9670;&nbsp;</a></span>SPI_SR_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_MODF&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00246">246</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gaa8d902302c5eb81ce4a57029de281232" name="gaa8d902302c5eb81ce4a57029de281232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8d902302c5eb81ce4a57029de281232">&#9670;&nbsp;</a></span>SPI_SR_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_OVR&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00242">242</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga40e14de547aa06864abcd4b0422d8b48" name="ga40e14de547aa06864abcd4b0422d8b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40e14de547aa06864abcd4b0422d8b48">&#9670;&nbsp;</a></span>SPI_SR_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_RXNE&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00264">264</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gac2a833b915e27cd63a5fc416d9002472" name="gac2a833b915e27cd63a5fc416d9002472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2a833b915e27cd63a5fc416d9002472">&#9670;&nbsp;</a></span>SPI_SR_TIFRFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TIFRFE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__v1__frf_8h_source.html#l00049">49</a> of file <a class="el" href="spi__common__v1__frf_8h_source.html">spi_common_v1_frf.h</a>.</p>

</div>
</div>
<a id="ga5bd5d21816947fcb25ccae7d3bf8eb2c" name="ga5bd5d21816947fcb25ccae7d3bf8eb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bd5d21816947fcb25ccae7d3bf8eb2c">&#9670;&nbsp;</a></span>SPI_SR_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TXE&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00261">261</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="ga13d3292e963499c0e9a36869909229e6" name="ga13d3292e963499c0e9a36869909229e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13d3292e963499c0e9a36869909229e6">&#9670;&nbsp;</a></span>SPI_SR_UDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_UDR&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00254">254</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<a id="gaf9558028fb34815a55a7e1c120293c9a" name="gaf9558028fb34815a55a7e1c120293c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9558028fb34815a55a7e1c120293c9a">&#9670;&nbsp;</a></span>SPI_TXCRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXCRCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spi_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((spi_base) + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="spi__common__all_8h_source.html#l00097">97</a> of file <a class="el" href="spi__common__all_8h_source.html">spi_common_all.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaf76785dab1741f75d4fc2f03793b57d9" name="gaf76785dab1741f75d4fc2f03793b57d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf76785dab1741f75d4fc2f03793b57d9">&#9670;&nbsp;</a></span>spi_clean_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t spi_clean_disable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Clean Disable. </p>
<p >Disable the SPI peripheral according to the procedure in section 23.3.8 of the reference manual. This prevents corruption of any ongoing transfers and prevents the BSY flag from becoming unreliable.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>data Unsigned int16. 8 or 16 bit data from final read. </dd></dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00104">104</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, <a class="el" href="spi__common__all_8h_source.html#l00076">SPI_DR</a>, <a class="el" href="spi__common__all_8h_source.html#l00070">SPI_SR</a>, <a class="el" href="spi__common__all_8h_source.html#l00239">SPI_SR_BSY</a>, <a class="el" href="spi__common__all_8h_source.html#l00264">SPI_SR_RXNE</a>, and <a class="el" href="spi__common__all_8h_source.html#l00261">SPI_SR_TXE</a>.</p>

</div>
</div>
<a id="ga3a67a664d96e95e80d3308b7d53736e6" name="ga3a67a664d96e95e80d3308b7d53736e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a67a664d96e95e80d3308b7d53736e6">&#9670;&nbsp;</a></span>spi_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable. </p>
<p >The SPI peripheral is disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00084">84</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, and <a class="el" href="spi__common__all_8h_source.html#l00152">SPI_CR1_SPE</a>.</p>

</div>
</div>
<a id="ga168934fcc518d617447514ca06a48b3c" name="ga168934fcc518d617447514ca06a48b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga168934fcc518d617447514ca06a48b3c">&#9670;&nbsp;</a></span>spi_disable_crc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_crc </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable the CRC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00276">276</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>.</p>

</div>
</div>
<a id="gaa84513c1f4d95c7de20b9416447c2148" name="gaa84513c1f4d95c7de20b9416447c2148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa84513c1f4d95c7de20b9416447c2148">&#9670;&nbsp;</a></span>spi_disable_error_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_error_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable the Error Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00570">570</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>.</p>

</div>
</div>
<a id="gada77b72d4924b55840e73ed14a325978" name="gada77b72d4924b55840e73ed14a325978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada77b72d4924b55840e73ed14a325978">&#9670;&nbsp;</a></span>spi_disable_rx_buffer_not_empty_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_rx_buffer_not_empty_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable the Receive Buffer Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00548">548</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>.</p>

</div>
</div>
<a id="ga010e94503b79a98060a9920fd8f50806" name="ga010e94503b79a98060a9920fd8f50806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga010e94503b79a98060a9920fd8f50806">&#9670;&nbsp;</a></span>spi_disable_rx_dma()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_rx_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable Receive Transfers via DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00651">651</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>.</p>

</div>
</div>
<a id="ga4cf9bda5fa58c220e6d45d6a809737c4" name="ga4cf9bda5fa58c220e6d45d6a809737c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cf9bda5fa58c220e6d45d6a809737c4">&#9670;&nbsp;</a></span>spi_disable_software_slave_management()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_software_slave_management </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable Slave Management by Hardware. </p>
<p >In slave mode the NSS hardware input is used as a select enable for the slave.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00342">342</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>.</p>

</div>
</div>
<a id="ga8cd024f5b5f4806bbeeec58e8e79162b" name="ga8cd024f5b5f4806bbeeec58e8e79162b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cd024f5b5f4806bbeeec58e8e79162b">&#9670;&nbsp;</a></span>spi_disable_ss_output()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_ss_output </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the NSS Pin as an Input. </p>
<p >In master mode this allows the master to sense the presence of other masters. If NSS is then pulled low the master is placed into slave mode. In slave mode NSS becomes a slave enable.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00599">599</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>.</p>

</div>
</div>
<a id="gac803fac4d999f49c7ecbda22aa5b7221" name="gac803fac4d999f49c7ecbda22aa5b7221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac803fac4d999f49c7ecbda22aa5b7221">&#9670;&nbsp;</a></span>spi_disable_tx_buffer_empty_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_tx_buffer_empty_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable the Transmit Buffer Empty Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00526">526</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>.</p>

</div>
</div>
<a id="gafc90aaa52298179b5190ee677ac5d4cc" name="gafc90aaa52298179b5190ee677ac5d4cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc90aaa52298179b5190ee677ac5d4cc">&#9670;&nbsp;</a></span>spi_disable_tx_dma()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_disable_tx_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Disable Transmit Transfers via DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00625">625</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>.</p>

</div>
</div>
<a id="ga33fbdd2e4f6b876273a2b3f0e05eb6b4" name="ga33fbdd2e4f6b876273a2b3f0e05eb6b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33fbdd2e4f6b876273a2b3f0e05eb6b4">&#9670;&nbsp;</a></span>spi_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable. </p>
<p >The SPI peripheral is enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00070">70</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, and <a class="el" href="spi__common__all_8h_source.html#l00152">SPI_CR1_SPE</a>.</p>

</div>
</div>
<a id="ga3993016e02c92b696c8661840e602a00" name="ga3993016e02c92b696c8661840e602a00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3993016e02c92b696c8661840e602a00">&#9670;&nbsp;</a></span>spi_enable_crc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_crc </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable the CRC. </p>
<p >The SPI peripheral is set to use a CRC field for transmit and receive.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00265">265</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, and <a class="el" href="spi__common__all_8h_source.html#l00127">SPI_CR1_CRCEN</a>.</p>

</div>
</div>
<a id="gaedf50e8ee8ec6f033231a2c49b4ac1a1" name="gaedf50e8ee8ec6f033231a2c49b4ac1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedf50e8ee8ec6f033231a2c49b4ac1a1">&#9670;&nbsp;</a></span>spi_enable_error_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_error_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable the Error Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00559">559</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>, and <a class="el" href="spi__common__all_8h_source.html#l00220">SPI_CR2_ERRIE</a>.</p>

</div>
</div>
<a id="gad05d3885fad620fc84d284fc9b42554e" name="gad05d3885fad620fc84d284fc9b42554e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad05d3885fad620fc84d284fc9b42554e">&#9670;&nbsp;</a></span>spi_enable_rx_buffer_not_empty_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_rx_buffer_not_empty_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable the Receive Buffer Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00537">537</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>, and <a class="el" href="spi__common__all_8h_source.html#l00217">SPI_CR2_RXNEIE</a>.</p>

</div>
</div>
<a id="gac860af47e3356336e01495554de5e506" name="gac860af47e3356336e01495554de5e506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac860af47e3356336e01495554de5e506">&#9670;&nbsp;</a></span>spi_enable_rx_dma()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_rx_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable Receive Transfers via DMA. </p>
<p >This allows received data streams to proceed unattended using DMA to move data from the receive buffer as data becomes available. The DMA channels provided for each SPI peripheral are given in the Technical Manual DMA section.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00640">640</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>, and <a class="el" href="spi__common__all_8h_source.html#l00232">SPI_CR2_RXDMAEN</a>.</p>

</div>
</div>
<a id="gab3cb4176148e6f3602a0b238f32eb83b" name="gab3cb4176148e6f3602a0b238f32eb83b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3cb4176148e6f3602a0b238f32eb83b">&#9670;&nbsp;</a></span>spi_enable_software_slave_management()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_software_slave_management </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable Slave Management by Software. </p>
<p >In slave mode the NSS hardware input is replaced by an internal software enable/disable of the slave (<a class="el" href="group__spi__file.html#gad86076b9c51c2ce18f844d42053ed8cc">spi_set_nss_high</a>).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00356">356</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, <a class="el" href="spi__common__all_8h_source.html#l00136">SPI_CR1_SSM</a>, and <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>.</p>

</div>
</div>
<a id="gada533027af13ff16aceb7daad049c4e4" name="gada533027af13ff16aceb7daad049c4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada533027af13ff16aceb7daad049c4e4">&#9670;&nbsp;</a></span>spi_enable_ss_output()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_ss_output </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the NSS Pin as an Output. </p>
<p >Normally used in master mode to allows the master to place all devices on the SPI bus into slave mode. Multimaster mode is not possible.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00584">584</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>, and <a class="el" href="spi__common__all_8h_source.html#l00226">SPI_CR2_SSOE</a>.</p>

</div>
</div>
<a id="ga4c552fab799a9009bc541a3fb41061fe" name="ga4c552fab799a9009bc541a3fb41061fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c552fab799a9009bc541a3fb41061fe">&#9670;&nbsp;</a></span>spi_enable_tx_buffer_empty_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_tx_buffer_empty_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable the Transmit Buffer Empty Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00515">515</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>, and <a class="el" href="spi__common__all_8h_source.html#l00214">SPI_CR2_TXEIE</a>.</p>

</div>
</div>
<a id="ga74726047b7cad9c11465a3cf4d0fd090" name="ga74726047b7cad9c11465a3cf4d0fd090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74726047b7cad9c11465a3cf4d0fd090">&#9670;&nbsp;</a></span>spi_enable_tx_dma()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_enable_tx_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Enable Transmit Transfers via DMA. </p>
<p >This allows transmissions to proceed unattended using DMA to move data to the transmit buffer as it becomes available. The DMA channels provided for each SPI peripheral are given in the Technical Manual DMA section.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00614">614</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>, and <a class="el" href="spi__common__all_8h_source.html#l00229">SPI_CR2_TXDMAEN</a>.</p>

</div>
</div>
<a id="gaa963b02acbae0939ec4537a8136873ed" name="gaa963b02acbae0939ec4537a8136873ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa963b02acbae0939ec4537a8136873ed">&#9670;&nbsp;</a></span>spi_init_master()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int spi_init_master </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>br</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpol</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cpha</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dff</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>lsbfirst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the SPI as Master. </p>
<p >The SPI peripheral is configured as a master with communication parameters baudrate, data format 8/16 bits, frame format lsb/msb first, clock polarity and phase. The SPI enable, CRC enable and CRC next controls are not affected. These must be controlled separately.</p>
<p >To support multiple masters (dynamic switching between master and slave) you must set SSOE to 0 and select either software or hardware control of the NSS pin.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">br</td><td>Unsigned int32. Baudrate <a class="el" href="group__spi__baudrate.html">SPI peripheral baud rates</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cpol</td><td>Unsigned int32. Clock polarity <a class="el" href="group__spi__cpol.html">SPI clock polarity</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cpha</td><td>Unsigned int32. Clock Phase <a class="el" href="group__spi__cpha.html">SPI clock phase</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dff</td><td>Unsigned int32. Data frame format 8/16 bits <a class="el" href="group__spi__dff.html">SPI data frame format</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lsbfirst</td><td>Unsigned int32. Frame format lsb/msb first <a class="el" href="group__spi__lsbfirst.html">SPI lsb/msb first</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int. Error code. </dd></dl>

<p class="definition">Definition at line <a class="el" href="spi__common__v1_8c_source.html#l00083">83</a> of file <a class="el" href="spi__common__v1_8c_source.html">spi_common_v1.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, <a class="el" href="spi__common__all_8h_source.html#l00127">SPI_CR1_CRCEN</a>, <a class="el" href="spi__common__all_8h_source.html#l00130">SPI_CR1_CRCNEXT</a>, <a class="el" href="spi__common__all_8h_source.html#l00185">SPI_CR1_MSTR</a>, <a class="el" href="spi__common__all_8h_source.html#l00152">SPI_CR1_SPE</a>, <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>, and <a class="el" href="spi__common__all_8h_source.html#l00226">SPI_CR2_SSOE</a>.</p>

</div>
</div>
<a id="ga1bfe6bd4512dc398cb7f680feec01b20" name="ga1bfe6bd4512dc398cb7f680feec01b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bfe6bd4512dc398cb7f680feec01b20">&#9670;&nbsp;</a></span>spi_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t spi_read </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Read. </p>
<p >Data is read from the SPI interface after the incoming transfer has finished.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>data Unsigned int16. 8 or 16 bit data. </dd></dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00165">165</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00076">SPI_DR</a>, <a class="el" href="spi__common__all_8h_source.html#l00070">SPI_SR</a>, and <a class="el" href="spi__common__all_8h_source.html#l00264">SPI_SR_RXNE</a>.</p>

</div>
</div>
<a id="ga1fcf7661af69bcf8999ae3f6d102fd8b" name="ga1fcf7661af69bcf8999ae3f6d102fd8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fcf7661af69bcf8999ae3f6d102fd8b">&#9670;&nbsp;</a></span>spi_send()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_send </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Write with Blocking. </p>
<p >Data is written to the SPI interface after the previous write transfer has finished.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>Unsigned int16. 8 or 16 bit data to be written. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00147">147</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00076">SPI_DR</a>, <a class="el" href="spi__common__all_8h_source.html#l00070">SPI_SR</a>, and <a class="el" href="spi__common__all_8h_source.html#l00261">SPI_SR_TXE</a>.</p>

</div>
</div>
<a id="ga9f834ea1e68b2c23a4b0866f96f38578" name="ga9f834ea1e68b2c23a4b0866f96f38578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f834ea1e68b2c23a4b0866f96f38578">&#9670;&nbsp;</a></span>spi_send_lsb_first()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_send_lsb_first </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set to Send LSB First. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00400">400</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, and <a class="el" href="spi__common__all_8h_source.html#l00148">SPI_CR1_LSBFIRST</a>.</p>

</div>
</div>
<a id="gae19e92c8051fe49e4eac918ee51feeac" name="gae19e92c8051fe49e4eac918ee51feeac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae19e92c8051fe49e4eac918ee51feeac">&#9670;&nbsp;</a></span>spi_send_msb_first()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_send_msb_first </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set to Send MSB First. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00411">411</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>.</p>

</div>
</div>
<a id="ga69a60fb0cd832d3b9a16ce4411328e64" name="ga69a60fb0cd832d3b9a16ce4411328e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69a60fb0cd832d3b9a16ce4411328e64">&#9670;&nbsp;</a></span>spi_set_baudrate_prescaler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_baudrate_prescaler </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>baudrate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the Baudrate Prescaler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">baudrate</td><td>Unsigned int8. Baudrate prescale value <a class="el" href="group__spi__br__pre.html">SPI peripheral baud rate prescale values</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00426">426</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>.</p>

</div>
</div>
<a id="gaf0088037e6a1aa78a9ed4c4e261a55ac" name="gaf0088037e6a1aa78a9ed4c4e261a55ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0088037e6a1aa78a9ed4c4e261a55ac">&#9670;&nbsp;</a></span>spi_set_bidirectional_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_bidirectional_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Bidirectional Simplex Mode. </p>
<p >The SPI peripheral is set for bidirectional transfers in two-wire simplex mode (using a clock wire and a bidirectional data wire).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00205">205</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, and <a class="el" href="spi__common__all_8h_source.html#l00121">SPI_CR1_BIDIMODE</a>.</p>

</div>
</div>
<a id="gaf27f88063c2cb644a2935490d61202c5" name="gaf27f88063c2cb644a2935490d61202c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf27f88063c2cb644a2935490d61202c5">&#9670;&nbsp;</a></span>spi_set_bidirectional_receive_only_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_bidirectional_receive_only_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Bidirectional Simplex Receive Only Mode. </p>
<p >The SPI peripheral is set for bidirectional transfers in two-wire simplex mode (using a clock wire and a bidirectional data wire), and is placed in a receive state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00235">235</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, and <a class="el" href="spi__common__all_8h_source.html#l00121">SPI_CR1_BIDIMODE</a>.</p>

</div>
</div>
<a id="ga8ad1268a257456a854b960f8aa73b1ce" name="ga8ad1268a257456a854b960f8aa73b1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ad1268a257456a854b960f8aa73b1ce">&#9670;&nbsp;</a></span>spi_set_bidirectional_transmit_only_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_bidirectional_transmit_only_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Bidirectional Simplex Receive Only Mode. </p>
<p >The SPI peripheral is set for bidirectional transfers in two-wire simplex mode (using a clock wire and a bidirectional data wire), and is placed in a transmit state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00251">251</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, <a class="el" href="spi__common__all_8h_source.html#l00121">SPI_CR1_BIDIMODE</a>, and <a class="el" href="spi__common__all_8h_source.html#l00124">SPI_CR1_BIDIOE</a>.</p>

</div>
</div>
<a id="gac01452c132ec4c5ffc5d281d43d975d7" name="gac01452c132ec4c5ffc5d281d43d975d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac01452c132ec4c5ffc5d281d43d975d7">&#9670;&nbsp;</a></span>spi_set_clock_phase_0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_clock_phase_0 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the Clock Phase to Capture on Leading Edge. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__spi__file.html#gacd6b278668088bce197d6401787c4e62" title="SPI Set the Clock Phase to Capture on Trailing Edge.">spi_set_clock_phase_1</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00504">504</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>.</p>

</div>
</div>
<a id="gacd6b278668088bce197d6401787c4e62" name="gacd6b278668088bce197d6401787c4e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd6b278668088bce197d6401787c4e62">&#9670;&nbsp;</a></span>spi_set_clock_phase_1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_clock_phase_1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the Clock Phase to Capture on Trailing Edge. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__spi__file.html#gac01452c132ec4c5ffc5d281d43d975d7" title="SPI Set the Clock Phase to Capture on Leading Edge.">spi_set_clock_phase_0</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00492">492</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, and <a class="el" href="spi__common__all_8h_source.html#l00207">SPI_CR1_CPHA</a>.</p>

</div>
</div>
<a id="ga683b0840af6f7bee227ccb31d57dc36a" name="ga683b0840af6f7bee227ccb31d57dc36a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga683b0840af6f7bee227ccb31d57dc36a">&#9670;&nbsp;</a></span>spi_set_clock_polarity_0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_clock_polarity_0 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the Clock Polarity to Low when Idle. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__spi__file.html#ga379382439ed44f061ab6fd4232d47319" title="SPI Set the Clock Polarity to High when Idle.">spi_set_clock_polarity_1</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00480">480</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>.</p>

</div>
</div>
<a id="ga379382439ed44f061ab6fd4232d47319" name="ga379382439ed44f061ab6fd4232d47319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga379382439ed44f061ab6fd4232d47319">&#9670;&nbsp;</a></span>spi_set_clock_polarity_1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_clock_polarity_1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the Clock Polarity to High when Idle. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__spi__file.html#ga683b0840af6f7bee227ccb31d57dc36a" title="SPI Set the Clock Polarity to Low when Idle.">spi_set_clock_polarity_0</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00468">468</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, and <a class="el" href="spi__common__all_8h_source.html#l00196">SPI_CR1_CPOL</a>.</p>

</div>
</div>
<a id="ga6665731fd5d37e5dfb00f29f859e6c9c" name="ga6665731fd5d37e5dfb00f29f859e6c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6665731fd5d37e5dfb00f29f859e6c9c">&#9670;&nbsp;</a></span>spi_set_dff_16bit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_dff_16bit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Data Frame Format to 16 bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__v1_8c_source.html#l00122">122</a> of file <a class="el" href="spi__common__v1_8c_source.html">spi_common_v1.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, and <a class="el" href="spi__common__v1_8h_source.html#l00050">SPI_CR1_DFF</a>.</p>

</div>
</div>
<a id="ga715bcb5541f2908d16a661b0a6a07014" name="ga715bcb5541f2908d16a661b0a6a07014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga715bcb5541f2908d16a661b0a6a07014">&#9670;&nbsp;</a></span>spi_set_dff_8bit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_dff_8bit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Data Frame Format to 8 bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__v1_8c_source.html#l00111">111</a> of file <a class="el" href="spi__common__v1_8c_source.html">spi_common_v1.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>.</p>

</div>
</div>
<a id="ga6ad253f0fc7868bfe447f9f2db93decb" name="ga6ad253f0fc7868bfe447f9f2db93decb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ad253f0fc7868bfe447f9f2db93decb">&#9670;&nbsp;</a></span>spi_set_frf_motorola()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_frf_motorola </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Frame Format to Motorola. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__v1__frf_8c_source.html#l00053">53</a> of file <a class="el" href="spi__common__v1__frf_8c_source.html">spi_common_v1_frf.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>.</p>

</div>
</div>
<a id="ga4d561b358f1f7f324b5cfda7cff132e0" name="ga4d561b358f1f7f324b5cfda7cff132e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d561b358f1f7f324b5cfda7cff132e0">&#9670;&nbsp;</a></span>spi_set_frf_ti()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_frf_ti </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Frame Format to TI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__v1__frf_8c_source.html#l00042">42</a> of file <a class="el" href="spi__common__v1__frf_8c_source.html">spi_common_v1_frf.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00064">SPI_CR2</a>, and <a class="el" href="spi__common__v1__frf_8c_source.html#l00058">SPI_CR2_FRF</a>.</p>

</div>
</div>
<a id="ga714f48c6586abf8ce6e3e118f6303708" name="ga714f48c6586abf8ce6e3e118f6303708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga714f48c6586abf8ce6e3e118f6303708">&#9670;&nbsp;</a></span>spi_set_full_duplex_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_full_duplex_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Full Duplex (3-wire) Mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00317">317</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>.</p>

</div>
</div>
<a id="gafca8671510322b29ef82b291dec68dc7" name="gafca8671510322b29ef82b291dec68dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafca8671510322b29ef82b291dec68dc7">&#9670;&nbsp;</a></span>spi_set_master_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_master_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set to Master Mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00445">445</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, and <a class="el" href="spi__common__all_8h_source.html#l00185">SPI_CR1_MSTR</a>.</p>

</div>
</div>
<a id="ga0f70abf18588bb5bbe24da6457cb9ff7" name="ga0f70abf18588bb5bbe24da6457cb9ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f70abf18588bb5bbe24da6457cb9ff7">&#9670;&nbsp;</a></span>spi_set_next_tx_from_buffer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_next_tx_from_buffer </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Next Transmit is a Data Word. </p>
<p >The next transmission to take place is a data word from the transmit buffer. This must be called before transmission to distinguish between sending of a data or CRC word.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00291">291</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>.</p>

</div>
</div>
<a id="gaabd95475b2fe0fab2a7c22c5ae50aa14" name="gaabd95475b2fe0fab2a7c22c5ae50aa14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabd95475b2fe0fab2a7c22c5ae50aa14">&#9670;&nbsp;</a></span>spi_set_next_tx_from_crc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_next_tx_from_crc </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Next Transmit is a CRC Word. </p>
<p >The next transmission to take place is a crc word from the hardware crc unit. This must be called before transmission to distinguish between sending of a data or CRC word.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00306">306</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, and <a class="el" href="spi__common__all_8h_source.html#l00130">SPI_CR1_CRCNEXT</a>.</p>

</div>
</div>
<a id="gad86076b9c51c2ce18f844d42053ed8cc" name="gad86076b9c51c2ce18f844d42053ed8cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad86076b9c51c2ce18f844d42053ed8cc">&#9670;&nbsp;</a></span>spi_set_nss_high()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_nss_high </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the Software NSS Signal High. </p>
<p >In slave mode, and only when software slave management is used, this replaces the NSS signal with a slave select enable signal.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00375">375</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, and <a class="el" href="spi__common__all_8h_source.html#l00139">SPI_CR1_SSI</a>.</p>

</div>
</div>
<a id="ga47838ebf43d91e96b65338b6b0a50786" name="ga47838ebf43d91e96b65338b6b0a50786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47838ebf43d91e96b65338b6b0a50786">&#9670;&nbsp;</a></span>spi_set_nss_low()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_nss_low </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set the Software NSS Signal Low. </p>
<p >In slave mode, and only when software slave management is used, this replaces the NSS signal with a slave select disable signal.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00389">389</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>.</p>

</div>
</div>
<a id="gaacdf55f39a2de0f53ac356233cc34cbb" name="gaacdf55f39a2de0f53ac356233cc34cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacdf55f39a2de0f53ac356233cc34cbb">&#9670;&nbsp;</a></span>spi_set_receive_only_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_receive_only_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Receive Only Mode for Simplex (2-wire) Unidirectional Transfers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00329">329</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, and <a class="el" href="spi__common__all_8h_source.html#l00133">SPI_CR1_RXONLY</a>.</p>

</div>
</div>
<a id="gae9700a3a5f8301b5b3a8442d257d75dd" name="gae9700a3a5f8301b5b3a8442d257d75dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9700a3a5f8301b5b3a8442d257d75dd">&#9670;&nbsp;</a></span>spi_set_slave_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_slave_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set to Slave Mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00456">456</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>.</p>

</div>
</div>
<a id="gacebc47030a2733da436142828f0c9fa4" name="gacebc47030a2733da436142828f0c9fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacebc47030a2733da436142828f0c9fa4">&#9670;&nbsp;</a></span>spi_set_standard_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_standard_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Standard Mode selection. </p>
<p >Set SPI standard Modes </p><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Mode   </th><th class="markdownTableHeadNone">CPOL   </th><th class="markdownTableHeadNone">CPHA    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">0   </td><td class="markdownTableBodyNone">0   </td><td class="markdownTableBodyNone">0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">1   </td><td class="markdownTableBodyNone">0   </td><td class="markdownTableBodyNone">1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">2   </td><td class="markdownTableBodyNone">1   </td><td class="markdownTableBodyNone">0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">3   </td><td class="markdownTableBodyNone">1   </td><td class="markdownTableBodyNone">1   </td></tr>
</table>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>Unsigned int8. Standard SPI mode (0, 1, 2, 3) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__spi__file.html#gac01452c132ec4c5ffc5d281d43d975d7" title="SPI Set the Clock Phase to Capture on Leading Edge.">spi_set_clock_phase_0</a> <a class="el" href="group__spi__file.html#gacd6b278668088bce197d6401787c4e62" title="SPI Set the Clock Phase to Capture on Trailing Edge.">spi_set_clock_phase_1</a> </dd>
<dd>
<a class="el" href="group__spi__file.html#ga683b0840af6f7bee227ccb31d57dc36a" title="SPI Set the Clock Polarity to Low when Idle.">spi_set_clock_polarity_0</a> <a class="el" href="group__spi__file.html#ga379382439ed44f061ab6fd4232d47319" title="SPI Set the Clock Polarity to High when Idle.">spi_set_clock_polarity_1</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00671">671</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>, <a class="el" href="spi__common__all_8h_source.html#l00207">SPI_CR1_CPHA</a>, and <a class="el" href="spi__common__all_8h_source.html#l00196">SPI_CR1_CPOL</a>.</p>

</div>
</div>
<a id="ga25ed748ce16f85c263594198b702d949" name="ga25ed748ce16f85c263594198b702d949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25ed748ce16f85c263594198b702d949">&#9670;&nbsp;</a></span>spi_set_unidirectional_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_set_unidirectional_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Set Unidirectional Mode. </p>
<p >The SPI peripheral is set for unidirectional transfers. This is used in full duplex mode or when the SPI is placed in two-wire simplex mode that uses a clock wire and a unidirectional data wire.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00220">220</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00058">SPI_CR1</a>.</p>

</div>
</div>
<a id="ga6c3dfa86916c2c38d4a1957f4704bb47" name="ga6c3dfa86916c2c38d4a1957f4704bb47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c3dfa86916c2c38d4a1957f4704bb47">&#9670;&nbsp;</a></span>spi_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spi_write </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Write. </p>
<p >Data is written to the SPI interface.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>Unsigned int16. 8 or 16 bit data to be written. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00131">131</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00076">SPI_DR</a>.</p>

<p class="reference">Referenced by <a class="el" href="spi__common__all_8c_source.html#l00185">spi_xfer()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__spi__defines_ga6c3dfa86916c2c38d4a1957f4704bb47_icgraph.png" border="0" usemap="#agroup__spi__defines_ga6c3dfa86916c2c38d4a1957f4704bb47_icgraph" alt=""/></div>
<map name="agroup__spi__defines_ga6c3dfa86916c2c38d4a1957f4704bb47_icgraph" id="agroup__spi__defines_ga6c3dfa86916c2c38d4a1957f4704bb47_icgraph">
<area shape="rect" title="SPI Data Write." alt="" coords="128,5,209,32"/>
<area shape="rect" href="group__spi__file.html#gae453ac946166bc51a42c35738d9d005b" title="SPI Data Write and Read Exchange." alt="" coords="5,5,80,32"/>
</map>
</div>

</div>
</div>
<a id="gae453ac946166bc51a42c35738d9d005b" name="gae453ac946166bc51a42c35738d9d005b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae453ac946166bc51a42c35738d9d005b">&#9670;&nbsp;</a></span>spi_xfer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t spi_xfer </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Write and Read Exchange. </p>
<p >Data is written to the SPI interface, then a read is done after the incoming transfer has finished.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spi</td><td>Unsigned int32. SPI peripheral identifier <a class="el" href="group__spi__reg__base.html">SPI Register base address</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>Unsigned int16. 8 or 16 bit data to be written. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>data Unsigned int16. 8 or 16 bit data. </dd></dl>

<p class="definition">Definition at line <a class="el" href="spi__common__all_8c_source.html#l00185">185</a> of file <a class="el" href="spi__common__all_8c_source.html">spi_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="spi__common__all_8h_source.html#l00076">SPI_DR</a>, <a class="el" href="spi__common__all_8h_source.html#l00070">SPI_SR</a>, <a class="el" href="spi__common__all_8h_source.html#l00264">SPI_SR_RXNE</a>, and <a class="el" href="spi__common__all_8c_source.html#l00131">spi_write()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__spi__defines_gae453ac946166bc51a42c35738d9d005b_cgraph.png" border="0" usemap="#agroup__spi__defines_gae453ac946166bc51a42c35738d9d005b_cgraph" alt=""/></div>
<map name="agroup__spi__defines_gae453ac946166bc51a42c35738d9d005b_cgraph" id="agroup__spi__defines_gae453ac946166bc51a42c35738d9d005b_cgraph">
<area shape="rect" title="SPI Data Write and Read Exchange." alt="" coords="5,5,80,32"/>
<area shape="rect" href="group__spi__file.html#ga6c3dfa86916c2c38d4a1957f4704bb47" title="SPI Data Write." alt="" coords="128,5,209,32"/>
</map>
</div>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:30 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
