

================================================================
== Vivado HLS Report for 'dense_latency_ap_ufixed_ap_fixed_18_7_5_3_0_config11_0_0_0_0_0_0'
================================================================
* Date:           Wed Jun  4 15:25:50 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.903 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|   1202|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|     718|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     718|   1247|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_269_p2      |     *    |      0|  0|  26|           6|           6|
    |acc_1_V_fu_1488_p2        |     +    |      0|  0|  18|          14|          14|
    |acc_2_V_fu_1512_p2        |     +    |      0|  0|  18|          15|          15|
    |acc_3_V_fu_1537_p2        |     +    |      0|  0|  18|          16|          16|
    |acc_4_V_fu_1562_p2        |     +    |      0|  0|  18|          16|          16|
    |add_ln703_10_fu_1294_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln703_11_fu_1300_p2   |     +    |      0|  0|  17|          13|          10|
    |add_ln703_12_fu_1482_p2   |     +    |      0|  0|  18|          14|          14|
    |add_ln703_14_fu_1006_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_15_fu_1309_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_16_fu_1319_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln703_17_fu_1325_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_18_fu_1331_p2   |     +    |      0|  0|  17|          13|          11|
    |add_ln703_19_fu_1341_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln703_20_fu_1506_p2   |     +    |      0|  0|  18|          15|          15|
    |add_ln703_22_fu_1012_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_23_fu_1350_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln703_24_fu_1018_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_25_fu_1363_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln703_26_fu_1373_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln703_27_fu_1024_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_28_fu_1382_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln703_29_fu_1388_p2   |     +    |      0|  0|  17|          13|          11|
    |add_ln703_30_fu_1398_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln703_31_fu_1531_p2   |     +    |      0|  0|  18|          16|          16|
    |add_ln703_33_fu_1030_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_34_fu_1036_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_35_fu_1410_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln703_36_fu_1420_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln703_37_fu_1042_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln703_38_fu_1429_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln703_39_fu_1435_p2   |     +    |      0|  0|  17|          13|          10|
    |add_ln703_40_fu_1445_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln703_41_fu_1556_p2   |     +    |      0|  0|  18|          16|          16|
    |add_ln703_4_fu_1279_p2    |     +    |      0|  0|  19|          14|          14|
    |add_ln703_5_fu_994_p2     |     +    |      0|  0|  17|          13|          13|
    |add_ln703_6_fu_1285_p2    |     +    |      0|  0|  17|          13|          10|
    |add_ln703_7_fu_1463_p2    |     +    |      0|  0|  18|          15|          15|
    |add_ln703_8_fu_1469_p2    |     +    |      0|  0|  18|          15|          15|
    |add_ln703_9_fu_1000_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln703_fu_1269_p2      |     +    |      0|  0|  17|          13|          13|
    |sub_ln1118_10_fu_583_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_11_fu_609_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_12_fu_635_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_13_fu_641_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_14_fu_667_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_15_fu_677_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_16_fu_699_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_17_fu_717_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_18_fu_739_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_19_fu_1138_p2  |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_1_fu_489_p2    |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_20_fu_765_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_21_fu_771_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_22_fu_793_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_23_fu_803_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_24_fu_813_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_25_fu_839_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_26_fu_1168_p2  |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_27_fu_1192_p2  |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_28_fu_865_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_29_fu_871_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_2_fu_1051_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_30_fu_893_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_31_fu_919_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_32_fu_1222_p2  |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_33_fu_937_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_34_fu_960_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_35_fu_966_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_36_fu_1259_p2  |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_37_fu_984_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_3_fu_515_p2    |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_4_fu_525_p2    |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_5_fu_1074_p2   |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_6_fu_1084_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_7_fu_551_p2    |     -    |      0|  0|  12|           1|          12|
    |sub_ln1118_8_fu_561_p2    |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_9_fu_1111_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_fu_471_p2      |     -    |      0|  0|  12|           1|          12|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|1202|         843|        1006|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   18|         36|
    |ap_return_1  |   9|          2|   18|         36|
    |ap_return_2  |   9|          2|   18|         36|
    |ap_return_3  |   9|          2|   18|         36|
    |ap_return_4  |   9|          2|   18|         36|
    +-------------+----+-----------+-----+-----------+
    |Total        |  45|         10|   90|        180|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln703_10_reg_1759                 |   9|   0|   14|          5|
    |add_ln703_11_reg_1764                 |  13|   0|   13|          0|
    |add_ln703_14_reg_1714                 |   8|   0|   13|          5|
    |add_ln703_16_reg_1769                 |  14|   0|   14|          0|
    |add_ln703_17_reg_1774                 |  13|   0|   13|          0|
    |add_ln703_19_reg_1779                 |  14|   0|   14|          0|
    |add_ln703_22_reg_1719                 |   8|   0|   13|          5|
    |add_ln703_24_reg_1724                 |   8|   0|   13|          5|
    |add_ln703_26_reg_1784                 |  15|   0|   15|          0|
    |add_ln703_27_reg_1729                 |  13|   0|   13|          0|
    |add_ln703_28_reg_1789                 |  14|   0|   14|          0|
    |add_ln703_30_reg_1794                 |  14|   0|   14|          0|
    |add_ln703_33_reg_1734                 |  13|   0|   13|          0|
    |add_ln703_34_reg_1739                 |  13|   0|   13|          0|
    |add_ln703_36_reg_1799                 |  15|   0|   15|          0|
    |add_ln703_37_reg_1744                 |  13|   0|   13|          0|
    |add_ln703_38_reg_1804                 |  14|   0|   14|          0|
    |add_ln703_40_reg_1809                 |  14|   0|   14|          0|
    |add_ln703_4_reg_1749                  |   9|   0|   14|          5|
    |add_ln703_5_reg_1704                  |  13|   0|   13|          0|
    |add_ln703_5_reg_1704_pp0_iter1_reg    |  13|   0|   13|          0|
    |add_ln703_6_reg_1754                  |  13|   0|   13|          0|
    |add_ln703_9_reg_1709                  |   8|   0|   13|          5|
    |ap_ce_reg                             |   1|   0|    1|          0|
    |ap_return_0_int_reg                   |  18|   0|   18|          0|
    |ap_return_1_int_reg                   |  18|   0|   18|          0|
    |ap_return_2_int_reg                   |  18|   0|   18|          0|
    |ap_return_3_int_reg                   |  18|   0|   18|          0|
    |ap_return_4_int_reg                   |  18|   0|   18|          0|
    |data_0_V_read_int_reg                 |   6|   0|    6|          0|
    |data_10_V_read_int_reg                |   6|   0|    6|          0|
    |data_11_V_read_int_reg                |   6|   0|    6|          0|
    |data_12_V_read_int_reg                |   6|   0|    6|          0|
    |data_14_V_read_int_reg                |   6|   0|    6|          0|
    |data_15_V_read_4_reg_1626             |   6|   0|    6|          0|
    |data_15_V_read_int_reg                |   6|   0|    6|          0|
    |data_16_V_read_int_reg                |   6|   0|    6|          0|
    |data_17_V_read_int_reg                |   6|   0|    6|          0|
    |data_18_V_read_int_reg                |   6|   0|    6|          0|
    |data_19_V_read_4_reg_1620             |   6|   0|    6|          0|
    |data_19_V_read_int_reg                |   6|   0|    6|          0|
    |data_1_V_read_int_reg                 |   6|   0|    6|          0|
    |data_20_V_read_4_reg_1614             |   6|   0|    6|          0|
    |data_20_V_read_int_reg                |   6|   0|    6|          0|
    |data_21_V_read_int_reg                |   6|   0|    6|          0|
    |data_23_V_read_int_reg                |   6|   0|    6|          0|
    |data_24_V_read_int_reg                |   6|   0|    6|          0|
    |data_25_V_read_4_reg_1608             |   6|   0|    6|          0|
    |data_25_V_read_int_reg                |   6|   0|    6|          0|
    |data_26_V_read_int_reg                |   6|   0|    6|          0|
    |data_29_V_read_int_reg                |   6|   0|    6|          0|
    |data_30_V_read32_reg_1602             |   6|   0|    6|          0|
    |data_30_V_read_int_reg                |   6|   0|    6|          0|
    |data_31_V_read_int_reg                |   6|   0|    6|          0|
    |data_3_V_read_int_reg                 |   6|   0|    6|          0|
    |data_4_V_read_5_reg_1638              |   6|   0|    6|          0|
    |data_4_V_read_int_reg                 |   6|   0|    6|          0|
    |data_5_V_read_int_reg                 |   6|   0|    6|          0|
    |data_6_V_read12_reg_1632              |   6|   0|    6|          0|
    |data_6_V_read_int_reg                 |   6|   0|    6|          0|
    |data_7_V_read_int_reg                 |   6|   0|    6|          0|
    |data_8_V_read_int_reg                 |   6|   0|    6|          0|
    |data_9_V_read_int_reg                 |   6|   0|    6|          0|
    |mul_ln1118_reg_454                    |  12|   0|   12|          0|
    |sub_ln1118_12_reg_1659                |  12|   0|   12|          0|
    |sub_ln1118_12_reg_1659_pp0_iter1_reg  |  12|   0|   12|          0|
    |sub_ln1118_16_reg_1664                |   7|   0|   12|          5|
    |sub_ln1118_20_reg_1669                |   7|   0|   12|          5|
    |sub_ln1118_21_reg_1674                |  12|   0|   12|          0|
    |sub_ln1118_28_reg_1679                |  12|   0|   12|          0|
    |sub_ln1118_31_reg_1684                |  12|   0|   12|          0|
    |sub_ln1118_33_reg_1689                |   7|   0|   12|          5|
    |sub_ln1118_34_reg_1694                |  12|   0|   12|          0|
    |sub_ln1118_35_reg_1699                |  12|   0|   12|          0|
    |sub_ln1118_8_reg_1654                 |  12|   0|   12|          0|
    |sub_ln1118_reg_1644                   |   7|   0|   12|          5|
    |zext_ln1118_2_reg_1649                |   6|   0|   12|          6|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 718|   0|  774|         56|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<18,7,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<18,7,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_return_0     | out |   18| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<18,7,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_return_1     | out |   18| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<18,7,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_return_2     | out |   18| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<18,7,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_return_3     | out |   18| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<18,7,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_return_4     | out |   18| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<18,7,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|ap_ce           |  in |    1| ap_ctrl_hs | dense_latency<ap_ufixed,ap_fixed<18,7,5,3,0>,config11>.0.0.0.0.0.0 | return value |
|data_0_V_read   |  in |    6|   ap_none  |                            data_0_V_read                           |    scalar    |
|data_1_V_read   |  in |    6|   ap_none  |                            data_1_V_read                           |    scalar    |
|data_3_V_read   |  in |    6|   ap_none  |                            data_3_V_read                           |    scalar    |
|data_4_V_read   |  in |    6|   ap_none  |                            data_4_V_read                           |    scalar    |
|data_5_V_read   |  in |    6|   ap_none  |                            data_5_V_read                           |    scalar    |
|data_6_V_read   |  in |    6|   ap_none  |                            data_6_V_read                           |    scalar    |
|data_7_V_read   |  in |    6|   ap_none  |                            data_7_V_read                           |    scalar    |
|data_8_V_read   |  in |    6|   ap_none  |                            data_8_V_read                           |    scalar    |
|data_9_V_read   |  in |    6|   ap_none  |                            data_9_V_read                           |    scalar    |
|data_10_V_read  |  in |    6|   ap_none  |                           data_10_V_read                           |    scalar    |
|data_11_V_read  |  in |    6|   ap_none  |                           data_11_V_read                           |    scalar    |
|data_12_V_read  |  in |    6|   ap_none  |                           data_12_V_read                           |    scalar    |
|data_14_V_read  |  in |    6|   ap_none  |                           data_14_V_read                           |    scalar    |
|data_15_V_read  |  in |    6|   ap_none  |                           data_15_V_read                           |    scalar    |
|data_16_V_read  |  in |    6|   ap_none  |                           data_16_V_read                           |    scalar    |
|data_17_V_read  |  in |    6|   ap_none  |                           data_17_V_read                           |    scalar    |
|data_18_V_read  |  in |    6|   ap_none  |                           data_18_V_read                           |    scalar    |
|data_19_V_read  |  in |    6|   ap_none  |                           data_19_V_read                           |    scalar    |
|data_20_V_read  |  in |    6|   ap_none  |                           data_20_V_read                           |    scalar    |
|data_21_V_read  |  in |    6|   ap_none  |                           data_21_V_read                           |    scalar    |
|data_23_V_read  |  in |    6|   ap_none  |                           data_23_V_read                           |    scalar    |
|data_24_V_read  |  in |    6|   ap_none  |                           data_24_V_read                           |    scalar    |
|data_25_V_read  |  in |    6|   ap_none  |                           data_25_V_read                           |    scalar    |
|data_26_V_read  |  in |    6|   ap_none  |                           data_26_V_read                           |    scalar    |
|data_29_V_read  |  in |    6|   ap_none  |                           data_29_V_read                           |    scalar    |
|data_30_V_read  |  in |    6|   ap_none  |                           data_30_V_read                           |    scalar    |
|data_31_V_read  |  in |    6|   ap_none  |                           data_31_V_read                           |    scalar    |
+----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

