Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,3563
design__instance__area,54604.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0012069565709680319
power__switching__total,0.0003108481760136783
power__leakage__total,9.505986895419483E-7
power__total,0.0015187554527074099
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.52978500863587
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.029785064147023
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10630868708463086
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.983795850408102
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.106309
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.299959
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.1991374899122356
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,3.6991375454233886
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5983737008586132
timing__setup__ws__corner:nom_slow_1p08V_125C,11.50777017361335
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.598374
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.278835
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.403835976089792
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,3.903836031600945
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2930013536949722
timing__setup__ws__corner:nom_typ_1p20V_25C,13.078202002642552
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.293001
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.582928
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,3.52978500863587
clock__skew__worst_setup,3.6991375454233886
timing__hold__ws,0.10630868708463086
timing__setup__ws,11.50777017361335
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106309
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.278835
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3563
design__instance__area__stdcell,54604.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.908419
design__instance__utilization__stdcell,0.908419
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,97
design__instance__area__class:inverter,533.434
design__instance__count__class:sequential_cell,393
design__instance__area__class:sequential_cell,18539.5
design__instance__count__class:multi_input_combinational_cell,2222
design__instance__area__class:multi_input_combinational_cell,23315
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,769
design__instance__area__class:timing_repair_buffer,11537.8
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,106375
design__violations,0
design__instance__count__class:clock_buffer,59
design__instance__area__class:clock_buffer,533.434
design__instance__count__class:clock_inverter,16
design__instance__area__class:clock_inverter,105.235
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,547
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,6
design__instance__count__class:antenna_cell,6
design__instance__area__class:antenna_cell,32.6592
route__net,3952
route__net__special,2
route__drc_errors__iter:0,2767
route__wirelength__iter:0,119568
route__drc_errors__iter:1,1520
route__wirelength__iter:1,118385
route__drc_errors__iter:2,1440
route__wirelength__iter:2,118224
route__drc_errors__iter:3,163
route__wirelength__iter:3,117483
route__drc_errors__iter:4,31
route__wirelength__iter:4,117483
route__drc_errors__iter:5,8
route__wirelength__iter:5,117479
route__drc_errors__iter:6,0
route__wirelength__iter:6,117458
route__drc_errors,0
route__wirelength,117458
route__vias,25387
route__vias__singlecut,25387
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,541.755
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,302
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,302
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,302
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,302
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000176941
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000191924
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000938096
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000191924
design_powergrid__voltage__worst,0.0000191924
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000191924
design_powergrid__drop__worst__net:VPWR,0.0000176941
design_powergrid__voltage__worst__net:VGND,0.0000191924
design_powergrid__drop__worst__net:VGND,0.0000191924
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000948000000000000071450657890270719008185551501810550689697265625
ir__drop__worst,0.00001769999999999999994019540816569957542014890350401401519775390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
