
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -207.99

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.33

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.33

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3499.17    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.46    1.19    1.63 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.63   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.01    2.01   library removal time
                                  2.01   data required time
-----------------------------------------------------------------------------
                                  2.01   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.19    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.03    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.16    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3499.17    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.46    1.19    1.63 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.63   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.29    1.91   library recovery time
                                  1.91   data required time
-----------------------------------------------------------------------------
                                  1.91   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.11    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.26    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   45.46    0.03    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.18 ^ _16526_/A (BUF_X2)
    10   39.10    0.04    0.06    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.04    0.01    0.25 ^ _16527_/A (BUF_X2)
    19   58.05    0.06    0.09    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.00    0.34 ^ _18242_/A (BUF_X2)
    10   19.35    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   35.70    0.04    0.06    0.46 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.46 ^ _18264_/A (BUF_X2)
    10   28.28    0.03    0.06    0.52 ^ _18264_/Z (BUF_X2)
                                         _12381_ (net)
                  0.03    0.00    0.52 ^ _18461_/S (MUX2_X1)
     1    1.55    0.01    0.06    0.58 v _18461_/Z (MUX2_X1)
                                         _12570_ (net)
                  0.01    0.00    0.58 v _18462_/B (MUX2_X1)
     1    1.26    0.01    0.06    0.64 v _18462_/Z (MUX2_X1)
                                         _12571_ (net)
                  0.01    0.00    0.64 v _18470_/A (MUX2_X1)
     1    2.08    0.01    0.06    0.70 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.70 v _18471_/B1 (AOI21_X1)
     8   26.03    0.13    0.15    0.84 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.13    0.01    0.85 ^ _20600_/A (MUX2_X1)
     7   20.21    0.05    0.10    0.95 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.00    0.95 ^ _20998_/A (BUF_X1)
    10   21.94    0.05    0.08    1.03 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.03 ^ _21067_/A2 (NAND2_X1)
     1    3.50    0.02    0.03    1.06 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.06 v _30197_/B (FA_X1)
     1    4.37    0.02    0.13    1.19 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.19 ^ _30199_/A (FA_X1)
     1    4.53    0.02    0.09    1.28 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.28 v _30202_/B (FA_X1)
     1    4.43    0.02    0.13    1.41 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.41 ^ _30207_/A (FA_X1)
     1    4.37    0.02    0.09    1.50 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.50 v _30211_/A (FA_X1)
     1    4.02    0.02    0.12    1.63 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.63 ^ _30212_/A (FA_X1)
     1    1.63    0.01    0.09    1.71 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.71 v _21502_/A (INV_X1)
     1    4.63    0.01    0.02    1.74 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.74 ^ _30538_/A (HA_X1)
     1    2.79    0.03    0.05    1.79 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.03    0.00    1.79 ^ _23588_/A (BUF_X1)
     5    8.98    0.02    0.04    1.83 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.83 ^ _23632_/A2 (NAND3_X1)
     1    1.70    0.02    0.02    1.86 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.86 v _23633_/A3 (NOR3_X1)
     2    3.80    0.04    0.07    1.93 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.93 ^ _23682_/A2 (NOR2_X1)
     1    3.12    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   11.57    0.04    0.05    2.00 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.00 ^ _23908_/A3 (AND4_X1)
     2    3.72    0.02    0.07    2.07 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.07 ^ _23912_/A2 (NOR3_X1)
     1    2.57    0.01    0.01    2.08 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.08 v _23913_/B (XOR2_X1)
     1    2.35    0.02    0.03    2.12 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.02    0.00    2.12 ^ _23914_/B (MUX2_X1)
     2    6.48    0.02    0.05    2.17 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.17 ^ _23915_/A2 (NAND2_X1)
     1    6.17    0.02    0.03    2.20 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.20 v _23924_/B2 (AOI221_X1)
     1    6.84    0.08    0.12    2.32 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.32 ^ _23925_/B1 (AOI21_X1)
     4    7.85    0.03    0.04    2.37 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.37 v _24289_/A (BUF_X1)
    10   15.26    0.02    0.06    2.42 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.42 v _25166_/B (MUX2_X1)
     1    1.35    0.01    0.06    2.49 v _25166_/Z (MUX2_X1)
                                         _01948_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3499.17    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.46    1.19    1.63 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.63   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.29    1.91   library recovery time
                                  1.91   data required time
-----------------------------------------------------------------------------
                                  1.91   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.11    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.26    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   45.46    0.03    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.18 ^ _16526_/A (BUF_X2)
    10   39.10    0.04    0.06    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.04    0.01    0.25 ^ _16527_/A (BUF_X2)
    19   58.05    0.06    0.09    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.00    0.34 ^ _18242_/A (BUF_X2)
    10   19.35    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   35.70    0.04    0.06    0.46 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.46 ^ _18264_/A (BUF_X2)
    10   28.28    0.03    0.06    0.52 ^ _18264_/Z (BUF_X2)
                                         _12381_ (net)
                  0.03    0.00    0.52 ^ _18461_/S (MUX2_X1)
     1    1.55    0.01    0.06    0.58 v _18461_/Z (MUX2_X1)
                                         _12570_ (net)
                  0.01    0.00    0.58 v _18462_/B (MUX2_X1)
     1    1.26    0.01    0.06    0.64 v _18462_/Z (MUX2_X1)
                                         _12571_ (net)
                  0.01    0.00    0.64 v _18470_/A (MUX2_X1)
     1    2.08    0.01    0.06    0.70 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.70 v _18471_/B1 (AOI21_X1)
     8   26.03    0.13    0.15    0.84 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.13    0.01    0.85 ^ _20600_/A (MUX2_X1)
     7   20.21    0.05    0.10    0.95 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.00    0.95 ^ _20998_/A (BUF_X1)
    10   21.94    0.05    0.08    1.03 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.03 ^ _21067_/A2 (NAND2_X1)
     1    3.50    0.02    0.03    1.06 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.06 v _30197_/B (FA_X1)
     1    4.37    0.02    0.13    1.19 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.19 ^ _30199_/A (FA_X1)
     1    4.53    0.02    0.09    1.28 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.28 v _30202_/B (FA_X1)
     1    4.43    0.02    0.13    1.41 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.41 ^ _30207_/A (FA_X1)
     1    4.37    0.02    0.09    1.50 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.50 v _30211_/A (FA_X1)
     1    4.02    0.02    0.12    1.63 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.63 ^ _30212_/A (FA_X1)
     1    1.63    0.01    0.09    1.71 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.71 v _21502_/A (INV_X1)
     1    4.63    0.01    0.02    1.74 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.74 ^ _30538_/A (HA_X1)
     1    2.79    0.03    0.05    1.79 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.03    0.00    1.79 ^ _23588_/A (BUF_X1)
     5    8.98    0.02    0.04    1.83 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.83 ^ _23632_/A2 (NAND3_X1)
     1    1.70    0.02    0.02    1.86 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.86 v _23633_/A3 (NOR3_X1)
     2    3.80    0.04    0.07    1.93 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.93 ^ _23682_/A2 (NOR2_X1)
     1    3.12    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   11.57    0.04    0.05    2.00 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.00 ^ _23908_/A3 (AND4_X1)
     2    3.72    0.02    0.07    2.07 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.07 ^ _23912_/A2 (NOR3_X1)
     1    2.57    0.01    0.01    2.08 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.08 v _23913_/B (XOR2_X1)
     1    2.35    0.02    0.03    2.12 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.02    0.00    2.12 ^ _23914_/B (MUX2_X1)
     2    6.48    0.02    0.05    2.17 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.17 ^ _23915_/A2 (NAND2_X1)
     1    6.17    0.02    0.03    2.20 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.20 v _23924_/B2 (AOI221_X1)
     1    6.84    0.08    0.12    2.32 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.32 ^ _23925_/B1 (AOI21_X1)
     4    7.85    0.03    0.04    2.37 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.37 v _24289_/A (BUF_X1)
    10   15.26    0.02    0.06    2.42 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.42 v _25166_/B (MUX2_X1)
     1    1.35    0.01    0.06    2.49 v _25166_/Z (MUX2_X1)
                                         _01948_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_17048_/Z                               0.20    0.23   -0.03 (VIOLATED)
_20440_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_20328_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_20319_/Z                               0.20    0.22   -0.02 (VIOLATED)
_18225_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_18977_/ZN                              0.20    0.20   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   48.85  -23.53 (VIOLATED)
_20319_/Z                              25.33   46.64  -21.31 (VIOLATED)
_18055_/ZN                             28.99   49.75  -20.76 (VIOLATED)
_18225_/ZN                             26.02   45.53  -19.52 (VIOLATED)
_18977_/ZN                             26.02   43.74  -17.72 (VIOLATED)
_20318_/Z                              25.33   40.30  -14.97 (VIOLATED)
_20328_/ZN                             16.02   30.59  -14.57 (VIOLATED)
_22344_/ZN                             23.23   37.38  -14.15 (VIOLATED)
_27504_/ZN                             23.23   37.22  -13.99 (VIOLATED)
_19731_/ZN                             26.02   39.94  -13.92 (VIOLATED)
_27512_/ZN                             23.23   36.82  -13.59 (VIOLATED)
_18417_/ZN                             26.02   39.46  -13.44 (VIOLATED)
_18615_/ZN                             28.99   41.98  -12.99 (VIOLATED)
_19924_/ZN                             25.33   37.64  -12.31 (VIOLATED)
_18429_/ZN                             26.02   38.32  -12.30 (VIOLATED)
_22284_/ZN                             23.23   35.49  -12.25 (VIOLATED)
_19183_/ZN                             26.70   38.72  -12.01 (VIOLATED)
_18603_/ZN                             26.02   37.75  -11.74 (VIOLATED)
_20440_/ZN                             10.47   22.06  -11.59 (VIOLATED)
_27522_/ZN                             23.23   34.37  -11.14 (VIOLATED)
_24776_/ZN                             16.02   27.06  -11.04 (VIOLATED)
_18028_/ZN                             26.02   36.50  -10.48 (VIOLATED)
_18215_/ZN                             26.02   36.27  -10.26 (VIOLATED)
_19553_/ZN                             26.02   35.87   -9.86 (VIOLATED)
_18991_/ZN                             31.74   40.62   -8.89 (VIOLATED)
_19370_/ZN                             26.02   34.45   -8.44 (VIOLATED)
_22217_/ZN                             23.23   31.09   -7.86 (VIOLATED)
_22911_/ZN                             10.47   18.11   -7.64 (VIOLATED)
_20890_/ZN                             16.02   23.51   -7.49 (VIOLATED)
_20147_/ZN                             10.47   17.84   -7.37 (VIOLATED)
_22363_/ZN                             26.05   33.26   -7.20 (VIOLATED)
_22073_/ZN                             23.23   30.35   -7.12 (VIOLATED)
_23322_/ZN                             10.47   17.14   -6.67 (VIOLATED)
_22176_/ZN                             23.23   29.46   -6.23 (VIOLATED)
_25831_/ZN                             10.47   16.32   -5.85 (VIOLATED)
_20352_/ZN                             16.02   21.21   -5.19 (VIOLATED)
_23147_/ZN                             25.33   30.37   -5.04 (VIOLATED)
_26289_/ZN                             13.81   18.54   -4.74 (VIOLATED)
_22360_/ZN                             10.47   14.97   -4.50 (VIOLATED)
_22133_/ZN                             23.23   27.15   -3.92 (VIOLATED)
_22868_/ZN                             10.47   14.29   -3.82 (VIOLATED)
_22089_/ZN                             23.23   27.04   -3.81 (VIOLATED)
_22052_/ZN                             23.23   26.70   -3.47 (VIOLATED)
_17534_/ZN                             13.81   17.20   -3.39 (VIOLATED)
_28321_/ZN                             16.02   18.99   -2.96 (VIOLATED)
_22301_/ZN                             10.47   13.30   -2.83 (VIOLATED)
_19384_/ZN                             26.70   28.80   -2.09 (VIOLATED)
_17917_/ZN                             25.33   27.11   -1.78 (VIOLATED)
_23367_/ZN                             16.02   17.49   -1.47 (VIOLATED)
_26414_/ZN                             10.47   11.78   -1.31 (VIOLATED)
_26507_/ZN                             13.01   14.23   -1.22 (VIOLATED)
_17229_/ZN                             16.02   17.05   -1.03 (VIOLATED)
_20148_/ZN                             10.47   11.37   -0.90 (VIOLATED)
_27740_/ZN                             10.47   11.26   -0.79 (VIOLATED)
_21836_/ZN                             10.47   11.25   -0.78 (VIOLATED)
_18471_/ZN                             25.33   26.03   -0.70 (VIOLATED)
_17619_/ZN                             16.02   16.56   -0.54 (VIOLATED)
_17600_/ZN                             16.02   16.36   -0.34 (VIOLATED)
_22831_/ZN                             10.47   10.74   -0.27 (VIOLATED)
_27150_/ZN                             26.05   26.12   -0.06 (VIOLATED)
_26305_/ZN                             16.02   16.06   -0.04 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.03333904221653938

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1679

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-23.525390625

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.9288

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 6

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 61

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1210

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1259

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.16 ^ _16525_/Z (BUF_X4)
   0.07    0.24 ^ _16526_/Z (BUF_X2)
   0.10    0.34 ^ _16527_/Z (BUF_X2)
   0.05    0.39 ^ _18242_/Z (BUF_X2)
   0.06    0.46 ^ _18263_/Z (BUF_X2)
   0.06    0.52 ^ _18264_/Z (BUF_X2)
   0.06    0.58 v _18461_/Z (MUX2_X1)
   0.06    0.64 v _18462_/Z (MUX2_X1)
   0.06    0.70 v _18470_/Z (MUX2_X1)
   0.15    0.84 ^ _18471_/ZN (AOI21_X1)
   0.11    0.95 ^ _20600_/Z (MUX2_X1)
   0.08    1.03 ^ _20998_/Z (BUF_X1)
   0.03    1.06 v _21067_/ZN (NAND2_X1)
   0.13    1.19 ^ _30197_/S (FA_X1)
   0.09    1.28 v _30199_/S (FA_X1)
   0.13    1.41 ^ _30202_/S (FA_X1)
   0.09    1.50 v _30207_/S (FA_X1)
   0.12    1.63 ^ _30211_/S (FA_X1)
   0.09    1.71 v _30212_/S (FA_X1)
   0.02    1.74 ^ _21502_/ZN (INV_X1)
   0.05    1.79 ^ _30538_/S (HA_X1)
   0.04    1.83 ^ _23588_/Z (BUF_X1)
   0.02    1.86 v _23632_/ZN (NAND3_X1)
   0.07    1.93 ^ _23633_/ZN (NOR3_X1)
   0.02    1.94 v _23682_/ZN (NOR2_X1)
   0.05    2.00 ^ _23683_/ZN (AOI21_X2)
   0.07    2.07 ^ _23908_/ZN (AND4_X1)
   0.01    2.08 v _23912_/ZN (NOR3_X1)
   0.03    2.12 ^ _23913_/Z (XOR2_X1)
   0.05    2.17 ^ _23914_/Z (MUX2_X1)
   0.03    2.20 v _23915_/ZN (NAND2_X1)
   0.12    2.32 ^ _23924_/ZN (AOI221_X1)
   0.05    2.37 v _23925_/ZN (AOI21_X1)
   0.06    2.42 v _24289_/Z (BUF_X1)
   0.06    2.49 v _25166_/Z (MUX2_X1)
   0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
           2.49   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.49   data arrival time
---------------------------------------------------------
          -0.33   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4858

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3267

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.142650

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.47e-03   1.56e-04   1.29e-02  16.0%
Combinational          3.00e-02   3.70e-02   4.29e-04   6.74e-02  83.5%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.89e-02   5.85e-04   8.07e-02 100.0%
                          51.1%      48.2%       0.7%
