Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  8 23:56:23 2024
| Host         : DESKTOP-M086L9A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file union_timing_summary_routed.rpt -pb union_timing_summary_routed.pb -rpx union_timing_summary_routed.rpx -warn_on_violation
| Design       : union
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: ent (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: divisor/temporal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   65          inf        0.000                      0                   65           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor_vaso
                            (input port)
  Destination:            LedVaso
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 5.156ns (58.858%)  route 3.604ns (41.142%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sensor_vaso (IN)
                         net (fo=0)                   0.000     0.000    sensor_vaso
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sensor_vaso_IBUF_inst/O
                         net (fo=3, routed)           1.492     2.971    maquina_estados/sensor_vaso_IBUF
    SLICE_X0Y100         LUT3 (Prop_lut3_I1_O)        0.124     3.095 r  maquina_estados/LedVaso_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.113     5.208    LedVaso_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     8.760 r  LedVaso_OBUF_inst/O
                         net (fo=0)                   0.000     8.760    LedVaso
    J13                                                               r  LedVaso (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_lleno
                            (input port)
  Destination:            LedBomba
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.260ns  (logic 5.318ns (64.385%)  route 2.942ns (35.615%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sensor_lleno (IN)
                         net (fo=0)                   0.000     0.000    sensor_lleno
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sensor_lleno_IBUF_inst/O
                         net (fo=5, routed)           0.866     2.344    maquina_estados/sensor_lleno_IBUF
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.118     2.462 r  maquina_estados/LedBomba_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.076     4.537    LedBomba_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.722     8.260 r  LedBomba_OBUF_inst/O
                         net (fo=0)                   0.000     8.260    LedBomba
    H17                                                               r  LedBomba (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor_lleno
                            (input port)
  Destination:            LedLleno
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.670ns  (logic 5.137ns (66.970%)  route 2.534ns (33.030%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sensor_lleno (IN)
                         net (fo=0)                   0.000     0.000    sensor_lleno
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sensor_lleno_IBUF_inst/O
                         net (fo=5, routed)           0.866     2.344    maquina_estados/sensor_lleno_IBUF
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.124     2.468 r  maquina_estados/LedLleno_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     4.135    LedLleno_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.670 r  LedLleno_OBUF_inst/O
                         net (fo=0)                   0.000     7.670    LedLleno
    K15                                                               r  LedLleno (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            maquina_estados/FSM_sequential_Edo_presente_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.234ns  (logic 1.648ns (38.923%)  route 2.586ns (61.077%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=5, routed)           2.586     4.110    maquina_estados/AR[0]
    SLICE_X0Y100         LUT6 (Prop_lut6_I3_O)        0.124     4.234 r  maquina_estados/FSM_sequential_Edo_presente[0]_i_1/O
                         net (fo=1, routed)           0.000     4.234    maquina_estados/FSM_sequential_Edo_presente[0]_i_1_n_0
    SLICE_X0Y100         FDPE                                         r  maquina_estados/FSM_sequential_Edo_presente_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.112ns  (logic 1.051ns (25.556%)  route 3.061ns (74.444%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE                         0.000     0.000 r  divisor/contador_reg[25]/C
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  divisor/contador_reg[25]/Q
                         net (fo=2, routed)           0.708     1.186    divisor/contador[25]
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.296     1.482 r  divisor/contador[25]_i_8/O
                         net (fo=1, routed)           1.095     2.577    divisor/contador[25]_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.701 r  divisor/contador[25]_i_2/O
                         net (fo=26, routed)          1.258     3.959    divisor/contador[25]_i_2_n_0
    SLICE_X2Y72          LUT2 (Prop_lut2_I0_O)        0.153     4.112 r  divisor/contador[25]_i_1/O
                         net (fo=1, routed)           0.000     4.112    divisor/contador_0[25]
    SLICE_X2Y72          FDCE                                         r  divisor/contador_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.083ns  (logic 1.022ns (25.028%)  route 3.061ns (74.972%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE                         0.000     0.000 r  divisor/contador_reg[25]/C
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  divisor/contador_reg[25]/Q
                         net (fo=2, routed)           0.708     1.186    divisor/contador[25]
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.296     1.482 r  divisor/contador[25]_i_8/O
                         net (fo=1, routed)           1.095     2.577    divisor/contador[25]_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.701 r  divisor/contador[25]_i_2/O
                         net (fo=26, routed)          1.258     3.959    divisor/contador[25]_i_2_n_0
    SLICE_X2Y72          LUT2 (Prop_lut2_I0_O)        0.124     4.083 r  divisor/contador[24]_i_1/O
                         net (fo=1, routed)           0.000     4.083    divisor/contador_0[24]
    SLICE_X2Y72          FDCE                                         r  divisor/contador_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.031ns  (logic 1.048ns (25.996%)  route 2.983ns (74.004%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE                         0.000     0.000 r  divisor/contador_reg[25]/C
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  divisor/contador_reg[25]/Q
                         net (fo=2, routed)           0.708     1.186    divisor/contador[25]
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.296     1.482 r  divisor/contador[25]_i_8/O
                         net (fo=1, routed)           1.095     2.577    divisor/contador[25]_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.701 r  divisor/contador[25]_i_2/O
                         net (fo=26, routed)          1.180     3.881    divisor/contador[25]_i_2_n_0
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.150     4.031 r  divisor/contador[3]_i_1/O
                         net (fo=1, routed)           0.000     4.031    divisor/contador_0[3]
    SLICE_X2Y67          FDCE                                         r  divisor/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.005ns  (logic 1.022ns (25.516%)  route 2.983ns (74.484%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE                         0.000     0.000 r  divisor/contador_reg[25]/C
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  divisor/contador_reg[25]/Q
                         net (fo=2, routed)           0.708     1.186    divisor/contador[25]
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.296     1.482 r  divisor/contador[25]_i_8/O
                         net (fo=1, routed)           1.095     2.577    divisor/contador[25]_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.701 r  divisor/contador[25]_i_2/O
                         net (fo=26, routed)          1.180     3.881    divisor/contador[25]_i_2_n_0
    SLICE_X2Y67          LUT2 (Prop_lut2_I0_O)        0.124     4.005 r  divisor/contador[2]_i_1/O
                         net (fo=1, routed)           0.000     4.005    divisor/contador_0[2]
    SLICE_X2Y67          FDCE                                         r  divisor/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.965ns  (logic 2.267ns (57.179%)  route 1.698ns (42.821%))
  Logic Levels:           8  (CARRY4=6 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE                         0.000     0.000 r  divisor/contador_reg[1]/C
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  divisor/contador_reg[1]/Q
                         net (fo=2, routed)           0.852     1.370    divisor/contador[1]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.026 r  divisor/contador0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.026    divisor/contador0_carry_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.140 r  divisor/contador0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.140    divisor/contador0_carry__0_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.254 r  divisor/contador0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.254    divisor/contador0_carry__1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.368 r  divisor/contador0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.368    divisor/contador0_carry__2_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.482 r  divisor/contador0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.482    divisor/contador0_carry__3_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.816 r  divisor/contador0_carry__4/O[1]
                         net (fo=1, routed)           0.846     3.662    divisor/data0[22]
    SLICE_X2Y72          LUT2 (Prop_lut2_I1_O)        0.303     3.965 r  divisor/contador[22]_i_1/O
                         net (fo=1, routed)           0.000     3.965    divisor/contador_0[22]
    SLICE_X2Y72          FDCE                                         r  divisor/contador_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/temporal_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.958ns  (logic 1.046ns (26.424%)  route 2.912ns (73.576%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE                         0.000     0.000 r  divisor/contador_reg[25]/C
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  divisor/contador_reg[25]/Q
                         net (fo=2, routed)           0.708     1.186    divisor/contador[25]
    SLICE_X2Y72          LUT6 (Prop_lut6_I1_O)        0.296     1.482 r  divisor/contador[25]_i_8/O
                         net (fo=1, routed)           1.095     2.577    divisor/contador[25]_i_8_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.124     2.701 r  divisor/contador[25]_i_2/O
                         net (fo=26, routed)          1.109     3.810    divisor/contador[25]_i_2_n_0
    SLICE_X2Y72          LUT2 (Prop_lut2_I0_O)        0.148     3.958 r  divisor/temporal_i_1/O
                         net (fo=1, routed)           0.000     3.958    divisor/temporal_i_1_n_0
    SLICE_X2Y72          FDCE                                         r  divisor/temporal_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 maquina_estados/FSM_sequential_Edo_presente_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            maquina_estados/FSM_sequential_Edo_presente_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.280ns (72.522%)  route 0.106ns (27.478%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  maquina_estados/FSM_sequential_Edo_presente_reg[1]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  maquina_estados/FSM_sequential_Edo_presente_reg[1]/Q
                         net (fo=7, routed)           0.106     0.287    maquina_estados/Edo_presente[1]
    SLICE_X0Y100         LUT6 (Prop_lut6_I2_O)        0.099     0.386 r  maquina_estados/FSM_sequential_Edo_presente[0]_i_1/O
                         net (fo=1, routed)           0.000     0.386    maquina_estados/FSM_sequential_Edo_presente[0]_i_1_n_0
    SLICE_X0Y100         FDPE                                         r  maquina_estados/FSM_sequential_Edo_presente_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/temporal_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/temporal_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.581%)  route 0.169ns (40.419%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE                         0.000     0.000 r  divisor/temporal_reg/C
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  divisor/temporal_reg/Q
                         net (fo=5, routed)           0.169     0.317    divisor/CLK
    SLICE_X2Y72          LUT2 (Prop_lut2_I1_O)        0.101     0.418 r  divisor/temporal_i_1/O
                         net (fo=1, routed)           0.000     0.418    divisor/temporal_i_1_n_0
    SLICE_X2Y72          FDCE                                         r  divisor/temporal_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.209ns (45.897%)  route 0.246ns (54.103%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE                         0.000     0.000 r  divisor/contador_reg[0]/C
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  divisor/contador_reg[0]/Q
                         net (fo=3, routed)           0.246     0.410    divisor/contador[0]
    SLICE_X2Y67          LUT1 (Prop_lut1_I0_O)        0.045     0.455 r  divisor/contador[0]_i_1/O
                         net (fo=1, routed)           0.000     0.455    divisor/contador_0[0]
    SLICE_X2Y67          FDCE                                         r  divisor/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maquina_estados/FSM_sequential_Edo_presente_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            maquina_estados/tempo_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.280ns (59.437%)  route 0.191ns (40.563%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  maquina_estados/FSM_sequential_Edo_presente_reg[1]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  maquina_estados/FSM_sequential_Edo_presente_reg[1]/Q
                         net (fo=7, routed)           0.191     0.372    maquina_estados/Edo_presente[1]
    SLICE_X0Y100         LUT5 (Prop_lut5_I3_O)        0.099     0.471 r  maquina_estados/tempo[0]_i_1/O
                         net (fo=1, routed)           0.000     0.471    maquina_estados/tempo[0]_i_1_n_0
    SLICE_X0Y100         FDCE                                         r  maquina_estados/tempo_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maquina_estados/FSM_sequential_Edo_presente_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            maquina_estados/tempo_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.280ns (59.437%)  route 0.191ns (40.563%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  maquina_estados/FSM_sequential_Edo_presente_reg[1]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  maquina_estados/FSM_sequential_Edo_presente_reg[1]/Q
                         net (fo=7, routed)           0.191     0.372    maquina_estados/Edo_presente[1]
    SLICE_X0Y100         LUT5 (Prop_lut5_I3_O)        0.099     0.471 r  maquina_estados/tempo[1]_i_1/O
                         net (fo=1, routed)           0.000     0.471    maquina_estados/tempo[1]_i_1_n_0
    SLICE_X0Y100         FDCE                                         r  maquina_estados/tempo_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maquina_estados/tempo_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            maquina_estados/FSM_sequential_Edo_presente_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.283ns (52.549%)  route 0.256ns (47.451%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  maquina_estados/tempo_reg[1]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  maquina_estados/tempo_reg[1]/Q
                         net (fo=4, routed)           0.129     0.310    maquina_estados/tempo[1]
    SLICE_X0Y100         LUT5 (Prop_lut5_I3_O)        0.102     0.412 r  maquina_estados/FSM_sequential_Edo_presente[1]_i_1/O
                         net (fo=1, routed)           0.126     0.539    maquina_estados/FSM_sequential_Edo_presente[1]_i_1_n_0
    SLICE_X0Y100         FDCE                                         r  maquina_estados/FSM_sequential_Edo_presente_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.382ns (57.082%)  route 0.287ns (42.918%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  divisor/contador_reg[12]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  divisor/contador_reg[12]/Q
                         net (fo=2, routed)           0.063     0.227    divisor/contador[12]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.335 r  divisor/contador0_carry__1/O[3]
                         net (fo=1, routed)           0.224     0.559    divisor/data0[12]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.110     0.669 r  divisor/contador[12]_i_1/O
                         net (fo=1, routed)           0.000     0.669    divisor/contador_0[12]
    SLICE_X2Y69          FDCE                                         r  divisor/contador_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.382ns (57.082%)  route 0.287ns (42.918%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE                         0.000     0.000 r  divisor/contador_reg[16]/C
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  divisor/contador_reg[16]/Q
                         net (fo=2, routed)           0.063     0.227    divisor/contador[16]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.335 r  divisor/contador0_carry__2/O[3]
                         net (fo=1, routed)           0.224     0.559    divisor/data0[16]
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.110     0.669 r  divisor/contador[16]_i_1/O
                         net (fo=1, routed)           0.000     0.669    divisor/contador_0[16]
    SLICE_X2Y70          FDCE                                         r  divisor/contador_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.382ns (57.082%)  route 0.287ns (42.918%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE                         0.000     0.000 r  divisor/contador_reg[20]/C
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  divisor/contador_reg[20]/Q
                         net (fo=2, routed)           0.063     0.227    divisor/contador[20]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.335 r  divisor/contador0_carry__3/O[3]
                         net (fo=1, routed)           0.224     0.559    divisor/data0[20]
    SLICE_X2Y71          LUT2 (Prop_lut2_I1_O)        0.110     0.669 r  divisor/contador[20]_i_1/O
                         net (fo=1, routed)           0.000     0.669    divisor/contador_0[20]
    SLICE_X2Y71          FDCE                                         r  divisor/contador_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/contador_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            divisor/contador_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.382ns (56.176%)  route 0.298ns (43.824%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE                         0.000     0.000 r  divisor/contador_reg[4]/C
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  divisor/contador_reg[4]/Q
                         net (fo=2, routed)           0.153     0.317    divisor/contador[4]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.425 r  divisor/contador0_carry/O[3]
                         net (fo=1, routed)           0.145     0.570    divisor/data0[4]
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.110     0.680 r  divisor/contador[4]_i_1/O
                         net (fo=1, routed)           0.000     0.680    divisor/contador_0[4]
    SLICE_X2Y68          FDCE                                         r  divisor/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------





