==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../Desktop/buildTest/lenetSynthMatlab.c' ... 
INFO: [HLS 200-10] Analyzing design file '../Desktop/buildTest/sum.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 375.668 ; gain = 0.117 ; free physical = 209 ; free virtual = 2566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 375.668 ; gain = 0.117 ; free physical = 209 ; free virtual = 2566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 567.551 ; gain = 192.000 ; free physical = 133 ; free virtual = 2448
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14615) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14712) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14800) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 567.551 ; gain = 192.000 ; free physical = 131 ; free virtual = 2448
INFO: [XFORM 203-102] Automatically partitioning small array 'maxval' (../Desktop/buildTest/lenetSynthMatlab.c:44) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'maxval' (../Desktop/buildTest/lenetSynthMatlab.c:44) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14615) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14670) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14712) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14800) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sum' (../Desktop/buildTest/sum.c:160)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:26)...21 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'f_sum' (../Desktop/buildTest/sum.c:99)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'c_sum' (../Desktop/buildTest/sum.c:38)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 631.551 ; gain = 256.000 ; free physical = 153 ; free virtual = 2425
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 631.551 ; gain = 256.000 ; free physical = 125 ; free virtual = 2376
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenetSynthMatlab' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.98 seconds; current allocated memory: 227.054 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 227.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 228.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 228.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 228.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenetSynthMatlab' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 232.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 235.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenetSynthMatlab_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 236.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 237.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'd_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 239.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'f_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 240.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'g_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 241.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenetSynthMatlab' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenetSynthMatlab/inputImg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenetSynthMatlab/netScores' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenetSynthMatlab' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasConv1' to 'lenetSynthMatlab_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsConv1' to 'lenetSynthMatlab_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasConv2' to 'lenetSynthMatlab_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsConv2' to 'lenetSynthMatlab_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC1' to 'lenetSynthMatlab_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC1' to 'lenetSynthMatlab_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC2' to 'lenetSynthMatlab_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC2' to 'lenetSynthMatlab_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC3' to 'lenetSynthMatlab_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC3' to 'lenetSynthMatlab_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_pool1ActivationMap' to 'lenetSynthMatlab_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_conv1ActivationMap' to 'lenetSynthMatlab_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu1ActivationMap' to 'lenetSynthMatlab_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv10' to 'lenetSynthMatlab_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv11' to 'lenetSynthMatlab_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_pool2ActivationMap' to 'lenetSynthMatlab_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_conv2ActivationMap' to 'lenetSynthMatlab_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu2ActivationMap' to 'lenetSynthMatlab_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv12' to 'lenetSynthMatlab_udo' due to the length limit 20
INFO: [SYN 201-210]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../Desktop/buildTest/lenetSynthMatlab.c' ... 
INFO: [HLS 200-10] Analyzing design file '../Desktop/buildTest/sum.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 375.668 ; gain = 0.117 ; free physical = 4385 ; free virtual = 5443
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 375.668 ; gain = 0.117 ; free physical = 4385 ; free virtual = 5443
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 567.551 ; gain = 192.000 ; free physical = 4249 ; free virtual = 5322
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14615) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14712) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14800) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 567.551 ; gain = 192.000 ; free physical = 4245 ; free virtual = 5321
INFO: [XFORM 203-102] Automatically partitioning small array 'maxval' (../Desktop/buildTest/lenetSynthMatlab.c:44) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'maxval' (../Desktop/buildTest/lenetSynthMatlab.c:44) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'b_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14615) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14670) automatically.
INFO: [XFORM 203-602] Inlining function 'e_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14712) automatically.
INFO: [XFORM 203-602] Inlining function 'h_sum' into 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:14800) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sum' (../Desktop/buildTest/sum.c:160)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'lenetSynthMatlab' (../Desktop/buildTest/lenetSynthMatlab.c:26)...21 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'f_sum' (../Desktop/buildTest/sum.c:99)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'c_sum' (../Desktop/buildTest/sum.c:38)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 631.551 ; gain = 256.000 ; free physical = 4217 ; free virtual = 5298
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 631.551 ; gain = 256.000 ; free physical = 4167 ; free virtual = 5250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenetSynthMatlab' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.17 seconds; current allocated memory: 227.174 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 227.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 227.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 228.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 228.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 228.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 228.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 229.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenetSynthMatlab' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 232.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 235.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fadd_32ns_32ns_32_5_full_dsp_1' to 'lenetSynthMatlab_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 236.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 237.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'd_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'd_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 239.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'f_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 240.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'g_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenetSynthMatlab_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'g_sum'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 241.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenetSynthMatlab' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenetSynthMatlab/inputImg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenetSynthMatlab/netScores' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenetSynthMatlab' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasConv1' to 'lenetSynthMatlab_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsConv1' to 'lenetSynthMatlab_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasConv2' to 'lenetSynthMatlab_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsConv2' to 'lenetSynthMatlab_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC1' to 'lenetSynthMatlab_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC1' to 'lenetSynthMatlab_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC2' to 'lenetSynthMatlab_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC2' to 'lenetSynthMatlab_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_weightsFC3' to 'lenetSynthMatlab_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_biasFC3' to 'lenetSynthMatlab_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_pool1ActivationMap' to 'lenetSynthMatlab_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_conv1ActivationMap' to 'lenetSynthMatlab_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu1ActivationMap' to 'lenetSynthMatlab_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv10' to 'lenetSynthMatlab_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv11' to 'lenetSynthMatlab_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_pool2ActivationMap' to 'lenetSynthMatlab_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_conv2ActivationMap' to 'lenetSynthMatlab_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_relu2ActivationMap' to 'lenetSynthMatlab_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenetSynthMatlab_fv12' to 'lenetSynthMatlab_udo' due to the length limit 20
INFO: [SYN 201-210]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

