Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Sat Nov  4 05:41:52 2023
| Host              : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_4-2/synthesis/timing_report.txt
| Design            : user_project_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (68)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (68)
-------------------------------
 There are 68 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[12]
wbs_adr_i[13]
wbs_adr_i[14]
wbs_adr_i[15]
wbs_adr_i[16]
wbs_adr_i[17]
wbs_adr_i[18]
wbs_adr_i[19]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.159        0.000                      0                  411        1.958        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
wb_clk_i  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.159        0.000                      0                  411        1.958        0.000                       0                   226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/FIR/Yn_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 3.675ns (78.425%)  route 1.011ns (21.575%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[5])
                                                      0.844     4.199 f  mprj/tapRAM/RAM_reg/DOUTADOUT[5]
                         net (fo=3, unplaced)         0.326     4.525    mprj/FIR/Yn1__0/B[5]
                                                                      f  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B[5]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.151     4.676 r  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, unplaced)         0.000     4.676    mprj/FIR/Yn1__0/DSP_A_B_DATA.B2_DATA<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2_DATA[5]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.073     4.749 r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, unplaced)         0.000     4.749    mprj/FIR/Yn1__0/DSP_PREADD_DATA.B2B1<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/B2B1[5]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[35])
                                                      0.609     5.358 f  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, unplaced)         0.000     5.358    mprj/FIR/Yn1__0/DSP_MULTIPLIER.V<35>
                                                                      f  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V[35]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[35]_V_DATA[35])
                                                      0.046     5.404 r  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, unplaced)         0.000     5.404    mprj/FIR/Yn1__0/DSP_M_DATA.V_DATA<35>
                                                                      r  mprj/FIR/Yn1__0/DSP_ALU_INST/V_DATA[35]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[35]_ALU_OUT[47])
                                                      0.571     5.975 f  mprj/FIR/Yn1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.975    mprj/FIR/Yn1__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.097 r  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.111    mprj/FIR/Yn1__1/PCIN[47]
                                                                      r  mprj/FIR/Yn1__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.657 f  mprj/FIR/Yn1__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     6.657    mprj/FIR/Yn1__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     6.766 r  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     6.972    mprj/FIR/Yn1__1_n_105
                                                                      r  mprj/FIR/Yn1_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.052     7.024 r  mprj/FIR/Yn1_carry_i_7/O
                         net (fo=1, unplaced)         0.023     7.047    mprj/FIR/Yn1_carry_i_7_n_0
                                                                      r  mprj/FIR/Yn1_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     7.244 r  mprj/FIR/Yn1_carry/CO[7]
                         net (fo=1, unplaced)         0.005     7.249    mprj/FIR/Yn1_carry_n_0
                                                                      r  mprj/FIR/Yn1_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     7.325 r  mprj/FIR/Yn1_carry__0/O[1]
                         net (fo=1, unplaced)         0.183     7.508    mprj/FIR/Yn1_carry__0_n_14
                                                                      r  mprj/FIR/i__carry__2_i_7/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     7.545 r  mprj/FIR/i__carry__2_i_7/O
                         net (fo=1, unplaced)         0.023     7.568    mprj/FIR/i__carry__2_i_7_n_0
                                                                      r  mprj/FIR/Yn0_inferred__0/i__carry__2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     7.772 r  mprj/FIR/Yn0_inferred__0/i__carry__2/O[4]
                         net (fo=1, unplaced)         0.183     7.955    mprj/FIR/Yn0_inferred__0/i__carry__2_n_11
                                                                      r  mprj/FIR/Yn[28]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     7.993 r  mprj/FIR/Yn[28]_i_1/O
                         net (fo=1, unplaced)         0.048     8.041    mprj/FIR/Yn[28]_i_1_n_0
                         FDCE                                         r  mprj/FIR/Yn_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     7.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/Yn_reg[28]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    mprj/FIR/Yn_reg[28]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/FIR/Yn_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 3.709ns (79.337%)  route 0.966ns (20.663%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[5])
                                                      0.844     4.199 f  mprj/tapRAM/RAM_reg/DOUTADOUT[5]
                         net (fo=3, unplaced)         0.326     4.525    mprj/FIR/Yn1__0/B[5]
                                                                      f  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B[5]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.151     4.676 r  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, unplaced)         0.000     4.676    mprj/FIR/Yn1__0/DSP_A_B_DATA.B2_DATA<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2_DATA[5]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.073     4.749 r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, unplaced)         0.000     4.749    mprj/FIR/Yn1__0/DSP_PREADD_DATA.B2B1<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/B2B1[5]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[35])
                                                      0.609     5.358 f  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, unplaced)         0.000     5.358    mprj/FIR/Yn1__0/DSP_MULTIPLIER.V<35>
                                                                      f  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V[35]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[35]_V_DATA[35])
                                                      0.046     5.404 r  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, unplaced)         0.000     5.404    mprj/FIR/Yn1__0/DSP_M_DATA.V_DATA<35>
                                                                      r  mprj/FIR/Yn1__0/DSP_ALU_INST/V_DATA[35]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[35]_ALU_OUT[47])
                                                      0.571     5.975 f  mprj/FIR/Yn1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.975    mprj/FIR/Yn1__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.097 r  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.111    mprj/FIR/Yn1__1/PCIN[47]
                                                                      r  mprj/FIR/Yn1__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.657 f  mprj/FIR/Yn1__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     6.657    mprj/FIR/Yn1__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     6.766 r  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     6.972    mprj/FIR/Yn1__1_n_105
                                                                      r  mprj/FIR/Yn1_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.052     7.024 r  mprj/FIR/Yn1_carry_i_7/O
                         net (fo=1, unplaced)         0.023     7.047    mprj/FIR/Yn1_carry_i_7_n_0
                                                                      r  mprj/FIR/Yn1_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     7.244 r  mprj/FIR/Yn1_carry/CO[7]
                         net (fo=1, unplaced)         0.005     7.249    mprj/FIR/Yn1_carry_n_0
                                                                      r  mprj/FIR/Yn1_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     7.325 r  mprj/FIR/Yn1_carry__0/O[1]
                         net (fo=1, unplaced)         0.183     7.508    mprj/FIR/Yn1_carry__0_n_14
                                                                      r  mprj/FIR/i__carry__2_i_7/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     7.545 r  mprj/FIR/i__carry__2_i_7/O
                         net (fo=1, unplaced)         0.023     7.568    mprj/FIR/i__carry__2_i_7_n_0
                                                                      r  mprj/FIR/Yn0_inferred__0/i__carry__2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[7])
                                                      0.238     7.806 r  mprj/FIR/Yn0_inferred__0/i__carry__2/O[7]
                         net (fo=1, unplaced)         0.138     7.944    mprj/FIR/Yn0_inferred__0/i__carry__2_n_8
                                                                      r  mprj/FIR/Yn[31]_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     7.982 r  mprj/FIR/Yn[31]_i_2/O
                         net (fo=1, unplaced)         0.048     8.030    mprj/FIR/Yn[31]_i_2_n_0
                         FDCE                                         r  mprj/FIR/Yn_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     7.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/Yn_reg[31]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    mprj/FIR/Yn_reg[31]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/FIR/Yn_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 3.695ns (79.275%)  route 0.966ns (20.725%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[5])
                                                      0.844     4.199 f  mprj/tapRAM/RAM_reg/DOUTADOUT[5]
                         net (fo=3, unplaced)         0.326     4.525    mprj/FIR/Yn1__0/B[5]
                                                                      f  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B[5]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.151     4.676 r  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, unplaced)         0.000     4.676    mprj/FIR/Yn1__0/DSP_A_B_DATA.B2_DATA<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2_DATA[5]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.073     4.749 r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, unplaced)         0.000     4.749    mprj/FIR/Yn1__0/DSP_PREADD_DATA.B2B1<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/B2B1[5]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[35])
                                                      0.609     5.358 f  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, unplaced)         0.000     5.358    mprj/FIR/Yn1__0/DSP_MULTIPLIER.V<35>
                                                                      f  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V[35]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[35]_V_DATA[35])
                                                      0.046     5.404 r  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, unplaced)         0.000     5.404    mprj/FIR/Yn1__0/DSP_M_DATA.V_DATA<35>
                                                                      r  mprj/FIR/Yn1__0/DSP_ALU_INST/V_DATA[35]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[35]_ALU_OUT[47])
                                                      0.571     5.975 f  mprj/FIR/Yn1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.975    mprj/FIR/Yn1__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.097 r  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.111    mprj/FIR/Yn1__1/PCIN[47]
                                                                      r  mprj/FIR/Yn1__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.657 f  mprj/FIR/Yn1__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     6.657    mprj/FIR/Yn1__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     6.766 r  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     6.972    mprj/FIR/Yn1__1_n_105
                                                                      r  mprj/FIR/Yn1_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.052     7.024 r  mprj/FIR/Yn1_carry_i_7/O
                         net (fo=1, unplaced)         0.023     7.047    mprj/FIR/Yn1_carry_i_7_n_0
                                                                      r  mprj/FIR/Yn1_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     7.244 r  mprj/FIR/Yn1_carry/CO[7]
                         net (fo=1, unplaced)         0.005     7.249    mprj/FIR/Yn1_carry_n_0
                                                                      r  mprj/FIR/Yn1_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     7.325 r  mprj/FIR/Yn1_carry__0/O[1]
                         net (fo=1, unplaced)         0.183     7.508    mprj/FIR/Yn1_carry__0_n_14
                                                                      r  mprj/FIR/i__carry__2_i_7/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     7.545 r  mprj/FIR/i__carry__2_i_7/O
                         net (fo=1, unplaced)         0.023     7.568    mprj/FIR/i__carry__2_i_7_n_0
                                                                      r  mprj/FIR/Yn0_inferred__0/i__carry__2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[6])
                                                      0.224     7.792 r  mprj/FIR/Yn0_inferred__0/i__carry__2/O[6]
                         net (fo=1, unplaced)         0.138     7.930    mprj/FIR/Yn0_inferred__0/i__carry__2_n_9
                                                                      r  mprj/FIR/Yn[30]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     7.968 r  mprj/FIR/Yn[30]_i_1/O
                         net (fo=1, unplaced)         0.048     8.016    mprj/FIR/Yn[30]_i_1_n_0
                         FDCE                                         r  mprj/FIR/Yn_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     7.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/Yn_reg[30]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    mprj/FIR/Yn_reg[30]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/FIR/Yn_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 3.641ns (78.301%)  route 1.009ns (21.699%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[5])
                                                      0.844     4.199 f  mprj/tapRAM/RAM_reg/DOUTADOUT[5]
                         net (fo=3, unplaced)         0.326     4.525    mprj/FIR/Yn1__0/B[5]
                                                                      f  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B[5]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.151     4.676 r  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, unplaced)         0.000     4.676    mprj/FIR/Yn1__0/DSP_A_B_DATA.B2_DATA<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2_DATA[5]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.073     4.749 r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, unplaced)         0.000     4.749    mprj/FIR/Yn1__0/DSP_PREADD_DATA.B2B1<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/B2B1[5]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[35])
                                                      0.609     5.358 f  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, unplaced)         0.000     5.358    mprj/FIR/Yn1__0/DSP_MULTIPLIER.V<35>
                                                                      f  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V[35]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[35]_V_DATA[35])
                                                      0.046     5.404 r  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, unplaced)         0.000     5.404    mprj/FIR/Yn1__0/DSP_M_DATA.V_DATA<35>
                                                                      r  mprj/FIR/Yn1__0/DSP_ALU_INST/V_DATA[35]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[35]_ALU_OUT[47])
                                                      0.571     5.975 f  mprj/FIR/Yn1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.975    mprj/FIR/Yn1__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.097 r  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.111    mprj/FIR/Yn1__1/PCIN[47]
                                                                      r  mprj/FIR/Yn1__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.657 f  mprj/FIR/Yn1__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     6.657    mprj/FIR/Yn1__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     6.766 r  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     6.972    mprj/FIR/Yn1__1_n_105
                                                                      r  mprj/FIR/Yn1_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.052     7.024 r  mprj/FIR/Yn1_carry_i_7/O
                         net (fo=1, unplaced)         0.023     7.047    mprj/FIR/Yn1_carry_i_7_n_0
                                                                      r  mprj/FIR/Yn1_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     7.251 r  mprj/FIR/Yn1_carry/O[4]
                         net (fo=1, unplaced)         0.183     7.434    mprj/FIR/Yn1_carry_n_11
                                                                      r  mprj/FIR/i__carry__1_i_4/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     7.471 r  mprj/FIR/i__carry__1_i_4/O
                         net (fo=1, unplaced)         0.021     7.492    mprj/FIR/i__carry__1_i_4_n_0
                                                                      r  mprj/FIR/Yn0_inferred__0/i__carry__1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.163     7.655 r  mprj/FIR/Yn0_inferred__0/i__carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     7.660    mprj/FIR/Yn0_inferred__0/i__carry__1_n_0
                                                                      r  mprj/FIR/Yn0_inferred__0/i__carry__2/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     7.736 r  mprj/FIR/Yn0_inferred__0/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.183     7.919    mprj/FIR/Yn0_inferred__0/i__carry__2_n_14
                                                                      r  mprj/FIR/Yn[25]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     7.957 r  mprj/FIR/Yn[25]_i_1/O
                         net (fo=1, unplaced)         0.048     8.005    mprj/FIR/Yn[25]_i_1_n_0
                         FDCE                                         r  mprj/FIR/Yn_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     7.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/Yn_reg[25]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    mprj/FIR/Yn_reg[25]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/FIR/Yn_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 3.632ns (78.225%)  route 1.011ns (21.775%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[5])
                                                      0.844     4.199 f  mprj/tapRAM/RAM_reg/DOUTADOUT[5]
                         net (fo=3, unplaced)         0.326     4.525    mprj/FIR/Yn1__0/B[5]
                                                                      f  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B[5]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.151     4.676 r  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, unplaced)         0.000     4.676    mprj/FIR/Yn1__0/DSP_A_B_DATA.B2_DATA<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2_DATA[5]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.073     4.749 r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, unplaced)         0.000     4.749    mprj/FIR/Yn1__0/DSP_PREADD_DATA.B2B1<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/B2B1[5]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[35])
                                                      0.609     5.358 f  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, unplaced)         0.000     5.358    mprj/FIR/Yn1__0/DSP_MULTIPLIER.V<35>
                                                                      f  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V[35]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[35]_V_DATA[35])
                                                      0.046     5.404 r  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, unplaced)         0.000     5.404    mprj/FIR/Yn1__0/DSP_M_DATA.V_DATA<35>
                                                                      r  mprj/FIR/Yn1__0/DSP_ALU_INST/V_DATA[35]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[35]_ALU_OUT[47])
                                                      0.571     5.975 f  mprj/FIR/Yn1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.975    mprj/FIR/Yn1__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.097 r  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.111    mprj/FIR/Yn1__1/PCIN[47]
                                                                      r  mprj/FIR/Yn1__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.657 f  mprj/FIR/Yn1__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     6.657    mprj/FIR/Yn1__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     6.766 r  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     6.972    mprj/FIR/Yn1__1_n_105
                                                                      r  mprj/FIR/Yn1_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.052     7.024 r  mprj/FIR/Yn1_carry_i_7/O
                         net (fo=1, unplaced)         0.023     7.047    mprj/FIR/Yn1_carry_i_7_n_0
                                                                      r  mprj/FIR/Yn1_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     7.251 r  mprj/FIR/Yn1_carry/O[4]
                         net (fo=1, unplaced)         0.183     7.434    mprj/FIR/Yn1_carry_n_11
                                                                      r  mprj/FIR/i__carry__1_i_4/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     7.471 r  mprj/FIR/i__carry__1_i_4/O
                         net (fo=1, unplaced)         0.021     7.492    mprj/FIR/i__carry__1_i_4_n_0
                                                                      r  mprj/FIR/Yn0_inferred__0/i__carry__1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.163     7.655 r  mprj/FIR/Yn0_inferred__0/i__carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     7.660    mprj/FIR/Yn0_inferred__0/i__carry__1_n_0
                                                                      r  mprj/FIR/Yn0_inferred__0/i__carry__2/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     7.727 r  mprj/FIR/Yn0_inferred__0/i__carry__2/O[2]
                         net (fo=1, unplaced)         0.185     7.912    mprj/FIR/Yn0_inferred__0/i__carry__2_n_13
                                                                      r  mprj/FIR/Yn[26]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     7.950 r  mprj/FIR/Yn[26]_i_1/O
                         net (fo=1, unplaced)         0.048     7.998    mprj/FIR/Yn[26]_i_1_n_0
                         FDCE                                         r  mprj/FIR/Yn_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     7.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/Yn_reg[26]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    mprj/FIR/Yn_reg[26]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/FIR/Yn_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 3.621ns (78.174%)  route 1.011ns (21.826%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[5])
                                                      0.844     4.199 f  mprj/tapRAM/RAM_reg/DOUTADOUT[5]
                         net (fo=3, unplaced)         0.326     4.525    mprj/FIR/Yn1__0/B[5]
                                                                      f  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B[5]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.151     4.676 r  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, unplaced)         0.000     4.676    mprj/FIR/Yn1__0/DSP_A_B_DATA.B2_DATA<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2_DATA[5]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.073     4.749 r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, unplaced)         0.000     4.749    mprj/FIR/Yn1__0/DSP_PREADD_DATA.B2B1<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/B2B1[5]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[35])
                                                      0.609     5.358 f  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, unplaced)         0.000     5.358    mprj/FIR/Yn1__0/DSP_MULTIPLIER.V<35>
                                                                      f  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V[35]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[35]_V_DATA[35])
                                                      0.046     5.404 r  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, unplaced)         0.000     5.404    mprj/FIR/Yn1__0/DSP_M_DATA.V_DATA<35>
                                                                      r  mprj/FIR/Yn1__0/DSP_ALU_INST/V_DATA[35]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[35]_ALU_OUT[47])
                                                      0.571     5.975 f  mprj/FIR/Yn1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.975    mprj/FIR/Yn1__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.097 r  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.111    mprj/FIR/Yn1__1/PCIN[47]
                                                                      r  mprj/FIR/Yn1__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.657 f  mprj/FIR/Yn1__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     6.657    mprj/FIR/Yn1__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     6.766 r  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     6.972    mprj/FIR/Yn1__1_n_105
                                                                      r  mprj/FIR/Yn1_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.052     7.024 r  mprj/FIR/Yn1_carry_i_7/O
                         net (fo=1, unplaced)         0.023     7.047    mprj/FIR/Yn1_carry_i_7_n_0
                                                                      r  mprj/FIR/Yn1_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     7.251 r  mprj/FIR/Yn1_carry/O[4]
                         net (fo=1, unplaced)         0.183     7.434    mprj/FIR/Yn1_carry_n_11
                                                                      r  mprj/FIR/i__carry__1_i_4/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     7.471 r  mprj/FIR/i__carry__1_i_4/O
                         net (fo=1, unplaced)         0.021     7.492    mprj/FIR/i__carry__1_i_4_n_0
                                                                      r  mprj/FIR/Yn0_inferred__0/i__carry__1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.163     7.655 r  mprj/FIR/Yn0_inferred__0/i__carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     7.660    mprj/FIR/Yn0_inferred__0/i__carry__1_n_0
                                                                      r  mprj/FIR/Yn0_inferred__0/i__carry__2/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     7.716 r  mprj/FIR/Yn0_inferred__0/i__carry__2/O[0]
                         net (fo=1, unplaced)         0.185     7.901    mprj/FIR/Yn0_inferred__0/i__carry__2_n_15
                                                                      r  mprj/FIR/Yn[24]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     7.939 r  mprj/FIR/Yn[24]_i_1/O
                         net (fo=1, unplaced)         0.048     7.987    mprj/FIR/Yn[24]_i_1_n_0
                         FDCE                                         r  mprj/FIR/Yn_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     7.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/Yn_reg[24]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    mprj/FIR/Yn_reg[24]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/FIR/Yn_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 3.708ns (80.069%)  route 0.923ns (19.931%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[5])
                                                      0.844     4.199 f  mprj/tapRAM/RAM_reg/DOUTADOUT[5]
                         net (fo=3, unplaced)         0.326     4.525    mprj/FIR/Yn1__0/B[5]
                                                                      f  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B[5]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.151     4.676 r  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, unplaced)         0.000     4.676    mprj/FIR/Yn1__0/DSP_A_B_DATA.B2_DATA<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2_DATA[5]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.073     4.749 r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, unplaced)         0.000     4.749    mprj/FIR/Yn1__0/DSP_PREADD_DATA.B2B1<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/B2B1[5]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[35])
                                                      0.609     5.358 f  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, unplaced)         0.000     5.358    mprj/FIR/Yn1__0/DSP_MULTIPLIER.V<35>
                                                                      f  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V[35]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[35]_V_DATA[35])
                                                      0.046     5.404 r  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, unplaced)         0.000     5.404    mprj/FIR/Yn1__0/DSP_M_DATA.V_DATA<35>
                                                                      r  mprj/FIR/Yn1__0/DSP_ALU_INST/V_DATA[35]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[35]_ALU_OUT[47])
                                                      0.571     5.975 f  mprj/FIR/Yn1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.975    mprj/FIR/Yn1__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.097 r  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.111    mprj/FIR/Yn1__1/PCIN[47]
                                                                      r  mprj/FIR/Yn1__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.657 f  mprj/FIR/Yn1__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     6.657    mprj/FIR/Yn1__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     6.766 r  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     6.972    mprj/FIR/Yn1__1_n_105
                                                                      r  mprj/FIR/Yn1_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.052     7.024 r  mprj/FIR/Yn1_carry_i_7/O
                         net (fo=1, unplaced)         0.023     7.047    mprj/FIR/Yn1_carry_i_7_n_0
                                                                      r  mprj/FIR/Yn1_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     7.244 r  mprj/FIR/Yn1_carry/CO[7]
                         net (fo=1, unplaced)         0.005     7.249    mprj/FIR/Yn1_carry_n_0
                                                                      r  mprj/FIR/Yn1_carry__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     7.325 r  mprj/FIR/Yn1_carry__0/O[1]
                         net (fo=1, unplaced)         0.183     7.508    mprj/FIR/Yn1_carry__0_n_14
                                                                      r  mprj/FIR/i__carry__2_i_7/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     7.545 r  mprj/FIR/i__carry__2_i_7/O
                         net (fo=1, unplaced)         0.023     7.568    mprj/FIR/i__carry__2_i_7_n_0
                                                                      r  mprj/FIR/Yn0_inferred__0/i__carry__2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.237     7.805 r  mprj/FIR/Yn0_inferred__0/i__carry__2/O[5]
                         net (fo=1, unplaced)         0.095     7.900    mprj/FIR/Yn0_inferred__0/i__carry__2_n_10
                                                                      r  mprj/FIR/Yn[29]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     7.938 r  mprj/FIR/Yn[29]_i_1/O
                         net (fo=1, unplaced)         0.048     7.986    mprj/FIR/Yn[29]_i_1_n_0
                         FDCE                                         r  mprj/FIR/Yn_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     7.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/Yn_reg[29]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    mprj/FIR/Yn_reg[29]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/FIR/Yn_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 3.647ns (79.908%)  route 0.917ns (20.092%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[5])
                                                      0.844     4.199 f  mprj/tapRAM/RAM_reg/DOUTADOUT[5]
                         net (fo=3, unplaced)         0.326     4.525    mprj/FIR/Yn1__0/B[5]
                                                                      f  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B[5]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.151     4.676 r  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, unplaced)         0.000     4.676    mprj/FIR/Yn1__0/DSP_A_B_DATA.B2_DATA<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2_DATA[5]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.073     4.749 r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, unplaced)         0.000     4.749    mprj/FIR/Yn1__0/DSP_PREADD_DATA.B2B1<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/B2B1[5]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[35])
                                                      0.609     5.358 f  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, unplaced)         0.000     5.358    mprj/FIR/Yn1__0/DSP_MULTIPLIER.V<35>
                                                                      f  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V[35]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[35]_V_DATA[35])
                                                      0.046     5.404 r  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, unplaced)         0.000     5.404    mprj/FIR/Yn1__0/DSP_M_DATA.V_DATA<35>
                                                                      r  mprj/FIR/Yn1__0/DSP_ALU_INST/V_DATA[35]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[35]_ALU_OUT[47])
                                                      0.571     5.975 f  mprj/FIR/Yn1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.975    mprj/FIR/Yn1__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.097 r  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.111    mprj/FIR/Yn1__1/PCIN[47]
                                                                      r  mprj/FIR/Yn1__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.657 f  mprj/FIR/Yn1__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     6.657    mprj/FIR/Yn1__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     6.766 r  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     6.972    mprj/FIR/Yn1__1_n_105
                                                                      r  mprj/FIR/Yn1_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.052     7.024 r  mprj/FIR/Yn1_carry_i_7/O
                         net (fo=1, unplaced)         0.023     7.047    mprj/FIR/Yn1_carry_i_7_n_0
                                                                      r  mprj/FIR/Yn1_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     7.251 r  mprj/FIR/Yn1_carry/O[4]
                         net (fo=1, unplaced)         0.183     7.434    mprj/FIR/Yn1_carry_n_11
                                                                      r  mprj/FIR/i__carry__1_i_4/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     7.471 r  mprj/FIR/i__carry__1_i_4/O
                         net (fo=1, unplaced)         0.021     7.492    mprj/FIR/i__carry__1_i_4_n_0
                                                                      r  mprj/FIR/Yn0_inferred__0/i__carry__1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.163     7.655 r  mprj/FIR/Yn0_inferred__0/i__carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     7.660    mprj/FIR/Yn0_inferred__0/i__carry__1_n_0
                                                                      r  mprj/FIR/Yn0_inferred__0/i__carry__2/CI
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.082     7.742 r  mprj/FIR/Yn0_inferred__0/i__carry__2/O[3]
                         net (fo=1, unplaced)         0.091     7.833    mprj/FIR/Yn0_inferred__0/i__carry__2_n_12
                                                                      r  mprj/FIR/Yn[27]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     7.871 r  mprj/FIR/Yn[27]_i_1/O
                         net (fo=1, unplaced)         0.048     7.919    mprj/FIR/Yn[27]_i_1_n_0
                         FDCE                                         r  mprj/FIR/Yn_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     7.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/Yn_reg[27]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    mprj/FIR/Yn_reg[27]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/FIR/Yn_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 3.539ns (78.679%)  route 0.959ns (21.321%))
  Logic Levels:           13  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[5])
                                                      0.844     4.199 f  mprj/tapRAM/RAM_reg/DOUTADOUT[5]
                         net (fo=3, unplaced)         0.326     4.525    mprj/FIR/Yn1__0/B[5]
                                                                      f  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B[5]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.151     4.676 r  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, unplaced)         0.000     4.676    mprj/FIR/Yn1__0/DSP_A_B_DATA.B2_DATA<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2_DATA[5]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.073     4.749 r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, unplaced)         0.000     4.749    mprj/FIR/Yn1__0/DSP_PREADD_DATA.B2B1<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/B2B1[5]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[35])
                                                      0.609     5.358 f  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, unplaced)         0.000     5.358    mprj/FIR/Yn1__0/DSP_MULTIPLIER.V<35>
                                                                      f  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V[35]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[35]_V_DATA[35])
                                                      0.046     5.404 r  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, unplaced)         0.000     5.404    mprj/FIR/Yn1__0/DSP_M_DATA.V_DATA<35>
                                                                      r  mprj/FIR/Yn1__0/DSP_ALU_INST/V_DATA[35]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[35]_ALU_OUT[47])
                                                      0.571     5.975 f  mprj/FIR/Yn1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.975    mprj/FIR/Yn1__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.097 r  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.111    mprj/FIR/Yn1__1/PCIN[47]
                                                                      r  mprj/FIR/Yn1__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.657 f  mprj/FIR/Yn1__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     6.657    mprj/FIR/Yn1__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     6.766 r  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     6.972    mprj/FIR/Yn1__1_n_105
                                                                      r  mprj/FIR/Yn1_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.052     7.024 r  mprj/FIR/Yn1_carry_i_7/O
                         net (fo=1, unplaced)         0.023     7.047    mprj/FIR/Yn1_carry_i_7_n_0
                                                                      r  mprj/FIR/Yn1_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     7.251 r  mprj/FIR/Yn1_carry/O[4]
                         net (fo=1, unplaced)         0.183     7.434    mprj/FIR/Yn1_carry_n_11
                                                                      r  mprj/FIR/i__carry__1_i_4/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     7.471 r  mprj/FIR/i__carry__1_i_4/O
                         net (fo=1, unplaced)         0.021     7.492    mprj/FIR/i__carry__1_i_4_n_0
                                                                      r  mprj/FIR/Yn0_inferred__0/i__carry__1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.137     7.629 r  mprj/FIR/Yn0_inferred__0/i__carry__1/O[7]
                         net (fo=1, unplaced)         0.138     7.767    mprj/FIR/Yn0_inferred__0/i__carry__1_n_8
                                                                      r  mprj/FIR/Yn[23]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     7.805 r  mprj/FIR/Yn[23]_i_1/O
                         net (fo=1, unplaced)         0.048     7.853    mprj/FIR/Yn[23]_i_1_n_0
                         FDCE                                         r  mprj/FIR/Yn_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     7.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/Yn_reg[23]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    mprj/FIR/Yn_reg[23]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mprj/FIR/Yn_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wb_clk_i rise@5.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 3.482ns (77.464%)  route 1.013ns (22.536%))
  Logic Levels:           13  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 7.927 - 5.000 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[5])
                                                      0.844     4.199 f  mprj/tapRAM/RAM_reg/DOUTADOUT[5]
                         net (fo=3, unplaced)         0.326     4.525    mprj/FIR/Yn1__0/B[5]
                                                                      f  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B[5]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.151     4.676 r  mprj/FIR/Yn1__0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, unplaced)         0.000     4.676    mprj/FIR/Yn1__0/DSP_A_B_DATA.B2_DATA<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2_DATA[5]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.073     4.749 r  mprj/FIR/Yn1__0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, unplaced)         0.000     4.749    mprj/FIR/Yn1__0/DSP_PREADD_DATA.B2B1<5>
                                                                      r  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/B2B1[5]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[35])
                                                      0.609     5.358 f  mprj/FIR/Yn1__0/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, unplaced)         0.000     5.358    mprj/FIR/Yn1__0/DSP_MULTIPLIER.V<35>
                                                                      f  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V[35]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[35]_V_DATA[35])
                                                      0.046     5.404 r  mprj/FIR/Yn1__0/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, unplaced)         0.000     5.404    mprj/FIR/Yn1__0/DSP_M_DATA.V_DATA<35>
                                                                      r  mprj/FIR/Yn1__0/DSP_ALU_INST/V_DATA[35]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[35]_ALU_OUT[47])
                                                      0.571     5.975 f  mprj/FIR/Yn1__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.975    mprj/FIR/Yn1__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.097 r  mprj/FIR/Yn1__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.111    mprj/FIR/Yn1__1/PCIN[47]
                                                                      r  mprj/FIR/Yn1__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.657 f  mprj/FIR/Yn1__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     6.657    mprj/FIR/Yn1__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     6.766 r  mprj/FIR/Yn1__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     6.972    mprj/FIR/Yn1__1_n_105
                                                                      r  mprj/FIR/Yn1_carry_i_7/I0
                         LUT2 (Prop_LUT2_I0_O)        0.052     7.024 r  mprj/FIR/Yn1_carry_i_7/O
                         net (fo=1, unplaced)         0.023     7.047    mprj/FIR/Yn1_carry_i_7_n_0
                                                                      r  mprj/FIR/Yn1_carry/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.117     7.164 r  mprj/FIR/Yn1_carry/O[2]
                         net (fo=1, unplaced)         0.185     7.349    mprj/FIR/Yn1_carry_n_13
                                                                      r  mprj/FIR/i__carry__1_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     7.386 r  mprj/FIR/i__carry__1_i_6/O
                         net (fo=1, unplaced)         0.028     7.414    mprj/FIR/i__carry__1_i_6_n_0
                                                                      r  mprj/FIR/Yn0_inferred__0/i__carry__1/S[2]
                         CARRY8 (Prop_CARRY8_S[2]_O[4])
                                                      0.167     7.581 r  mprj/FIR/Yn0_inferred__0/i__carry__1/O[4]
                         net (fo=1, unplaced)         0.183     7.764    mprj/FIR/Yn0_inferred__0/i__carry__1_n_11
                                                                      r  mprj/FIR/Yn[20]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     7.802 r  mprj/FIR/Yn[20]_i_1/O
                         net (fo=1, unplaced)         0.048     7.850    mprj/FIR/Yn[20]_i_1_n_0
                         FDCE                                         r  mprj/FIR/Yn_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     5.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     5.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     5.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     5.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     7.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/Yn_reg[20]/C
                         clock pessimism              0.283     8.210    
                         clock uncertainty           -0.035     8.175    
                         FDCE (Setup_FDCE_C_D)        0.025     8.200    mprj/FIR/Yn_reg[20]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431                mprj/datRAM/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         5.000       3.431                mprj/datRAM/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431                mprj/tapRAM/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         5.000       3.431                mprj/tapRAM/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431                mprj/user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         5.000       3.431                mprj/user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         5.000       3.710                wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            0.550         5.000       4.450                mprj/FSM_onehot_c_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450                mprj/FSM_onehot_c_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450                mprj/FSM_onehot_c_state_reg[2]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/datRAM/RAM_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/datRAM/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958                mprj/datRAM/RAM_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958                mprj/datRAM/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/tapRAM/RAM_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/tapRAM/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958                mprj/tapRAM/RAM_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958                mprj/tapRAM/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/user_bram/RAM_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/user_bram/RAM_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/datRAM/RAM_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/datRAM/RAM_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958                mprj/datRAM/RAM_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958                mprj/datRAM/RAM_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/tapRAM/RAM_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/tapRAM/RAM_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958                mprj/tapRAM/RAM_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958                mprj/tapRAM/RAM_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/user_bram/RAM_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                mprj/user_bram/RAM_reg/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_dat_i[5]
                            (input port)
  Destination:            wbs_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.938ns  (logic 1.766ns (60.108%)  route 1.172ns (39.892%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[5] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[5]_inst/I
                                                                      r  wbs_dat_i_IBUF[5]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_dat_i_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[5]_inst/OUT
                                                                      r  wbs_dat_i_IBUF[5]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_dat_i_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.482     1.064    mprj/FIR/wbs_dat_i_IBUF[5]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[5]_inst_i_2/I2
                         LUT6 (Prop_LUT6_I2_O)        0.125     1.189 r  mprj/FIR/wbs_dat_o_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.137     1.326    mprj/FIR/wbs_dat_o_OBUF[5]_inst_i_2_n_0
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[5]_inst_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.100     1.426 r  mprj/FIR/wbs_dat_o_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.979    wbs_dat_o_OBUF[5]
                                                                      r  wbs_dat_o_OBUF[5]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     2.938 r  wbs_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.938    wbs_dat_o[5]
                                                                      r  wbs_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[4]
                            (input port)
  Destination:            wbs_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.927ns  (logic 1.704ns (58.215%)  route 1.223ns (41.785%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[4] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[4]_inst/I
                                                                      r  wbs_dat_i_IBUF[4]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_dat_i_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[4]_inst/OUT
                                                                      r  wbs_dat_i_IBUF[4]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_dat_i_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=7, unplaced)         0.485     1.067    mprj/FIR/wbs_dat_i_IBUF[4]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[4]_inst_i_5/I2
                         LUT6 (Prop_LUT6_I2_O)        0.125     1.192 r  mprj/FIR/wbs_dat_o_OBUF[4]_inst_i_5/O
                         net (fo=1, unplaced)         0.185     1.377    mprj/FIR/wbs_dat_o_OBUF[4]_inst_i_5_n_0
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[4]_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.415 r  mprj/FIR/wbs_dat_o_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.968    wbs_dat_o_OBUF[4]
                                                                      r  wbs_dat_o_OBUF[4]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     2.927 r  wbs_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.927    wbs_dat_o[4]
                                                                      r  wbs_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[11]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.762ns  (logic 1.647ns (59.629%)  route 1.115ns (40.371%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[11] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[11]_inst/I
                                                                      r  wbs_dat_i_IBUF[11]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_dat_i_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[11]_inst/OUT
                                                                      r  wbs_dat_i_IBUF[11]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_dat_i_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.425     1.007    mprj/FIR/wbs_dat_i_IBUF[11]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.053     1.060 f  mprj/FIR/wbs_dat_o_OBUF[11]_inst_i_3/O
                         net (fo=1, unplaced)         0.137     1.197    mprj/FIR/wbs_dat_o_OBUF[11]_inst_i_3_n_0
                                                                      f  mprj/FIR/wbs_dat_o_OBUF[11]_inst_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     1.250 r  mprj/FIR/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.803    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     2.762 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.762    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[18]
                            (input port)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.762ns  (logic 1.647ns (59.629%)  route 1.115ns (40.371%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[18]_inst/I
                                                                      r  wbs_dat_i_IBUF[18]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_dat_i_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[18]_inst/OUT
                                                                      r  wbs_dat_i_IBUF[18]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_dat_i_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.425     1.007    mprj/FIR/wbs_dat_i_IBUF[18]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[18]_inst_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.053     1.060 f  mprj/FIR/wbs_dat_o_OBUF[18]_inst_i_3/O
                         net (fo=1, unplaced)         0.137     1.197    mprj/FIR/wbs_dat_o_OBUF[18]_inst_i_3_n_0
                                                                      f  mprj/FIR/wbs_dat_o_OBUF[18]_inst_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     1.250 r  mprj/FIR/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.803    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     2.762 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.762    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[19]
                            (input port)
  Destination:            wbs_dat_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.762ns  (logic 1.647ns (59.629%)  route 1.115ns (40.371%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[19] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[19]_inst/I
                                                                      r  wbs_dat_i_IBUF[19]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_dat_i_IBUF[19]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[19]_inst/OUT
                                                                      r  wbs_dat_i_IBUF[19]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_dat_i_IBUF[19]_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.425     1.007    mprj/FIR/wbs_dat_i_IBUF[19]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[19]_inst_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.053     1.060 f  mprj/FIR/wbs_dat_o_OBUF[19]_inst_i_3/O
                         net (fo=1, unplaced)         0.137     1.197    mprj/FIR/wbs_dat_o_OBUF[19]_inst_i_3_n_0
                                                                      f  mprj/FIR/wbs_dat_o_OBUF[19]_inst_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     1.250 r  mprj/FIR/wbs_dat_o_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.803    wbs_dat_o_OBUF[19]
                                                                      r  wbs_dat_o_OBUF[19]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     2.762 r  wbs_dat_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.762    wbs_dat_o[19]
                                                                      r  wbs_dat_o[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[27]
                            (input port)
  Destination:            wbs_dat_o[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.762ns  (logic 1.647ns (59.629%)  route 1.115ns (40.371%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[27] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[27]_inst/I
                                                                      r  wbs_dat_i_IBUF[27]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_dat_i_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[27]_inst/OUT
                                                                      r  wbs_dat_i_IBUF[27]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_dat_i_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.425     1.007    mprj/FIR/wbs_dat_i_IBUF[27]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[27]_inst_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.053     1.060 f  mprj/FIR/wbs_dat_o_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.137     1.197    mprj/FIR/wbs_dat_o_OBUF[27]_inst_i_3_n_0
                                                                      f  mprj/FIR/wbs_dat_o_OBUF[27]_inst_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.053     1.250 r  mprj/FIR/wbs_dat_o_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.803    wbs_dat_o_OBUF[27]
                                                                      r  wbs_dat_o_OBUF[27]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     2.762 r  wbs_dat_o_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.762    wbs_dat_o[27]
                                                                      r  wbs_dat_o[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[13]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 1.632ns (59.344%)  route 1.118ns (40.656%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[13]_inst/I
                                                                      r  wbs_dat_i_IBUF[13]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_dat_i_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[13]_inst/OUT
                                                                      r  wbs_dat_i_IBUF[13]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_dat_i_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=7, unplaced)         0.428     1.010    mprj/FIR/wbs_dat_i_IBUF[13]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[13]_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.048 r  mprj/FIR/wbs_dat_o_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.137     1.185    mprj/FIR/wbs_dat_o_OBUF[13]_inst_i_2_n_0
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[13]_inst_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     1.238 r  mprj/FIR/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.791    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     2.750 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.750    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 1.632ns (59.344%)  route 1.118ns (40.656%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[16]_inst/I
                                                                      r  wbs_dat_i_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_dat_i_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[16]_inst/OUT
                                                                      r  wbs_dat_i_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_dat_i_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=7, unplaced)         0.428     1.010    mprj/FIR/wbs_dat_i_IBUF[16]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[16]_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.048 r  mprj/FIR/wbs_dat_o_OBUF[16]_inst_i_2/O
                         net (fo=1, unplaced)         0.137     1.185    mprj/FIR/wbs_dat_o_OBUF[16]_inst_i_2_n_0
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[16]_inst_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     1.238 r  mprj/FIR/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.791    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     2.750 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.750    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[1]
                            (input port)
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 1.632ns (59.344%)  route 1.118ns (40.656%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[1] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[1]_inst/I
                                                                      r  wbs_dat_i_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_dat_i_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[1]_inst/OUT
                                                                      r  wbs_dat_i_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_dat_i_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=7, unplaced)         0.428     1.010    mprj/FIR/wbs_dat_i_IBUF[1]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[1]_inst_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.048 r  mprj/FIR/wbs_dat_o_OBUF[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.137     1.185    mprj/FIR/wbs_dat_o_OBUF[1]_inst_i_3_n_0
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[1]_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.053     1.238 r  mprj/FIR/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.791    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     2.750 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.750    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_i[26]
                            (input port)
  Destination:            wbs_dat_o[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 1.632ns (59.344%)  route 1.118ns (40.656%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[26]_inst/I
                                                                      r  wbs_dat_i_IBUF[26]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_dat_i_IBUF[26]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[26]_inst/OUT
                                                                      r  wbs_dat_i_IBUF[26]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_dat_i_IBUF[26]_inst/IBUFCTRL_INST/O
                         net (fo=7, unplaced)         0.428     1.010    mprj/FIR/wbs_dat_i_IBUF[26]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[26]_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.048 r  mprj/FIR/wbs_dat_o_OBUF[26]_inst_i_2/O
                         net (fo=1, unplaced)         0.137     1.185    mprj/FIR/wbs_dat_o_OBUF[26]_inst_i_2_n_0
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[26]_inst_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     1.238 r  mprj/FIR/wbs_dat_o_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     1.791    wbs_dat_o_OBUF[26]
                                                                      r  wbs_dat_o_OBUF[26]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     2.750 r  wbs_dat_o_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.750    wbs_dat_o[26]
                                                                      r  wbs_dat_o[26] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.927ns  (logic 1.979ns (67.611%)  route 0.948ns (32.389%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.832     4.187 r  mprj/tapRAM/RAM_reg/DOUTADOUT[0]
                         net (fo=3, unplaced)         0.210     4.397    mprj/FIR/tap_Do[0]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.547 f  mprj/FIR/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.185     4.732    mprj/FIR/wbs_dat_o_OBUF[0]_inst_i_2_n_0
                                                                      f  mprj/FIR/wbs_dat_o_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.770 r  mprj/FIR/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.323    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.282 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.282    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.926ns  (logic 1.976ns (67.532%)  route 0.950ns (32.468%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[1])
                                                      0.829     4.184 r  mprj/tapRAM/RAM_reg/DOUTADOUT[1]
                         net (fo=3, unplaced)         0.212     4.396    mprj/FIR/tap_Do[1]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[1]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.546 f  mprj/FIR/wbs_dat_o_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.185     4.731    mprj/FIR/wbs_dat_o_OBUF[1]_inst_i_2_n_0
                                                                      f  mprj/FIR/wbs_dat_o_OBUF[1]_inst_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.769 r  mprj/FIR/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.322    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.281 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.281    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.879ns  (logic 1.979ns (68.739%)  route 0.900ns (31.261%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[2])
                                                      0.832     4.187 r  mprj/tapRAM/RAM_reg/DOUTADOUT[2]
                         net (fo=3, unplaced)         0.162     4.349    mprj/FIR/tap_Do[2]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[2]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.499 f  mprj/FIR/wbs_dat_o_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.185     4.684    mprj/FIR/wbs_dat_o_OBUF[2]_inst_i_2_n_0
                                                                      f  mprj/FIR/wbs_dat_o_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.722 r  mprj/FIR/wbs_dat_o_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.275    wbs_dat_o_OBUF[2]
                                                                      r  wbs_dat_o_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.234 r  wbs_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.234    wbs_dat_o[2]
                                                                      r  wbs_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.863ns  (logic 1.890ns (66.014%)  route 0.973ns (33.986%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTBDOUT[14])
                                                      0.840     4.195 r  mprj/tapRAM/RAM_reg/DOUTBDOUT[14]
                         net (fo=2, unplaced)         0.235     4.430    mprj/FIR/tap_Do[30]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[30]_inst_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     4.483 r  mprj/FIR/wbs_dat_o_OBUF[30]_inst_i_3/O
                         net (fo=1, unplaced)         0.185     4.668    mprj/FIR/wbs_dat_o_OBUF[30]_inst_i_3_n_0
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[30]_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.706 r  mprj/FIR/wbs_dat_o_OBUF[30]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.259    wbs_dat_o_OBUF[30]
                                                                      r  wbs_dat_o_OBUF[30]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.218 r  wbs_dat_o_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.218    wbs_dat_o[30]
                                                                      r  wbs_dat_o[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.854ns  (logic 1.881ns (65.907%)  route 0.973ns (34.093%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTBDOUT[11])
                                                      0.831     4.186 r  mprj/tapRAM/RAM_reg/DOUTBDOUT[11]
                         net (fo=2, unplaced)         0.235     4.421    mprj/FIR/tap_Do[27]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[27]_inst_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.053     4.474 r  mprj/FIR/wbs_dat_o_OBUF[27]_inst_i_2/O
                         net (fo=1, unplaced)         0.185     4.659    mprj/FIR/wbs_dat_o_OBUF[27]_inst_i_2_n_0
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[27]_inst_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     4.697 r  mprj/FIR/wbs_dat_o_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.250    wbs_dat_o_OBUF[27]
                                                                      r  wbs_dat_o_OBUF[27]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.209 r  wbs_dat_o_OBUF[27]_inst/O
                         net (fo=0)                   0.000     6.209    wbs_dat_o[27]
                                                                      r  wbs_dat_o[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.850ns  (logic 1.963ns (68.877%)  route 0.887ns (31.123%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[5])
                                                      0.844     4.199 r  mprj/tapRAM/RAM_reg/DOUTADOUT[5]
                         net (fo=3, unplaced)         0.149     4.348    mprj/FIR/tap_Do[5]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[5]_inst_i_3/I4
                         LUT5 (Prop_LUT5_I4_O)        0.090     4.438 r  mprj/FIR/wbs_dat_o_OBUF[5]_inst_i_3/O
                         net (fo=1, unplaced)         0.185     4.623    mprj/FIR/wbs_dat_o_OBUF[5]_inst_i_3_n_0
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[5]_inst_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.693 r  mprj/FIR/wbs_dat_o_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.246    wbs_dat_o_OBUF[5]
                                                                      r  wbs_dat_o_OBUF[5]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.205 r  wbs_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.205    wbs_dat_o[5]
                                                                      r  wbs_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.827ns  (logic 1.894ns (66.996%)  route 0.933ns (33.004%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[8])
                                                      0.844     4.199 r  mprj/tapRAM/RAM_reg/DOUTADOUT[8]
                         net (fo=3, unplaced)         0.195     4.394    mprj/FIR/tap_Do[8]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[8]_inst_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     4.447 r  mprj/FIR/wbs_dat_o_OBUF[8]_inst_i_3/O
                         net (fo=1, unplaced)         0.185     4.632    mprj/FIR/wbs_dat_o_OBUF[8]_inst_i_3_n_0
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[8]_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.670 r  mprj/FIR/wbs_dat_o_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.223    wbs_dat_o_OBUF[8]
                                                                      r  wbs_dat_o_OBUF[8]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.182 r  wbs_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.182    wbs_dat_o[8]
                                                                      r  wbs_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.820ns  (logic 1.887ns (66.914%)  route 0.933ns (33.086%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[10])
                                                      0.837     4.192 r  mprj/tapRAM/RAM_reg/DOUTADOUT[10]
                         net (fo=3, unplaced)         0.195     4.387    mprj/FIR/tap_Do[10]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[10]_inst_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     4.440 r  mprj/FIR/wbs_dat_o_OBUF[10]_inst_i_3/O
                         net (fo=1, unplaced)         0.185     4.625    mprj/FIR/wbs_dat_o_OBUF[10]_inst_i_3_n_0
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.663 r  mprj/FIR/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.216    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.175 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.175    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.818ns  (logic 1.886ns (66.926%)  route 0.932ns (33.074%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[6])
                                                      0.836     4.191 r  mprj/tapRAM/RAM_reg/DOUTADOUT[6]
                         net (fo=3, unplaced)         0.194     4.385    mprj/FIR/tap_Do[6]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[6]_inst_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     4.438 r  mprj/FIR/wbs_dat_o_OBUF[6]_inst_i_3/O
                         net (fo=1, unplaced)         0.185     4.623    mprj/FIR/wbs_dat_o_OBUF[6]_inst_i_3_n_0
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[6]_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.661 r  mprj/FIR/wbs_dat_o_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.214    wbs_dat_o_OBUF[6]
                                                                      r  wbs_dat_o_OBUF[6]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.173 r  wbs_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.173    wbs_dat_o[6]
                                                                      r  wbs_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/tapRAM/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wbs_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.818ns  (logic 1.886ns (66.926%)  route 0.932ns (33.074%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.584     3.355    mprj/tapRAM/wb_clk_i
                         RAMB18E2                                     r  mprj/tapRAM/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[7])
                                                      0.836     4.191 r  mprj/tapRAM/RAM_reg/DOUTADOUT[7]
                         net (fo=3, unplaced)         0.194     4.385    mprj/FIR/tap_Do[7]
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[7]_inst_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     4.438 r  mprj/FIR/wbs_dat_o_OBUF[7]_inst_i_3/O
                         net (fo=1, unplaced)         0.185     4.623    mprj/FIR/wbs_dat_o_OBUF[7]_inst_i_3_n_0
                                                                      r  mprj/FIR/wbs_dat_o_OBUF[7]_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.661 r  mprj/FIR/wbs_dat_o_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.214    wbs_dat_o_OBUF[7]
                                                                      r  wbs_dat_o_OBUF[7]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.173 r  wbs_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.173    wbs_dat_o[7]
                                                                      r  wbs_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           424 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            mprj/FIR/dataRam_rst_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.224ns  (logic 1.020ns (45.862%)  route 1.204ns (54.138%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=3)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[0]_inst/I
                                                                      f  wbs_dat_i_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  wbs_dat_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[0]_inst/OUT
                                                                      f  wbs_dat_i_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  wbs_dat_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.488     1.070    mprj/FIR/wbs_dat_i_IBUF[0]
                                                                      f  mprj/FIR/fir_state[0]_i_7/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.220 r  mprj/FIR/fir_state[0]_i_7/O
                         net (fo=3, unplaced)         0.146     1.366    mprj/FIR/fir_state[0]_i_7_n_0
                                                                      r  mprj/FIR/fir_state[1]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.456 r  mprj/FIR/fir_state[1]_i_4/O
                         net (fo=2, unplaced)         0.140     1.596    mprj/FIR/fir_state[1]_i_4_n_0
                                                                      r  mprj/FIR/dataRam_rst_cnt[3]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.090     1.686 r  mprj/FIR/dataRam_rst_cnt[3]_i_4/O
                         net (fo=1, unplaced)         0.185     1.871    mprj/FIR/dataRam_rst_cnt[3]_i_4_n_0
                                                                      r  mprj/FIR/dataRam_rst_cnt[3]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.909 r  mprj/FIR/dataRam_rst_cnt[3]_i_2/O
                         net (fo=4, unplaced)         0.197     2.106    mprj/FIR/dataRam_rst_cnt[3]_i_2_n_0
                                                                      r  mprj/FIR/dataRam_rst_cnt[1]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     2.176 r  mprj/FIR/dataRam_rst_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.048     2.224    mprj/FIR/dataRam_rst_cnt[1]_i_1_n_0
                         FDCE                                         r  mprj/FIR/dataRam_rst_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     2.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/dataRam_rst_cnt_reg[1]/C

Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            mprj/FIR/dataRam_rst_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.224ns  (logic 1.020ns (45.862%)  route 1.204ns (54.138%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[0]_inst/I
                                                                      f  wbs_dat_i_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  wbs_dat_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[0]_inst/OUT
                                                                      f  wbs_dat_i_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  wbs_dat_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.488     1.070    mprj/FIR/wbs_dat_i_IBUF[0]
                                                                      f  mprj/FIR/fir_state[0]_i_7/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.220 r  mprj/FIR/fir_state[0]_i_7/O
                         net (fo=3, unplaced)         0.146     1.366    mprj/FIR/fir_state[0]_i_7_n_0
                                                                      r  mprj/FIR/fir_state[1]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.456 r  mprj/FIR/fir_state[1]_i_4/O
                         net (fo=2, unplaced)         0.140     1.596    mprj/FIR/fir_state[1]_i_4_n_0
                                                                      r  mprj/FIR/dataRam_rst_cnt[3]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.090     1.686 r  mprj/FIR/dataRam_rst_cnt[3]_i_4/O
                         net (fo=1, unplaced)         0.185     1.871    mprj/FIR/dataRam_rst_cnt[3]_i_4_n_0
                                                                      r  mprj/FIR/dataRam_rst_cnt[3]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.909 r  mprj/FIR/dataRam_rst_cnt[3]_i_2/O
                         net (fo=4, unplaced)         0.197     2.106    mprj/FIR/dataRam_rst_cnt[3]_i_2_n_0
                                                                      r  mprj/FIR/dataRam_rst_cnt[3]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.070     2.176 r  mprj/FIR/dataRam_rst_cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.048     2.224    mprj/FIR/dataRam_rst_cnt[3]_i_1_n_0
                         FDCE                                         r  mprj/FIR/dataRam_rst_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     2.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/dataRam_rst_cnt_reg[3]/C

Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            mprj/FIR/dataRam_rst_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.192ns  (logic 0.988ns (45.072%)  route 1.204ns (54.928%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[0]_inst/I
                                                                      f  wbs_dat_i_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  wbs_dat_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[0]_inst/OUT
                                                                      f  wbs_dat_i_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  wbs_dat_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.488     1.070    mprj/FIR/wbs_dat_i_IBUF[0]
                                                                      f  mprj/FIR/fir_state[0]_i_7/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.220 r  mprj/FIR/fir_state[0]_i_7/O
                         net (fo=3, unplaced)         0.146     1.366    mprj/FIR/fir_state[0]_i_7_n_0
                                                                      r  mprj/FIR/fir_state[1]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.456 r  mprj/FIR/fir_state[1]_i_4/O
                         net (fo=2, unplaced)         0.140     1.596    mprj/FIR/fir_state[1]_i_4_n_0
                                                                      r  mprj/FIR/dataRam_rst_cnt[3]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.090     1.686 r  mprj/FIR/dataRam_rst_cnt[3]_i_4/O
                         net (fo=1, unplaced)         0.185     1.871    mprj/FIR/dataRam_rst_cnt[3]_i_4_n_0
                                                                      r  mprj/FIR/dataRam_rst_cnt[3]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.909 r  mprj/FIR/dataRam_rst_cnt[3]_i_2/O
                         net (fo=4, unplaced)         0.197     2.106    mprj/FIR/dataRam_rst_cnt[3]_i_2_n_0
                                                                      r  mprj/FIR/dataRam_rst_cnt[0]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.038     2.144 r  mprj/FIR/dataRam_rst_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.048     2.192    mprj/FIR/dataRam_rst_cnt[0]_i_1_n_0
                         FDCE                                         r  mprj/FIR/dataRam_rst_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     2.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/dataRam_rst_cnt_reg[0]/C

Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            mprj/FIR/dataRam_rst_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.192ns  (logic 0.988ns (45.072%)  route 1.204ns (54.928%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[0]_inst/I
                                                                      f  wbs_dat_i_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  wbs_dat_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[0]_inst/OUT
                                                                      f  wbs_dat_i_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  wbs_dat_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.488     1.070    mprj/FIR/wbs_dat_i_IBUF[0]
                                                                      f  mprj/FIR/fir_state[0]_i_7/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.220 r  mprj/FIR/fir_state[0]_i_7/O
                         net (fo=3, unplaced)         0.146     1.366    mprj/FIR/fir_state[0]_i_7_n_0
                                                                      r  mprj/FIR/fir_state[1]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.456 r  mprj/FIR/fir_state[1]_i_4/O
                         net (fo=2, unplaced)         0.140     1.596    mprj/FIR/fir_state[1]_i_4_n_0
                                                                      r  mprj/FIR/dataRam_rst_cnt[3]_i_4/I2
                         LUT6 (Prop_LUT6_I2_O)        0.090     1.686 r  mprj/FIR/dataRam_rst_cnt[3]_i_4/O
                         net (fo=1, unplaced)         0.185     1.871    mprj/FIR/dataRam_rst_cnt[3]_i_4_n_0
                                                                      r  mprj/FIR/dataRam_rst_cnt[3]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.909 r  mprj/FIR/dataRam_rst_cnt[3]_i_2/O
                         net (fo=4, unplaced)         0.197     2.106    mprj/FIR/dataRam_rst_cnt[3]_i_2_n_0
                                                                      r  mprj/FIR/dataRam_rst_cnt[2]_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     2.144 r  mprj/FIR/dataRam_rst_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.048     2.192    mprj/FIR/dataRam_rst_cnt[2]_i_1_n_0
                         FDCE                                         r  mprj/FIR/dataRam_rst_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     2.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/dataRam_rst_cnt_reg[2]/C

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            mprj/FSM_onehot_c_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.082ns  (logic 0.824ns (39.576%)  route 1.258ns (60.424%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i_IBUF[0]_inst/I
                                                                      f  wbs_adr_i_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  wbs_adr_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_adr_i_IBUF[0]_inst/OUT
                                                                      f  wbs_adr_i_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  wbs_adr_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.458     1.040    mprj/wbs_adr_i_IBUF[0]
                                                                      f  mprj/FSM_onehot_c_state[5]_i_9/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.130 f  mprj/FSM_onehot_c_state[5]_i_9/O
                         net (fo=1, unplaced)         0.185     1.315    mprj/FSM_onehot_c_state[5]_i_9_n_0
                                                                      f  mprj/FSM_onehot_c_state[5]_i_8/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.353 f  mprj/FSM_onehot_c_state[5]_i_8/O
                         net (fo=1, unplaced)         0.185     1.538    mprj/FSM_onehot_c_state[5]_i_8_n_0
                                                                      f  mprj/FSM_onehot_c_state[5]_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.576 f  mprj/FSM_onehot_c_state[5]_i_6/O
                         net (fo=1, unplaced)         0.185     1.761    mprj/FSM_onehot_c_state[5]_i_6_n_0
                                                                      f  mprj/FSM_onehot_c_state[5]_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.799 r  mprj/FSM_onehot_c_state[5]_i_3/O
                         net (fo=4, unplaced)         0.197     1.996    mprj/FIR/FSM_onehot_c_state_reg[2]_1
                                                                      r  mprj/FIR/FSM_onehot_c_state[1]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.034 r  mprj/FIR/FSM_onehot_c_state[1]_i_1/O
                         net (fo=1, unplaced)         0.048     2.082    mprj/FIR_n_67
                         FDRE                                         r  mprj/FSM_onehot_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     2.927    mprj/wb_clk_i
                         FDRE                                         r  mprj/FSM_onehot_c_state_reg[1]/C

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            mprj/FSM_onehot_c_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.082ns  (logic 0.824ns (39.576%)  route 1.258ns (60.424%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i_IBUF[0]_inst/I
                                                                      f  wbs_adr_i_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  wbs_adr_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_adr_i_IBUF[0]_inst/OUT
                                                                      f  wbs_adr_i_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  wbs_adr_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.458     1.040    mprj/wbs_adr_i_IBUF[0]
                                                                      f  mprj/FSM_onehot_c_state[5]_i_9/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.130 f  mprj/FSM_onehot_c_state[5]_i_9/O
                         net (fo=1, unplaced)         0.185     1.315    mprj/FSM_onehot_c_state[5]_i_9_n_0
                                                                      f  mprj/FSM_onehot_c_state[5]_i_8/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.353 f  mprj/FSM_onehot_c_state[5]_i_8/O
                         net (fo=1, unplaced)         0.185     1.538    mprj/FSM_onehot_c_state[5]_i_8_n_0
                                                                      f  mprj/FSM_onehot_c_state[5]_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.576 f  mprj/FSM_onehot_c_state[5]_i_6/O
                         net (fo=1, unplaced)         0.185     1.761    mprj/FSM_onehot_c_state[5]_i_6_n_0
                                                                      f  mprj/FSM_onehot_c_state[5]_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.799 r  mprj/FSM_onehot_c_state[5]_i_3/O
                         net (fo=4, unplaced)         0.197     1.996    mprj/FIR/FSM_onehot_c_state_reg[2]_1
                                                                      r  mprj/FIR/FSM_onehot_c_state[2]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.034 r  mprj/FIR/FSM_onehot_c_state[2]_i_1/O
                         net (fo=1, unplaced)         0.048     2.082    mprj/FIR_n_66
                         FDRE                                         r  mprj/FSM_onehot_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     2.927    mprj/wb_clk_i
                         FDRE                                         r  mprj/FSM_onehot_c_state_reg[2]/C

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            mprj/FSM_onehot_c_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.082ns  (logic 0.824ns (39.576%)  route 1.258ns (60.424%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i_IBUF[0]_inst/I
                                                                      r  wbs_adr_i_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_adr_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_adr_i_IBUF[0]_inst/OUT
                                                                      r  wbs_adr_i_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_adr_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.458     1.040    mprj/wbs_adr_i_IBUF[0]
                                                                      r  mprj/FSM_onehot_c_state[5]_i_9/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.130 r  mprj/FSM_onehot_c_state[5]_i_9/O
                         net (fo=1, unplaced)         0.185     1.315    mprj/FSM_onehot_c_state[5]_i_9_n_0
                                                                      r  mprj/FSM_onehot_c_state[5]_i_8/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.353 r  mprj/FSM_onehot_c_state[5]_i_8/O
                         net (fo=1, unplaced)         0.185     1.538    mprj/FSM_onehot_c_state[5]_i_8_n_0
                                                                      r  mprj/FSM_onehot_c_state[5]_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.576 r  mprj/FSM_onehot_c_state[5]_i_6/O
                         net (fo=1, unplaced)         0.185     1.761    mprj/FSM_onehot_c_state[5]_i_6_n_0
                                                                      r  mprj/FSM_onehot_c_state[5]_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.799 f  mprj/FSM_onehot_c_state[5]_i_3/O
                         net (fo=4, unplaced)         0.197     1.996    mprj/FIR/FSM_onehot_c_state_reg[2]_1
                                                                      f  mprj/FIR/FSM_onehot_c_state[3]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.034 r  mprj/FIR/FSM_onehot_c_state[3]_i_1/O
                         net (fo=1, unplaced)         0.048     2.082    mprj/FIR_n_65
                         FDRE                                         r  mprj/FSM_onehot_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     2.927    mprj/wb_clk_i
                         FDRE                                         r  mprj/FSM_onehot_c_state_reg[3]/C

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            mprj/FSM_onehot_c_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.082ns  (logic 0.824ns (39.576%)  route 1.258ns (60.424%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i_IBUF[0]_inst/I
                                                                      r  wbs_adr_i_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  wbs_adr_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_adr_i_IBUF[0]_inst/OUT
                                                                      r  wbs_adr_i_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  wbs_adr_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.458     1.040    mprj/wbs_adr_i_IBUF[0]
                                                                      r  mprj/FSM_onehot_c_state[5]_i_9/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.130 r  mprj/FSM_onehot_c_state[5]_i_9/O
                         net (fo=1, unplaced)         0.185     1.315    mprj/FSM_onehot_c_state[5]_i_9_n_0
                                                                      r  mprj/FSM_onehot_c_state[5]_i_8/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.353 r  mprj/FSM_onehot_c_state[5]_i_8/O
                         net (fo=1, unplaced)         0.185     1.538    mprj/FSM_onehot_c_state[5]_i_8_n_0
                                                                      r  mprj/FSM_onehot_c_state[5]_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.576 r  mprj/FSM_onehot_c_state[5]_i_6/O
                         net (fo=1, unplaced)         0.185     1.761    mprj/FSM_onehot_c_state[5]_i_6_n_0
                                                                      r  mprj/FSM_onehot_c_state[5]_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.799 f  mprj/FSM_onehot_c_state[5]_i_3/O
                         net (fo=4, unplaced)         0.197     1.996    mprj/FIR/FSM_onehot_c_state_reg[2]_1
                                                                      f  mprj/FIR/FSM_onehot_c_state[5]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.034 r  mprj/FIR/FSM_onehot_c_state[5]_i_1/O
                         net (fo=1, unplaced)         0.048     2.082    mprj/FIR_n_63
                         FDRE                                         r  mprj/FSM_onehot_c_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     2.927    mprj/wb_clk_i
                         FDRE                                         r  mprj/FSM_onehot_c_state_reg[5]/C

Slack:                    inf
  Source:                 wbs_dat_i[8]
                            (input port)
  Destination:            mprj/FIR/fir_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.944ns  (logic 0.898ns (46.192%)  route 1.046ns (53.808%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_dat_i[8] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[8]_inst/I
                                                                      f  wbs_dat_i_IBUF[8]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  wbs_dat_i_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[8]_inst/OUT
                                                                      f  wbs_dat_i_IBUF[8]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  wbs_dat_i_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.488     1.070    mprj/FIR/wbs_dat_i_IBUF[8]
                                                                      f  mprj/FIR/fir_state[1]_i_10/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.220 f  mprj/FIR/fir_state[1]_i_10/O
                         net (fo=2, unplaced)         0.140     1.360    mprj/FIR/fir_state[1]_i_10_n_0
                                                                      f  mprj/FIR/fir_state[1]_i_5/I2
                         LUT5 (Prop_LUT5_I2_O)        0.090     1.450 f  mprj/FIR/fir_state[1]_i_5/O
                         net (fo=2, unplaced)         0.185     1.635    mprj/FIR/fir_state[1]_i_5_n_0
                                                                      f  mprj/FIR/fir_state[1]_i_2/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     1.673 r  mprj/FIR/fir_state[1]_i_2/O
                         net (fo=2, unplaced)         0.185     1.858    mprj/FIR/fir_state[1]_i_2_n_0
                                                                      r  mprj/FIR/fir_state[1]_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.038     1.896 r  mprj/FIR/fir_state[1]_i_1/O
                         net (fo=1, unplaced)         0.048     1.944    mprj/FIR/n_fir_state[1]
                         FDCE                                         r  mprj/FIR/fir_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     2.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/fir_state_reg[1]/C

Slack:                    inf
  Source:                 wbs_dat_i[30]
                            (input port)
  Destination:            mprj/FIR/fir_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.943ns  (logic 0.846ns (43.539%)  route 1.097ns (56.461%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT6=4)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_dat_i[30] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i_IBUF[30]_inst/I
                                                                      f  wbs_dat_i_IBUF[30]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  wbs_dat_i_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    wbs_dat_i_IBUF[30]_inst/OUT
                                                                      f  wbs_dat_i_IBUF[30]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  wbs_dat_i_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.488     1.070    mprj/FIR/wbs_dat_i_IBUF[30]
                                                                      f  mprj/FIR/ap_idle_i_4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.220 f  mprj/FIR/ap_idle_i_4/O
                         net (fo=3, unplaced)         0.191     1.411    mprj/FIR/ap_idle_i_4_n_0
                                                                      f  mprj/FIR/fir_state[0]_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.449 f  mprj/FIR/fir_state[0]_i_6/O
                         net (fo=1, unplaced)         0.185     1.634    mprj/FIR/fir_state[0]_i_6_n_0
                                                                      f  mprj/FIR/fir_state[0]_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.672 f  mprj/FIR/fir_state[0]_i_3/O
                         net (fo=1, unplaced)         0.185     1.857    mprj/FIR/fir_state[0]_i_3_n_0
                                                                      f  mprj/FIR/fir_state[0]_i_1/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     1.895 r  mprj/FIR/fir_state[0]_i_1/O
                         net (fo=1, unplaced)         0.048     1.943    mprj/FIR/n_fir_state[0]
                         FDCE                                         r  mprj/FIR/fir_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i_IBUF_inst/I
                                                                      r  wb_clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  wb_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    wb_clk_i_IBUF_inst/OUT
                                                                      r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  wb_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=225, unplaced)       2.439     2.927    mprj/FIR/wb_clk_i
                         FDCE                                         r  mprj/FIR/fir_state_reg[0]/C





