
State Machine - Summary

State Machine - pio0|pio0|altera_pcie_256s_512s_adapter_inst|u_credit_if|pld_tx_state
Name pld_tx_state.CPLD pld_tx_state.PD pld_tx_state.NPH pld_tx_state.NPD pld_tx_state.CPLH pld_tx_state.PH pld_tx_state.IDLE 
pld_tx_state.IDLE 0 0 0 0 0 0 0 
pld_tx_state.PH 0 0 0 0 0 1 1 
pld_tx_state.CPLH 0 0 0 0 1 0 1 
pld_tx_state.NPD 0 0 0 1 0 0 1 
pld_tx_state.NPH 0 0 1 0 0 0 1 
pld_tx_state.PD 0 1 0 0 0 0 1 
pld_tx_state.CPLD 1 0 0 0 0 0 1 

State Machine - dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_rx_mainband_inst|u_sm_x4_rx_deskew|u_wrpcie_deskew|dsk_sm|state
Name state.ST_DESKEW_DONE state.ST_DESKEW_ERROR state.ST_RETRY state.ST_WAIT_FOR_DONE state.ST_CLEAR_FOR_RETRY state.ST_FINISH_DESKEW state.ST_BOND state.ST_IDLE 
state.ST_IDLE 0 0 0 0 0 0 0 0 
state.ST_BOND 0 0 0 0 0 0 1 1 
state.ST_FINISH_DESKEW 0 0 0 0 0 1 0 1 
state.ST_CLEAR_FOR_RETRY 0 0 0 0 1 0 0 1 
state.ST_WAIT_FOR_DONE 0 0 0 1 0 0 0 1 
state.ST_RETRY 0 0 1 0 0 0 0 1 
state.ST_DESKEW_ERROR 0 1 0 0 0 0 0 1 
state.ST_DESKEW_DONE 1 0 0 0 0 0 0 1 

State Machine - pio0|pio0|g_pipeline_en.pio|bam_rw|wr_state
Name wr_state.WR_CMD_XTRA wr_state.WR_DATA_XTRA wr_state.WR_DATA wr_state.WR_IDLE 
wr_state.WR_IDLE 0 0 0 0 
wr_state.WR_DATA 0 0 1 1 
wr_state.WR_DATA_XTRA 0 1 0 1 
wr_state.WR_CMD_XTRA 1 0 0 1 

State Machine - pio0|pio0|g_pipeline_en.pio|bam_rw|rd_state
Name rd_state.RD_TYPE_2_2 rd_state.RD_TYPE_2_1 rd_state.RD_TYPE_2_0 rd_state.RD_TYPE_2_1_PIPE rd_state.RD_TYPE_1 rd_state.RD_DECODE rd_state.RD_IDLE 
rd_state.RD_IDLE 0 0 0 0 0 0 0 
rd_state.RD_DECODE 0 0 0 0 0 1 1 
rd_state.RD_TYPE_1 0 0 0 0 1 0 1 
rd_state.RD_TYPE_2_1_PIPE 0 0 0 1 0 0 1 
rd_state.RD_TYPE_2_0 0 0 1 0 0 0 1 
rd_state.RD_TYPE_2_1 0 1 0 0 0 0 1 
rd_state.RD_TYPE_2_2 1 0 0 0 0 0 1 

State Machine - mm_interconnect_0|mem0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_cfg_if|state
Name state.MISC_HIP_REG state.VF_REQUEST_1 state.IDLE state.000000000 state.RESPONSE state.VF_CLEAR state.REQUEST_BYTE3 state.REQUEST_BYTE2 state.REQUEST_BYTE1 state.REQUEST_BYTE0 state.VF_REQUEST_2 
state.000000000 0 0 0 0 0 0 0 0 0 0 0 
state.IDLE 0 0 1 1 0 0 0 0 0 0 0 
state.REQUEST_BYTE0 0 0 0 1 0 0 0 0 0 1 0 
state.VF_REQUEST_1 0 1 0 1 0 0 0 0 0 0 0 
state.MISC_HIP_REG 1 0 0 1 0 0 0 0 0 0 0 
state.RESPONSE 0 0 0 1 1 0 0 0 0 0 0 
state.VF_CLEAR 0 0 0 1 0 1 0 0 0 0 0 
state.REQUEST_BYTE1 0 0 0 1 0 0 0 0 1 0 0 
state.REQUEST_BYTE2 0 0 0 1 0 0 0 1 0 0 0 
state.REQUEST_BYTE3 0 0 0 1 0 0 1 0 0 0 0 
state.VF_REQUEST_2 0 0 0 1 0 0 0 0 0 0 1 

State Machine - dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_cplto_if|state
Name state.CHECK_CPLTO_REG_STATUS state.READ_0_WAIT_COMPLETION state.READ_0_REQUEST state.CPLTO_OUTPUT state.WRITE_1_REQUEST state.READ_7_WAIT_COMPLETION state.READ_7_REQUEST state.READ_6_WAIT_COMPLETION state.READ_6_REQUEST state.READ_5_WAIT_COMPLETION state.READ_5_REQUEST state.READ_4_WAIT_COMPLETION state.READ_4_REQUEST state.READ_3_WAIT_COMPLETION state.READ_3_REQUEST state.READ_2_WAIT_COMPLETION state.READ_2_REQUEST state.IDLE 
state.IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.READ_2_REQUEST 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.READ_2_WAIT_COMPLETION 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.READ_3_REQUEST 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.READ_3_WAIT_COMPLETION 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.READ_4_REQUEST 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.READ_4_WAIT_COMPLETION 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.READ_5_REQUEST 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.READ_5_WAIT_COMPLETION 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.READ_6_REQUEST 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.READ_6_WAIT_COMPLETION 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.READ_7_REQUEST 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_7_WAIT_COMPLETION 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.WRITE_1_REQUEST 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.CPLTO_OUTPUT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_0_REQUEST 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_0_WAIT_COMPLETION 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.CHECK_CPLTO_REG_STATUS 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - pio0|pio0|g_pipeline_en.pio|bam_avmm_intf|rxm_state
Name rxm_state.RXM_RD rxm_state.RXM_WR rxm_state.RXM_POP_CMD rxm_state.RXM_IDLE 
rxm_state.RXM_IDLE 0 0 0 0 
rxm_state.RXM_POP_CMD 0 0 1 1 
rxm_state.RXM_WR 0 1 0 1 
rxm_state.RXM_RD 1 0 0 1 

State Machine - pio0|pio0|crdt_intf|crdt_state
Name crdt_state.TX_CRDT_INIT_CAP crdt_state.CRDT_IDLE crdt_state.RX_CRDT_INIT_RET crdt_state.RX_CRDT_INIT 
crdt_state.RX_CRDT_INIT 0 0 0 0 
crdt_state.RX_CRDT_INIT_RET 0 0 1 1 
crdt_state.CRDT_IDLE 0 1 0 1 
crdt_state.TX_CRDT_INIT_CAP 1 0 0 1 

State Machine - dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_src_inst|cur_state
Name cur_state.RELEASE_WARM_RDY cur_state.WARM_RST cur_state.WARM_RST_RDY cur_state.WARM_RST_REQ cur_state.WARM_RST_ENTRY cur_state.PLD_RDY cur_state.STG_DN_DONE cur_state.RESET_AIB cur_state.STG_UP_DONE cur_state.RELEASE_AIB_RST cur_state.INIT_RESET_ENTRY cur_state.ASST_PLD_RDY 
cur_state.INIT_RESET_ENTRY 0 0 0 0 0 0 0 0 0 0 0 0 
cur_state.RELEASE_AIB_RST 0 0 0 0 0 0 0 0 0 1 1 0 
cur_state.STG_UP_DONE 0 0 0 0 0 0 0 0 1 0 1 0 
cur_state.RESET_AIB 0 0 0 0 0 0 0 1 0 0 1 0 
cur_state.STG_DN_DONE 0 0 0 0 0 0 1 0 0 0 1 0 
cur_state.PLD_RDY 0 0 0 0 0 1 0 0 0 0 1 0 
cur_state.ASST_PLD_RDY 0 0 0 0 0 0 0 0 0 0 1 1 
cur_state.WARM_RST_ENTRY 0 0 0 0 1 0 0 0 0 0 1 0 
cur_state.WARM_RST_REQ 0 0 0 1 0 0 0 0 0 0 1 0 
cur_state.WARM_RST_RDY 0 0 1 0 0 0 0 0 0 0 1 0 
cur_state.WARM_RST 0 1 0 0 0 0 0 0 0 0 1 0 
cur_state.RELEASE_WARM_RDY 1 0 0 0 0 0 0 0 0 0 1 0 

State Machine - dut|dut|u_pciess_p0|u_router|wslave
Name wslave.DECERR wslave.RSVD wslave.SEP wslave.DM wslave.HIA wslave.NONE 
wslave.NONE 0 0 0 0 0 0 
wslave.HIA 0 0 0 0 1 1 
wslave.DM 0 0 0 1 0 1 
wslave.SEP 0 0 1 0 0 1 
wslave.RSVD 0 1 0 0 0 1 
wslave.DECERR 1 0 0 0 0 1 

State Machine - dut|dut|u_pciess_p0|u_router|wstate
Name wstate.DECERR_RETURN wstate.RSVD_RETURN wstate.WAIT4RESP wstate.RSVD_READY wstate.DEC_ADDR wstate.DECERR_READY wstate.WAIT4WREADY wstate.WAIT4READY wstate.IDLE 
wstate.IDLE 0 0 0 0 0 0 0 0 0 
wstate.WAIT4READY 0 0 0 0 0 0 0 1 1 
wstate.WAIT4WREADY 0 0 0 0 0 0 1 0 1 
wstate.DECERR_READY 0 0 0 0 0 1 0 0 1 
wstate.DEC_ADDR 0 0 0 0 1 0 0 0 1 
wstate.RSVD_READY 0 0 0 1 0 0 0 0 1 
wstate.WAIT4RESP 0 0 1 0 0 0 0 0 1 
wstate.RSVD_RETURN 0 1 0 0 0 0 0 0 1 
wstate.DECERR_RETURN 1 0 0 0 0 0 0 0 1 

State Machine - dut|dut|u_pciess_p0|u_router|rslave
Name rslave.DECERR rslave.RSVD rslave.SEP rslave.DM rslave.HIA rslave.NONE 
rslave.NONE 0 0 0 0 0 0 
rslave.HIA 0 0 0 0 1 1 
rslave.DM 0 0 0 1 0 1 
rslave.SEP 0 0 1 0 0 1 
rslave.RSVD 0 1 0 0 0 1 
rslave.DECERR 1 0 0 0 0 1 

State Machine - dut|dut|u_pciess_p0|u_router|rstate
Name rstate.DECERR_RETURN rstate.RSVD_RETURN rstate.WAIT4RESP rstate.RSVD_READY rstate.DEC_ADDR rstate.DECERR_READY rstate.WAIT4READY rstate.IDLE 
rstate.IDLE 0 0 0 0 0 0 0 0 
rstate.WAIT4READY 0 0 0 0 0 0 1 1 
rstate.DECERR_READY 0 0 0 0 0 1 0 1 
rstate.DEC_ADDR 0 0 0 0 1 0 0 1 
rstate.RSVD_READY 0 0 0 1 0 0 0 1 
rstate.WAIT4RESP 0 0 1 0 0 0 0 1 
rstate.RSVD_RETURN 0 1 0 0 0 0 0 1 
rstate.DECERR_RETURN 1 0 0 0 0 0 0 1 

State Machine - dut|dut|u_pciess_p0|gen_sub.u_hipif|u_pciess_cfg_if|count_up
Name count_up.11 count_up.01 count_up.10 count_up.00 
count_up.00 0 0 0 0 
count_up.10 0 0 1 1 
count_up.01 0 1 0 1 
count_up.11 1 0 0 1 

State Machine - dut|dut|gen_sm_qhip.u_sm_qhip|pcie_sip_top_inst|sm_pcie_csb_adaptor_inst|csb_ep_inst|state_machine0_w
Name state_machine0_w.SM0_WAIT state_machine0_w.SM0_INIT_CHANGE state_machine0_w.SM0_MSTR_TRFR state_machine0_w.SM0_SWITCH_PCSEL1 state_machine0_w.SM0_REINIT_MSTR_TRFR state_machine0_w.SM0_IDLE 
state_machine0_w.SM0_IDLE 0 0 0 0 0 0 
state_machine0_w.SM0_REINIT_MSTR_TRFR 0 0 0 0 1 1 
state_machine0_w.SM0_SWITCH_PCSEL1 0 0 0 1 0 1 
state_machine0_w.SM0_MSTR_TRFR 0 0 1 0 0 1 
state_machine0_w.SM0_INIT_CHANGE 0 1 0 0 0 1 
state_machine0_w.SM0_WAIT 1 0 0 0 0 1 
