
---------- Begin Simulation Statistics ----------
simSeconds                                   0.057423                       # Number of seconds simulated (Second)
simTicks                                  57423090096                       # Number of ticks simulated (Tick)
finalTick                                 57423090096                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    485.38                       # Real time elapsed on the host (Second)
hostTickRate                                118305768                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2692240                       # Number of bytes of host memory used (Byte)
simInsts                                     51019645                       # Number of instructions simulated (Count)
simOps                                       81782438                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   105113                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     168492                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          256                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         2559                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples      5307417                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     1.057146                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     3.101863                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |     5307412    100.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total      5307417                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples     49168129                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.219584                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.162584                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.426854                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |           0      0.00%      0.00% |    38637997     78.58%     78.58% |    10263710     20.87%     99.46% |      266422      0.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total     49168129                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples     49168164                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     4.979567                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.088479                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    35.838962                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |    48799594     99.25%     99.25% |      321440      0.65%     99.90% |       36212      0.07%     99.98% |        8439      0.02%     99.99% |        1893      0.00%    100.00% |         549      0.00%    100.00% |          37      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total     49168164                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples     48405864                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     0.000874                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |           0      0.00%      0.00% |    48405827    100.00%    100.00% |          37      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total     48405864                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples       762300                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   257.681057                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean   237.067594                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   134.096368                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |      393730     51.65%     51.65% |      321440     42.17%     93.82% |       36212      4.75%     98.57% |        8439      1.11%     99.67% |        1893      0.25%     99.92% |         549      0.07%    100.00% |          37      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total       762300                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          256                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         2559                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples      2074273                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     2.105267                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     4.325940                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |     2074268    100.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total      2074273                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples      3031934                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.409832                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.671828                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |     2953081     97.40%     97.40% |       76843      2.53%     99.93% |        1940      0.06%    100.00% |          49      0.00%    100.00% |          10      0.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total      3031934                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples       201210                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.006113                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.111120                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |      200599     99.70%     99.70% |           0      0.00%     99.70% |         607      0.30%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total       201210                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch       757705      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data       500643      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data       757705      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack       500643      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement       252966      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch       757705      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data       500643      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement       252966      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data       757705      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack       500643      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |    16180815     66.61%     66.61% |     1169068      4.81%     71.42% |     1152399      4.74%     76.17% |     1159430      4.77%     80.94% |     1151763      4.74%     85.68% |     1160207      4.78%     90.46% |     1158807      4.77%     95.23% |     1159867      4.77%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total     24292356                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |     9584331     71.80%     71.80% |      552642      4.14%     75.94% |      527654      3.95%     79.90% |      538200      4.03%     83.93% |      526842      3.95%     87.88% |      539893      4.04%     91.92% |      538249      4.03%     95.95% |      540252      4.05%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total     13348063                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |     9010578     78.16%     78.16% |      359607      3.12%     81.28% |      359590      3.12%     84.40% |      359581      3.12%     87.52% |      359598      3.12%     90.64% |      359600      3.12%     93.76% |      359596      3.12%     96.88% |      359595      3.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total     11527745                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |       35815     17.81%     17.81% |       14042      6.98%     24.80% |       34974     17.40%     42.19% |       15206      7.56%     49.76% |       36998     18.40%     68.16% |       15821      7.87%     76.03% |       31782     15.81%     91.84% |       16413      8.16%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total       201051                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |      426279     56.74%     56.74% |       46435      6.18%     62.92% |       46435      6.18%     69.10% |       46435      6.18%     75.28% |       46439      6.18%     81.46% |       46435      6.18%     87.64% |       46435      6.18%     93.82% |       46434      6.18%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total       751327                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |          32     52.46%     52.46% |           3      4.92%     57.38% |           5      8.20%     65.57% |           5      8.20%     73.77% |           4      6.56%     80.33% |           5      8.20%     88.52% |           5      8.20%     96.72% |           2      3.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total           61                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |          79     80.61%     80.61% |          14     14.29%     94.90% |           1      1.02%     95.92% |           1      1.02%     96.94% |           2      2.04%     98.98% |           0      0.00%     98.98% |           0      0.00%     98.98% |           1      1.02%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total           98                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |       33261     13.14%     13.14% |       31448     12.42%     25.55% |       31419     12.41%     37.96% |       31418     12.41%     50.37% |       31410     12.40%     62.77% |       31422     12.41%     75.18% |       31417     12.41%     87.59% |       31424     12.41%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total       253219                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |           1      1.02%      1.02% |          12     12.24%     13.27% |          22     22.45%     35.71% |          16     16.33%     52.04% |          11     11.22%     63.27% |          10     10.20%     73.47% |          11     11.22%     84.69% |          15     15.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total           98                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |      395299     77.67%     77.67% |       16226      3.19%     80.86% |       16225      3.19%     84.04% |       16232      3.19%     87.23% |       16251      3.19%     90.43% |       16261      3.19%     93.62% |       16239      3.19%     96.81% |       16226      3.19%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total       508959                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |          12     30.00%     30.00% |           2      5.00%     35.00% |           2      5.00%     40.00% |           2      5.00%     45.00% |           9     22.50%     67.50% |           2      5.00%     72.50% |           2      5.00%     77.50% |           9     22.50%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total           40                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |           8     33.33%     33.33% |           2      8.33%     41.67% |           2      8.33%     50.00% |           2      8.33%     58.33% |           3     12.50%     70.83% |           2      8.33%     79.17% |           2      8.33%     87.50% |           3     12.50%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total           24                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |      391381     70.24%     70.24% |       33462      6.01%     76.25% |       12227      2.19%     78.44% |       31968      5.74%     84.18% |       10224      1.83%     86.02% |       31420      5.64%     91.66% |       15640      2.81%     94.46% |       30849      5.54%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total       557171                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |       33003     13.09%     13.09% |       31295     12.42%     25.51% |       31295     12.42%     37.92% |       31295     12.42%     50.34% |       31298     12.42%     62.75% |       31295     12.42%     75.17% |       31295     12.42%     87.59% |       31294     12.41%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total       252070                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |        2691     70.46%     70.46% |         160      4.19%     74.65% |         161      4.22%     78.87% |         161      4.22%     83.08% |         163      4.27%     87.35% |         161      4.22%     91.57% |         161      4.22%     95.78% |         161      4.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total         3819                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |      391609     78.14%     78.14% |       15652      3.12%     81.26% |       15652      3.12%     84.38% |       15652      3.12%     87.51% |       15653      3.12%     90.63% |       15652      3.12%     93.75% |       15652      3.12%     96.88% |       15652      3.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total       501174                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |        1201     93.83%     93.83% |          10      0.78%     94.61% |          13      1.02%     95.62% |          12      0.94%     96.56% |          14      1.09%     97.66% |          11      0.86%     98.52% |          10      0.78%     99.30% |           9      0.70%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total         1280                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |         268     18.79%     18.79% |         180     12.62%     31.42% |         163     11.43%     42.85% |         163     11.43%     54.28% |         153     10.73%     65.01% |         168     11.78%     76.79% |         163     11.43%     88.22% |         168     11.78%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total         1426                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |         882     25.20%     25.20% |         370     10.57%     35.77% |         374     10.69%     46.46% |         374     10.69%     57.14% |         375     10.71%     67.86% |         375     10.71%     78.57% |         375     10.71%     89.29% |         375     10.71%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total         3500                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |         109     37.85%     37.85% |          29     10.07%     47.92% |          21      7.29%     55.21% |          21      7.29%     62.50% |          30     10.42%     72.92% |          42     14.58%     87.50% |          21      7.29%     94.79% |          15      5.21%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total          288                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |       33328     17.31%     17.31% |       12963      6.73%     24.05% |       34195     17.76%     41.81% |       14455      7.51%     49.32% |       36201     18.81%     68.12% |       15004      7.79%     75.92% |       30785     15.99%     91.91% |       15576      8.09%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total       192507                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |        2584      1.12%      1.12% |       37445     16.19%     17.31% |       27198     11.76%     29.06% |       34230     14.80%     43.86% |       26561     11.48%     55.35% |       35010     15.14%     70.48% |       33608     14.53%     85.01% |       34672     14.99%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total       231308                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |     9580758     71.82%     71.82% |      552112      4.14%     75.95% |      527119      3.95%     79.91% |      537665      4.03%     83.94% |      526304      3.95%     87.88% |      539357      4.04%     91.92% |      537713      4.03%     95.95% |      539716      4.05%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total     13340744                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |           7     30.43%     30.43% |           2      8.70%     39.13% |           2      8.70%     47.83% |           2      8.70%     56.52% |           3     13.04%     69.57% |           2      8.70%     78.26% |           2      8.70%     86.96% |           3     13.04%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total           23                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |        1619     30.17%     30.17% |         535      9.97%     40.14% |         533      9.93%     50.07% |         535      9.97%     60.04% |         533      9.93%     69.98% |         537     10.01%     79.99% |         538     10.03%     90.01% |         536      9.99%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total         5366                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |        1570     95.21%     95.21% |          10      0.61%     95.82% |          13      0.79%     96.60% |          12      0.73%     97.33% |          14      0.85%     98.18% |          11      0.67%     98.85% |          10      0.61%     99.45% |           9      0.55%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total         1649                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |     9441600     69.53%     69.53% |      596232      4.39%     73.92% |      589329      4.34%     78.26% |      590886      4.35%     82.61% |      591101      4.35%     86.96% |      589745      4.34%     91.30% |      590270      4.35%     95.65% |      590560      4.35%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total     13579723                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |         208     29.76%     29.76% |          76     10.87%     40.63% |          71     10.16%     50.79% |          71     10.16%     60.94% |          62      8.87%     69.81% |          63      9.01%     78.83% |          71     10.16%     88.98% |          77     11.02%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total          699                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv |       17563     13.29%     13.29% |       13196      9.98%     23.27% |       19160     14.49%     37.76% |       14441     10.92%     48.69% |       21135     15.99%     64.68% |       15110     11.43%     76.11% |       15859     12.00%     88.11% |       15721     11.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv::total       132185                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |       15185     12.81%     12.81% |       18102     15.27%     28.07% |       11940     10.07%     38.14% |       16629     14.02%     52.16% |        9962      8.40%     60.56% |       16010     13.50%     74.06% |       15328     12.93%     86.99% |       15428     13.01%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total       118584                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |           4     20.00%     20.00% |          14     70.00%     90.00% |           1      5.00%     95.00% |           1      5.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total           20                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |     6703360     65.54%     65.54% |      503916      4.93%     70.47% |      504414      4.93%     75.40% |      502856      4.92%     80.32% |      502650      4.91%     85.23% |      503989      4.93%     90.16% |      503471      4.92%     95.08% |      503173      4.92%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total     10227829                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |     8618645     78.17%     78.17% |      343848      3.12%     81.29% |      343844      3.12%     84.41% |      343835      3.12%     87.53% |      343850      3.12%     90.64% |      343841      3.12%     93.76% |      343850      3.12%     96.88% |      343848      3.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total     11025561                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv |       15432     24.82%     24.82% |         301      0.48%     25.30% |       15266     24.55%     49.85% |         218      0.35%     50.20% |       15316     24.63%     74.83% |         163      0.26%     75.10% |       15342     24.67%     99.77% |         144      0.23%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv::total        62182                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |      376196     85.77%     85.77% |       15360      3.50%     89.28% |         287      0.07%     89.34% |       15339      3.50%     92.84% |         262      0.06%     92.90% |       15410      3.51%     96.41% |         312      0.07%     96.48% |       15421      3.52%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total       438587                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |          31     51.67%     51.67% |           3      5.00%     56.67% |           5      8.33%     65.00% |           5      8.33%     73.33% |           4      6.67%     80.00% |           5      8.33%     88.33% |           5      8.33%     96.67% |           2      3.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total           60                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |          75     96.15%     96.15% |           0      0.00%     96.15% |           0      0.00%     96.15% |           0      0.00%     96.15% |           2      2.56%     98.72% |           0      0.00%     98.72% |           0      0.00%     98.72% |           1      1.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total           78                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |       33261     13.14%     13.14% |       31448     12.42%     25.55% |       31419     12.41%     37.96% |       31418     12.41%     50.37% |       31410     12.40%     62.77% |       31422     12.41%     75.18% |       31417     12.41%     87.59% |       31424     12.41%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total       253219                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |           1      1.02%      1.02% |          12     12.24%     13.27% |          22     22.45%     35.71% |          16     16.33%     52.04% |          11     11.22%     63.27% |          10     10.20%     73.47% |          11     11.22%     84.69% |          15     15.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total           98                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |        3582     47.77%     47.77% |         545      7.27%     55.04% |         552      7.36%     62.40% |         559      7.46%     69.86% |         568      7.58%     77.43% |         567      7.56%     85.00% |         566      7.55%     92.54% |         559      7.46%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total         7498                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |      391717     78.12%     78.12% |       15681      3.13%     81.24% |       15673      3.13%     84.37% |       15673      3.13%     87.49% |       15683      3.13%     90.62% |       15694      3.13%     93.75% |       15673      3.13%     96.88% |       15667      3.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total       501461                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |          12     30.00%     30.00% |           2      5.00%     35.00% |           2      5.00%     40.00% |           2      5.00%     45.00% |           9     22.50%     67.50% |           2      5.00%     72.50% |           2      5.00%     77.50% |           9     22.50%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total           40                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |           8     33.33%     33.33% |           2      8.33%     41.67% |           2      8.33%     50.00% |           2      8.33%     58.33% |           3     12.50%     70.83% |           2      8.33%     79.17% |           2      8.33%     87.50% |           3     12.50%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total           24                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      5.26%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |          33     86.84%     92.11% |           3      7.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv::total           38                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |      391381     70.25%     70.25% |       33462      6.01%     76.26% |       12225      2.19%     78.45% |       31968      5.74%     84.19% |       10224      1.84%     86.02% |       31420      5.64%     91.66% |       15607      2.80%     94.46% |       30846      5.54%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total       557133                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      5.26%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |          33     86.84%     92.11% |           3      7.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total           38                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR         7635      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS       253966      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX       501569      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE           23      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX       557133      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX_old           76      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement       438481      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean       315128      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data       757705      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack       753609      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data        62260      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean           58      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack         3665      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all       135125      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock           98      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock       754704      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR         3494      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS       252853      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX       501358      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_PUTX_old           38      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR         1741      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS          149      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE           23      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement           54      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean         2886      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS          370      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX           41      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement       438406      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean       117858      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS           98      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX           61      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX       557133      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement           21      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean       194384      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR          316      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS          425      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX           82      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack       753609      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data           20      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_PUTX_old           38      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data        62162      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data_clean           38      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all       132184      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack         3576      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all         2886      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack           89      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all           54      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS            4      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data       252849      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR         2083      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETS           22      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data         3498      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETX            6      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data       501358      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS           11      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock           25      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS            3      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX           19      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock       754679      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETS           30      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock           94      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.L1_GETS            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data           76      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean           18      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock            4      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples     24292356                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     4.162424                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.060892                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    33.349422                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |    24057721     99.03%     99.03% |      220271      0.91%     99.94% |       10428      0.04%     99.98% |        2376      0.01%     99.99% |        1231      0.01%    100.00% |         328      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total     24292356                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples     24038860                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    24038860    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total     24038860                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples       253496                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   304.053030                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean   288.434060                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   125.288324                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |       18861      7.44%      7.44% |      220271     86.89%     94.33% |       10428      4.11%     98.45% |        2376      0.94%     99.38% |        1231      0.49%     99.87% |         328      0.13%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total       253496                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples      7525106                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean    16.620761                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.430607                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    67.712321                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |     7392454     98.24%     98.24% |       99995      1.33%     99.57% |       25731      0.34%     99.91% |        6028      0.08%     99.99% |         645      0.01%    100.00% |         217      0.00%    100.00% |          36      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total      7525106                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples      7024179                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.000005                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.000004                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     0.002295                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |     7024142    100.00%    100.00% |          37      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total      7024179                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples       500927                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   235.660635                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   216.900633                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   132.200183                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |      368275     73.52%     73.52% |       99995     19.96%     93.48% |       25731      5.14%     98.62% |        6028      1.20%     99.82% |         645      0.13%     99.95% |         217      0.04%     99.99% |          36      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total       500927                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples     13348063                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.090716                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.002638                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     4.817191                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |    13343097     99.96%     99.96% |        3718      0.03%     99.99% |         999      0.01%    100.00% |         149      0.00%    100.00% |          46      0.00%    100.00% |           6      0.00%    100.00% |          10      0.00%    100.00% |          21      0.00%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total     13348063                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples     13340744                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    13340744    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total     13340744                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples         7319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   166.444596                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean   122.029858                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   122.335516                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |        2353     32.15%     32.15% |        3718     50.80%     82.95% |         999     13.65%     96.60% |         149      2.04%     98.63% |          46      0.63%     99.26% |           6      0.08%     99.34% |          10      0.14%     99.48% |          21      0.29%     99.77% |          14      0.19%     99.96% |           3      0.04%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total         7319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples      4002221                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     1.020330                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.000642                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev     2.316193                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |     4002195    100.00%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total      4002221                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples      4001700                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |     4001700    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total      4001700                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples          521                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   157.174664                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   138.109374                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   129.830460                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |         495     95.01%     95.01% |          18      3.45%     98.46% |           0      0.00%     98.46% |           4      0.77%     99.23% |           0      0.00%     99.23% |           4      0.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total          521                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples          209                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    25.569378                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     2.188472                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    80.494722                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |         193     92.34%     92.34% |           2      0.96%     93.30% |           3      1.44%     94.74% |           2      0.96%     95.69% |           4      1.91%     97.61% |           2      0.96%     98.56% |           1      0.48%     99.04% |           1      0.48%     99.52% |           1      0.48%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total          209                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          172                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          172                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           37                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   139.783784                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    83.432886                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   145.413612                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |          21     56.76%     56.76% |           2      5.41%     62.16% |           3      8.11%     70.27% |           2      5.41%     75.68% |           4     10.81%     86.49% |           2      5.41%     91.89% |           1      2.70%     94.59% |           1      2.70%     97.30% |           1      2.70%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           37                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples          209                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         209    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total          209                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples          209                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         209    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total          209                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_msg_count       757705                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.004394                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_msg_count      1258348                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.007309                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time       653679                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_avg_stall_time     0.519474                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_msg_count      1511314                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.008764                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_msg_count      1258348                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.012042                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_msg_count       753609                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.004370                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles           53                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples       855889                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.102925                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.870660                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-7       848124     99.09%     99.09% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-15         7748      0.91%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-23           10      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::24-31            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::32-39            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::40-47            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::48-55            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::56-63            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total       855889                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits     24766397                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses       424996                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses     25191393                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits      9580758                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses         3573                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses      9584331                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count     34775724                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.201667                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.000010                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count       819950                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.009510                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count        35926                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.000208                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count        36005                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000418                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count       819963                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.004755                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count       424987                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.002465                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples        95211                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     1.039901                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     2.573379                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-7        87262     91.65%     91.65% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-15         7866      8.26%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-23           77      0.08%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::24-31            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::40-47            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::48-55            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total        95211                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits      1481517                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses        47158                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses      1528675                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits       552112                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses          530                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses       552642                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count      2081317                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.012070                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count        81150                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.000941                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count        14059                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count        14073                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000163                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count        81152                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.000471                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count        47143                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000273                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles           25                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples        94877                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.896993                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     2.427772                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-7        87562     92.29%     92.29% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::8-15         7272      7.66%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-23           38      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::24-31            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::32-39            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::40-47            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total        94877                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits      1464856                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses        47133                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses      1511989                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits       527119                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses          535                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses       527654                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_msg_count      2039643                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.011828                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_msg_count        59895                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.000695                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_msg_count        34980                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs     0.000203                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_msg_count        34981                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.000406                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_msg_count        59897                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.000347                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_msg_count        47116                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.000273                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples        94850                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     1.204091                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     2.757557                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-7        85118     89.74%     89.74% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::8-15         9643     10.17%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::16-23           86      0.09%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::24-31            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::32-39            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total        94850                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits      1471878                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses        47133                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses      1519011                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits       537665                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses          535                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses       538200                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_msg_count      2057211                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.011930                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_msg_count        79636                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.000924                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_msg_count        15212                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_msg_count        15213                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.000176                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_msg_count        79638                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.000462                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_msg_count        47109                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.000273                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.fullyBusyCycles           23                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::samples        94912                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::mean     0.934613                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::stdev     2.494330                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::0-7        87231     91.91%     91.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::8-15         7584      7.99%     99.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::16-23           95      0.10%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::24-31            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::total        94912                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_hits      1464224                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_misses        47137                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_accesses      1511361                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_hits       526304                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_misses          538                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_accesses       526842                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_msg_count      2038203                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_buf_msgs     0.011820                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_msg_count        57899                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_buf_msgs     0.000672                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_msg_count        37004                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_buf_msgs     0.000215                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_msg_count        37006                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_buf_msgs     0.000429                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_msg_count        57908                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_buf_msgs     0.000336                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_msg_count        47107                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_buf_msgs     0.000273                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::samples        94943                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::mean     1.187850                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::stdev     2.731218                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::0-7        85663     90.23%     90.23% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::8-15         9204      9.69%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::16-23           69      0.07%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::24-31            5      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::32-39            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::total        94943                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_hits      1472648                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_misses        47159                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_accesses      1519807                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_hits       539357                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_misses          536                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_accesses       539893                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_msg_count      2059700                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_buf_msgs     0.011944                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_msg_count        79115                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_buf_msgs     0.000918                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_msg_count        15826                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_buf_msgs     0.000092                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_msg_count        15826                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_buf_msgs     0.000184                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_msg_count        79117                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_buf_msgs     0.000459                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_msg_count        47128                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_buf_msgs     0.000273                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.fullyBusyCycles           36                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::samples        95098                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::mean     0.887569                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::stdev     2.429631                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::0-7        88023     92.56%     92.56% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::8-15         6988      7.35%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::16-23           86      0.09%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::24-31            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::total        95098                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_hits      1471270                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_misses        47133                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_accesses      1518403                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_hits       537713                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_misses          536                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_accesses       538249                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_msg_count      2056652                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_buf_msgs     0.011927                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_msg_count        63309                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_buf_msgs     0.000734                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_msg_count        31787                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_buf_msgs     0.000184                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_msg_count        31787                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_buf_msgs     0.000369                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_msg_count        63311                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_buf_msgs     0.000367                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_msg_count        47103                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_buf_msgs     0.000273                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.fullyBusyCycles           19                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::samples        94942                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::mean     1.241790                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::stdev     2.871152                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::0-7        85394     89.94%     89.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::8-15         9190      9.68%     99.62% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::16-23          355      0.37%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::24-31            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::total        94942                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_hits      1472330                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_misses        47132                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_accesses      1519462                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_hits       539716                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_misses          536                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_accesses       540252                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_msg_count      2059714                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_buf_msgs     0.011944                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_msg_count        78517                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_buf_msgs     0.000911                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_msg_count        16416                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_buf_msgs     0.000095                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_msg_count        16417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_buf_msgs     0.000190                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_msg_count        78526                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_buf_msgs     0.000455                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_msg_count        47109                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_buf_msgs     0.000273                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles          989                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples      3786695                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     1.273013                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     3.443206                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-255      3786690    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::256-511            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::512-767            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::768-1023            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1280-1535            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1536-1791            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total      3786695                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_msg_count       757705                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.008788                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_msg_count       197529                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.001145                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_msg_count      1319471                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.007804                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time      8766558                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count          931                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_avg_stall_time     6.643994                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits         2327                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses       759973                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses       762300                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_msg_count      2070812                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.016392                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_msg_count      1712422                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.009930                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_msg_count       754802                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.004377                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.msg_count.Control      7041217                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control     56329736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control      1247391                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control      9979128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data     12190192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data    877693824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control     16623342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control    132986736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data      4070546                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data    293079312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control       655525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control      5244200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_links0.buffers0.m_msg_count       819950                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links0.buffers0.m_buf_msgs     0.004755                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_msg_count      2044885                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_buf_msgs     0.011858                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links0.buffers2.m_msg_count       587040                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links0.buffers2.m_buf_msgs     0.003404                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_msg_count       901100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_buf_msgs     0.005226                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_msg_count      1978158                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_buf_msgs     0.011471                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_msg_count       620661                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_buf_msgs     0.003599                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links2.buffers0.m_msg_count       960995                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links2.buffers0.m_buf_msgs     0.005573                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_msg_count      1953519                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_buf_msgs     0.011329                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_msg_count       633336                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_buf_msgs     0.003673                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links3.buffers0.m_msg_count      1040631                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links3.buffers0.m_buf_msgs     0.006035                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links3.buffers1.m_msg_count      1889429                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links3.buffers1.m_buf_msgs     0.010957                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links3.buffers2.m_msg_count       665772                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links3.buffers2.m_buf_msgs     0.003861                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links4.buffers0.m_msg_count      1098530                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links4.buffers0.m_buf_msgs     0.006370                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links4.buffers1.m_msg_count      1868814                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links4.buffers1.m_buf_msgs     0.010837                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links4.buffers2.m_msg_count       676414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links4.buffers2.m_buf_msgs     0.003923                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links5.buffers0.m_msg_count      1177645                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links5.buffers0.m_buf_msgs     0.006829                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links5.buffers1.m_msg_count      1805832                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links5.buffers1.m_buf_msgs     0.010472                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links5.buffers2.m_msg_count       708256                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links5.buffers2.m_buf_msgs     0.004107                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links6.buffers0.m_msg_count      1240954                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links6.buffers0.m_buf_msgs     0.007196                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links6.buffers1.m_msg_count      1774565                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links6.buffers1.m_buf_msgs     0.010291                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links6.buffers2.m_msg_count       724109                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links6.buffers2.m_buf_msgs     0.004199                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links7.buffers0.m_msg_count      1319471                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links7.buffers0.m_buf_msgs     0.007652                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_msg_count      1712456                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_buf_msgs     0.009931                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links7.buffers2.m_msg_count       754802                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links7.buffers2.m_buf_msgs     0.004377                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links8.buffers0.m_msg_count       757705                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links8.buffers0.m_buf_msgs     0.004394                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links8.buffers1.m_msg_count      2070846                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links8.buffers1.m_buf_msgs     0.012009                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links8.buffers2.m_msg_count       197528                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links8.buffers2.m_buf_msgs     0.001145                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links9.buffers1.m_msg_count      2828551                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links9.buffers1.m_buf_msgs     0.016403                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links9.buffers2.m_msg_count       197528                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links9.buffers2.m_buf_msgs     0.001145                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     2.839583                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0       428569                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0      3428552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2       197979                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2      1583832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1      1518214                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1    109311408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1      1331202                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2       424987                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1     10649616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2      3399896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0       376196                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1        15432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0     27086112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1      1111104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0        15185                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0       121480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_msg_count       819963                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.004755                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_msg_count        35926                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000208                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_avg_stall_time     0.009269                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_msg_count       819950                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_buf_msgs     0.013774                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_stall_time    517903911                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_avg_stall_time   631.628649                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_msg_count      2044885                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.011990                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time      7566759                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_avg_stall_time     3.700335                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_msg_count       587040                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_buf_msgs     0.003405                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_stall_time        32301                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_avg_stall_time     0.055024                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.acc_link_utilization 2142192.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     1.242270                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_count       855889                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_bytes     34275080                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_data_msg_bytes     27427968                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_bw_sat_cy      1714248                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_msg_wait_time     0.000389                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_bandwidth         0.56                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_useful_bandwidth         0.44                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2        35926                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2       287408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1       428562                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1     30856464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1       391401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1      3131208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.acc_link_utilization 7651057.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     4.436895                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_count      3451875                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_bytes    122416920                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_data_msg_bytes     94801920                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_wait_time    525502971                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_bw_sat_cy      5940552                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_msg_wait_time   152.236964                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_bandwidth         1.99                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_useful_bandwidth         1.54                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Control::0       428569                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Control::0      3428552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Request_Control::2       162053                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Request_Control::2      1296424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1      1089652                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1     78454944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1       939801                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::2       424987                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1      7518408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::2      3399896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::0       376196                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::1        15432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::0     27086112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::1      1111104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Control::0        15185                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Control::0       121480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     2.257824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0       476257                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0      3810056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2       162590                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2      1300720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1      1090035                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1     78482520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1       953542                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2       472130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1      7628336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2      3777040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0       391556                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1        15733                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0     28192032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1      1132776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0        33287                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0       266296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_msg_count        81152                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.000471                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_msg_count        14059                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers3.m_msg_count       901100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers3.m_buf_msgs     0.006066                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers3.m_stall_time     48267351                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers3.m_avg_stall_time    53.564922                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_msg_count      1978158                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.011495                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time      1346319                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_avg_stall_time     0.680592                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_msg_count       620661                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_buf_msgs     0.003600                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_stall_time        34299                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_avg_stall_time     0.055262                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.acc_link_utilization 238349.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     0.138220                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_count        95211                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_bytes      3813592                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_data_msg_bytes      3051904                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_bw_sat_cy       190744                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2        14059                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2       112472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1        47686                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1      3433392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1        33466                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1       267728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.acc_link_utilization 7548511.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     4.377428                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_count      3499919                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_bytes    120776184                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_data_msg_bytes     92776832                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_wait_time     49647969                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_bw_sat_cy      5819864                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_msg_wait_time    14.185462                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_bandwidth         1.96                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_useful_bandwidth         1.50                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Control::0       476257                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Control::0      3810056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Request_Control::2       148531                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Request_Control::2      1188248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1      1042349                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1     75049128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1       920076                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::2       472130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1      7360608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::2      3777040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Writeback_Data::0       391556                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Writeback_Data::1        15733                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Writeback_Data::0     28192032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Writeback_Data::1      1132776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Writeback_Control::0        33287                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Writeback_Control::0       266296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     2.227788                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0       523925                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0      4191400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2       149070                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2      1192560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1      1042633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1     75069576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1       939782                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2       519246                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1      7518256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2      4153968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0       391843                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::1        31001                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0     28212696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::1      2232072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0        45227                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0       361816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_msg_count        59897                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000347                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_msg_count        34980                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.000203                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_avg_stall_time     0.009520                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers3.m_msg_count       960995                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers3.m_buf_msgs     0.005839                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers3.m_stall_time     15290028                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers3.m_avg_stall_time    15.910622                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_msg_count      1953519                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.011442                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_stall_time      6501825                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_avg_stall_time     3.328263                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_msg_count       633336                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_buf_msgs     0.003673                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_stall_time        30303                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_avg_stall_time     0.047847                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.acc_link_utilization 238102.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     0.138077                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_count        94877                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_bytes      3809640                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_data_msg_bytes      3050624                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_bw_sat_cy       190664                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_msg_wait_time     0.003510                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Request_Control::2        34980                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Request_Control::2       279840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1        47666                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1      3431952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1        12231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1        97848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.acc_link_utilization      7445169                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization     4.317499                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_count      3547850                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_bytes    119122704                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_data_msg_bytes     90739904                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_wait_time     21822156                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_bw_sat_cy      5687332                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_msg_wait_time     6.150811                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_bandwidth         1.93                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_useful_bandwidth         1.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Control::0       523925                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Control::0      4191400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Request_Control::2       114090                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Request_Control::2       912720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1       994967                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1     71637624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1       927551                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::2       519246                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1      7420408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::2      4153968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Writeback_Data::0       391843                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Writeback_Data::1        31001                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Writeback_Data::0     28212696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Writeback_Data::1      2232072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Writeback_Control::0        45227                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Writeback_Control::0       361816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     2.197897                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0       571593                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0      4572744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Request_Control::2       114629                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Request_Control::2       917032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1       995309                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1     71662248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1       942539                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::2       566355                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1      7540312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::2      4530840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::0       407182                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::1        31219                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::0     29317104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::1      2247768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0        61856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0       494848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_msg_count        79638                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000462                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_msg_count        15212                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers3.m_msg_count      1040631                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers3.m_buf_msgs     0.006760                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers3.m_stall_time     41665626                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers3.m_avg_stall_time    40.038809                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_msg_count      1889429                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_buf_msgs     0.010982                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_stall_time      1456542                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_avg_stall_time     0.770890                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_msg_count       665772                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_buf_msgs     0.003861                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_stall_time        25308                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_avg_stall_time     0.038013                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.acc_link_utilization       238089                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     0.138069                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_count        94850                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_bytes      3809424                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_data_msg_bytes      3050624                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_bw_sat_cy       190664                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Request_Control::2        15212                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Request_Control::2       121696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1        47666                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1      3431952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1        31972                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1       255776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.acc_link_utilization      7342092                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization     4.257724                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_count      3595832                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_bytes    117473472                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_data_msg_bytes     88706816                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_wait_time     43147476                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_bw_sat_cy      5564192                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_msg_wait_time    11.999303                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_bandwidth         1.91                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_useful_bandwidth         1.44                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Control::0       571593                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Control::0      4572744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Request_Control::2        99417                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Request_Control::2       795336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Data::1       947643                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Data::1     68230296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::1       910567                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::2       566355                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::1      7284536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::2      4530840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Writeback_Data::0       407182                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Writeback_Data::1        31219                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Writeback_Data::0     29317104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Writeback_Data::1      2247768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Writeback_Control::0        61856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Writeback_Control::0       494848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     2.167980                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0       619268                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0      4954144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Request_Control::2        99956                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Request_Control::2       799648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1       947938                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1     68251536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1       932249                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::2       613462                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1      7457992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::2      4907696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::0       407444                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::1        46535                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::0     29335968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::1      3350520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::0        71818                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::0       574544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_msg_count        57908                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.000336                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_msg_count        37004                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_buf_msgs     0.000215                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers3.m_msg_count      1098530                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers3.m_buf_msgs     0.006608                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers3.m_stall_time     13663323                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers3.m_avg_stall_time    12.437824                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_msg_count      1868814                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_buf_msgs     0.010935                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_stall_time      5618376                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_avg_stall_time     3.006386                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers5.m_msg_count       676414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers5.m_buf_msgs     0.003923                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers5.m_stall_time        16983                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers5.m_avg_stall_time     0.025107                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.acc_link_utilization       238144                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     0.138101                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_count        94912                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_bytes      3810304                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_data_msg_bytes      3051008                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_bw_sat_cy       190688                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Request_Control::2        37004                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Request_Control::2       296032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1        47672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1      3432384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1        10236                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1        81888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.acc_link_utilization      7238859                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization     4.197858                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_count      3643758                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_bytes    115821744                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_data_msg_bytes     86671680                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_wait_time     19298682                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_bw_sat_cy      5432318                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_msg_wait_time     5.296368                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_bandwidth         1.88                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_useful_bandwidth         1.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Control::0       619268                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Control::0      4954144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Request_Control::2        62952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Request_Control::2       503616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Data::1       900266                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Data::1     64819152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Control::1       922013                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Control::2       613462                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Control::1      7376104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Control::2      4907696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Writeback_Data::0       407444                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Writeback_Data::1        46535                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Writeback_Data::0     29335968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Writeback_Data::1      3350520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Writeback_Control::0        71818                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Writeback_Control::0       574544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     2.138075                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Control::0       666963                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Control::0      5335704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Request_Control::2        63492                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Request_Control::2       507936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1       900580                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1     64841760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::1       937671                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::2       660590                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::1      7501368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::2      5284720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Data::0       422854                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Data::1        46698                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Data::0     30445488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Data::1      3362256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Control::0        87828                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Control::0       702624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_msg_count        79117                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.000459                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers2.m_msg_count        15826                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers2.m_buf_msgs     0.000092                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers3.m_msg_count      1177645                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers3.m_buf_msgs     0.007496                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers3.m_stall_time     38303325                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers3.m_avg_stall_time    32.525358                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_msg_count      1805832                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_buf_msgs     0.010498                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_stall_time      1464867                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_avg_stall_time     0.811187                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers5.m_msg_count       708256                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers5.m_buf_msgs     0.004108                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers5.m_stall_time        16317                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers5.m_avg_stall_time     0.023038                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.acc_link_utilization 238243.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     0.138159                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_count        94943                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_bytes      3811896                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_data_msg_bytes      3052352                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_bw_sat_cy       190772                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Request_Control::2        15826                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Request_Control::2       126608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1        47693                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1      3433896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Control::1        31424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Control::1       251392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.acc_link_utilization 7135622.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization     4.137991                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_count      3691733                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_bytes    114169960                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_data_msg_bytes     84636096                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_wait_time     39784509                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_bw_sat_cy      5308876                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_msg_wait_time    10.776649                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_bandwidth         1.85                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_useful_bandwidth         1.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Control::0       666963                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Control::0      5335704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Request_Control::2        47666                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Request_Control::2       381328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Data::1       852887                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Data::1     61407864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Control::1       906247                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Control::2       660590                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Control::1      7249976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Control::2      5284720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Writeback_Data::0       422854                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Writeback_Data::1        46698                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Writeback_Data::0     30445488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Writeback_Data::1      3362256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Writeback_Control::0        87828                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Writeback_Control::0       702624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized     2.108224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Control::0       714632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Control::0      5717056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Request_Control::2        48203                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Request_Control::2       385624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Data::1       853149                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Data::1     61426728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::1       922654                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::2       707693                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::1      7381232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::2      5661544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::0       423166                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::1        62073                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::0     30467952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::1      4469256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Control::0       103156                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Control::0       825248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_msg_count        63311                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_buf_msgs     0.000367                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_msg_count        31787                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_buf_msgs     0.000184                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers3.m_msg_count      1240954                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers3.m_buf_msgs     0.007399                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers3.m_stall_time     11658663                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers3.m_avg_stall_time     9.394920                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_msg_count      1774565                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_buf_msgs     0.010377                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_stall_time      4936725                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_avg_stall_time     2.781935                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers5.m_msg_count       724109                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers5.m_buf_msgs     0.004199                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers5.m_stall_time        14319                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers5.m_avg_stall_time     0.019775                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.acc_link_utilization       238217                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization     0.138143                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_count        95098                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_bytes      3811472                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_data_msg_bytes      3050688                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_bw_sat_cy       190669                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Request_Control::2        31787                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Request_Control::2       254296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Data::1        47667                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Data::1      3432024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Control::1        15644                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Control::1       125152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.acc_link_utilization      7032698                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization     4.078304                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_count      3739628                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_bytes    112523168                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_data_msg_bytes     82606144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_wait_time     16609707                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_bw_sat_cy      5178034                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_msg_wait_time     4.441540                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_bandwidth         1.82                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_useful_bandwidth         1.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Control::0       714632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Control::0      5717056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Request_Control::2        16416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Request_Control::2       131328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Data::1       805482                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Data::1     57994704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Control::1       907010                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Control::2       707693                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Control::1      7256080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Control::2      5661544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Writeback_Data::0       423166                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Writeback_Data::1        62073                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Writeback_Data::0     30467952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Writeback_Data::1      4469256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Writeback_Control::0       103156                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Writeback_Control::0       825248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.percent_links_utilized     2.077806                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Control::0       762300                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Control::0      6098400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Request_Control::2        16416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Request_Control::2       131328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Data::1       805486                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Data::1     57994992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Control::1       923276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Control::2       754802                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Control::1      7386208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Control::2      6038416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Data::0       438587                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Data::1        62220                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Data::0     31578264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Data::1      4479840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Control::0       118584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Control::0       948672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers1.m_msg_count        78526                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers1.m_buf_msgs     0.000455                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_msg_count        16416                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_buf_msgs     0.000095                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers3.m_msg_count      1319471                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers3.m_buf_msgs     0.008264                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers3.m_stall_time     35188443                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers3.m_avg_stall_time    26.668599                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_msg_count      1712456                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_buf_msgs     0.009953                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_stall_time      1285713                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_avg_stall_time     0.750801                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers5.m_msg_count       754802                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers5.m_buf_msgs     0.004377                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers5.m_stall_time        15318                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers5.m_avg_stall_time     0.020294                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.acc_link_utilization       238131                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.link_utilization     0.138094                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_count        94942                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_bytes      3810096                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_data_msg_bytes      3050560                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_bw_sat_cy       190660                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Request_Control::2        16416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Request_Control::2       131328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Response_Data::1        47665                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Response_Data::1      3431880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Response_Control::1        30861                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Response_Control::1       246888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.acc_link_utilization 6927876.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.link_utilization     4.017518                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_count      3786729                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_bytes    110846024                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_data_msg_bytes     80552192                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_wait_time     36489474                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_bw_sat_cy      5052567                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_msg_wait_time     9.636146                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_bandwidth         1.80                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_useful_bandwidth         1.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Control::0       762300                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Control::0      6098400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Data::1       757821                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Data::1     54563112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Control::1       892415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Control::2       754802                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Control::1      7139320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Control::2      6038416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Writeback_Data::0       438587                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Writeback_Data::1        62220                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Writeback_Data::0     31578264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Writeback_Data::1      4479840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Writeback_Control::0       118584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Writeback_Control::0       948672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.percent_links_utilized     3.909584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Control::0      1520005                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Control::0     12160040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Request_Control::2       197528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Request_Control::2      1580224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Data::1      2018473                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Data::1    145330056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Control::1      1702575                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Control::2       754802                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Control::1     13620600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Control::2      6038416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Data::0       438587                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Data::1        62220                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Data::0     31578264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Data::1      4479840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Control::0       118584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Control::0       948672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers0.m_msg_count      1319471                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers0.m_buf_msgs     0.007653                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers0.m_stall_time        90909                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers0.m_avg_stall_time     0.068898                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_msg_count      1712422                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_buf_msgs     0.009931                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_stall_time        48618                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_avg_stall_time     0.028391                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_msg_count       754802                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_buf_msgs     0.004377                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_stall_time        15651                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_avg_stall_time     0.020735                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers3.m_msg_count       757705                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers3.m_buf_msgs     0.015038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers3.m_stall_time    611185869                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers3.m_avg_stall_time   806.627736                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_msg_count      2070846                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_buf_msgs     0.012265                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_stall_time     14704281                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_avg_stall_time     7.100615                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_msg_count       197528                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_buf_msgs     0.001146                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_stall_time        11655                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_avg_stall_time     0.059004                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.acc_link_utilization 6927787.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.link_utilization     4.017466                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.total_msg_count      3786695                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.total_msg_bytes    110844600                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.total_data_msg_bytes     80551040                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.total_msg_wait_time       155178                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.total_bw_sat_cy      5041067                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.avg_msg_wait_time     0.040980                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.avg_bandwidth         1.80                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.avg_useful_bandwidth         1.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Control::0       762300                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Control::0      6098400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Data::1       757803                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Data::1     54561816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Control::1       892399                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Control::2       754802                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Control::1      7139192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Control::2      6038416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Data::0       438587                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Data::1        62220                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Data::0     31578264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Data::1      4479840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Control::0       118584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Control::0       948672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.acc_link_utilization 6555719.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.link_utilization     3.801702                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.total_msg_count      3026079                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.total_msg_bytes    104891512                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.total_data_msg_bytes     80682880                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.total_msg_wait_time    625901805                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.total_bw_sat_cy      5069440                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.avg_msg_wait_time   206.835910                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.avg_bandwidth         1.70                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.avg_useful_bandwidth         1.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Control::0       757705                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Control::0      6061640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Request_Control::2       197528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Request_Control::2      1580224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Data::1      1260670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Data::1     90768240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Control::1       810176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Control::1      6481408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.percent_links_utilized     2.998751                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Control::0       757705                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Control::0      6061640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Request_Control::2       197528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Request_Control::2      1580224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Data::1      2018375                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Data::1    145323000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Control::1      1563785                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Control::1     12510280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers0.m_msg_count       757705                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers0.m_buf_msgs     0.004589                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers9.port_buffers0.m_stall_time     11177145                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers0.m_avg_stall_time    14.751315                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers9.port_buffers1.m_msg_count       753609                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers1.m_buf_msgs     0.004370                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers9.port_buffers4.m_msg_count      2828551                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers4.m_buf_msgs     0.019294                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers9.port_buffers4.m_stall_time    166003830                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers4.m_avg_stall_time    58.688647                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers9.port_buffers5.m_msg_count       197528                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers5.m_buf_msgs     0.001146                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers9.port_buffers5.m_stall_time        51282                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers5.m_avg_stall_time     0.259619                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.acc_link_utilization      2758229                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.link_utilization     1.599514                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.total_msg_count      1511314                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.total_msg_bytes     44131664                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.total_data_msg_bytes     32041152                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.total_msg_wait_time     11177145                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.total_bw_sat_cy      2002681                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.avg_msg_wait_time     7.395647                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.avg_bandwidth         0.72                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.avg_useful_bandwidth         0.52                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Control::0       757705                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Control::0      6061640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Response_Data::1       500643                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Response_Data::1     36046296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Response_Control::1       252966                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Response_Control::1      2023728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.acc_link_utilization 7583967.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.link_utilization     4.397989                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.total_msg_count      3026079                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.total_msg_bytes    121343480                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.total_data_msg_bytes     97134848                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.total_msg_wait_time    166055112                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.total_bw_sat_cy      6111656                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.avg_msg_wait_time    54.874678                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.avg_bandwidth         1.97                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.avg_useful_bandwidth         1.58                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_count.Request_Control::2       197528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_bytes.Request_Control::2      1580224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_count.Response_Data::1      1517732                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_bytes.Response_Data::1    109276704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_count.Response_Control::1      1310819                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_bytes.Response_Control::1     10486552                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples   1257492.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000284056528                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds        31228                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds        31228                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState        1794447                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState        470260                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                 757705                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                500643                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts               757705                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts              500643                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ               856                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.41                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 25.91                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6           757705                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6          500643                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0             401419                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1              58498                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2              82680                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3              77420                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4              60989                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5              43883                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6              22570                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7               9312                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                 78                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15               175                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16               780                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17             24535                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18             26617                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19             28862                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20             30653                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21             31748                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22             32275                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23             32417                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24             32434                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25             32345                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26             32302                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27             32357                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28             32447                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29             32516                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30             32570                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31             32126                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32             32362                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33               706                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34               221                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35               100                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                51                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples        31228                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    24.234789                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean    21.143515                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    23.587101                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-127        31219     99.97%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::128-255            7      0.02%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-383            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total        31228                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples        31228                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.030902                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.029177                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     0.244266                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16        30725     98.39%     98.39% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::17           43      0.14%     98.53% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18          458      1.47%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19            2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total        31228                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ              54784                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys           48493120                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys        32041152                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         844488165.28210402                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         557983764.83107328                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap              57423036816                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 45633.67                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers     48438336                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers     32039232                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 843534123.973835587502                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 557950328.803914308548                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers       757705                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers       500643                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers  34176218677                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 1414649172223                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     45104.91                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers   2825664.54                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers     48493120                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total     48493120                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers     32041152                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total     32041152                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers       757705                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total       757705                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers       500643                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total       500643                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers    844488165                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    844488165                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers    557983765                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    557983765                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   1402471930                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   1402471930                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts          756849                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts         500613                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0        47868                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1        47073                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2        47345                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3        47145                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4        47193                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5        47260                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6        47623                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7        47179                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8        47329                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9        47227                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10        47205                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11        47110                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12        47128                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13        47306                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14        47200                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15        47658                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0        31210                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1        31130                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2        31436                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3        31141                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4        31182                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5        31253                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6        31462                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7        31189                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8        31336                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9        31319                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10        31205                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11        31257                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12        31225                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13        31417                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14        31304                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15        31547                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat        19985299927                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat       3784245000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat   34176218677                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           26405.93                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      45155.93                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits         411419                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits        444992                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        54.36                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        88.89                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples       401036                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   200.666035                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   104.881973                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   300.515271                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127       305568     76.19%     76.19% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255        16965      4.23%     80.42% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383        12313      3.07%     83.50% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511        11961      2.98%     86.48% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639         6500      1.62%     88.10% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767         3403      0.85%     88.95% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895         3683      0.92%     89.87% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023         4017      1.00%     90.87% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151        36626      9.13%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total       401036                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead     48438336                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten     32039232                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW         843.534124                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         557.950329                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              10.95                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           6.59                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          4.36                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          68.11                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy   1430213400                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy    760146090                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy   2703818040                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy   1305015660                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 4532355360.000001                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy  15707073900                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy   8823457440                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  35262079890                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   614.074928                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE  22602918970                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   1917240000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  32902931126                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy   1433290740                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy    761785530                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy   2700083820                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy   1308184200                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 4532355360.000001                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy  15704974590                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy   8825225280                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  35265899520                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   614.141445                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE  22607813679                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   1917240000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  32898036417                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles       172441712                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              5.274765                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.189582                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commitStats0.numInsts     32691827                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps     54987118                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     5.274765                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.189582                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         2985      0.01%      0.01% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu     25770016     46.87%     46.87% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult         1016      0.00%     46.87% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv         2096      0.00%     46.88% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd      3250765      5.91%     52.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     52.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt          240      0.00%     52.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     52.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     52.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     52.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd          726      0.00%     52.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu         1797      0.00%     52.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     52.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt         1784      0.00%     52.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc         1992      0.00%     52.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     52.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     52.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     52.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift          448      0.00%     52.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     52.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     52.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     52.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd       125000      0.23%     53.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt           20      0.00%     53.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.03% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult       125000      0.23%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     53.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead     16044938     29.18%     82.44% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite      3146619      5.72%     88.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead      3377685      6.14%     94.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite      3133991      5.70%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total     54987118                       # Class of committed instruction. (Count)
board.processor.cores0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps     15578100                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch2.intInstructions           95                       # Number of integer instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses     22434781                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses      6282034                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses          917                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses        12045                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses      9584418                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          332                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts     32691827                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps     54987118                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          100                       # Number of system calls (Count)
board.processor.cores1.core.numCycles        18839590                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              7.098054                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.140884                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.quiesceCycles    153602122                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commitStats0.numInsts      2654191                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps      3889503                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     7.098054                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.140884                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu      1742035     44.79%     44.79% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            4      0.00%     44.79% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv           22      0.00%     44.79% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd       250004      6.43%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu           16      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt           20      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc           25      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     51.22% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd       125000      3.21%     54.43% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.43% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.43% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.43% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.43% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.43% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult       125000      3.21%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     57.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead      1022119     26.28%     83.93% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite       125171      3.22%     87.14% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead       375026      9.64%     96.79% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite       125019      3.21%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total      3889503                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps       587937                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses      1419093                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses       250202                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses          515                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses          248                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses       552651                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           31                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts      2654191                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps      3889503                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles        18828821                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi              7.253331                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.137868                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.quiesceCycles    153612891                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.commitStats0.numInsts      2595886                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps      3789549                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi     7.253331                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.137868                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu      1650414     43.55%     43.55% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            4      0.00%     43.55% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv           22      0.00%     43.55% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd       250004      6.60%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu           16      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt           20      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc           25      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.15% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd       125000      3.30%     53.45% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.45% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.45% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     53.45% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.45% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.45% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult       125000      3.30%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     56.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead      1013787     26.75%     83.50% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite       125171      3.30%     86.80% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead       375025      9.90%     96.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite       125019      3.30%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total      3789549                       # Class of committed instruction. (Count)
board.processor.cores2.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps       554618                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores2.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses      1402431                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses       250202                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses          511                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses          248                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses       527656                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           24                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts      2595886                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps      3789549                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles        18820903                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi              7.182191                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.139233                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.quiesceCycles    153620809                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.commitStats0.numInsts      2620496                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps      3831738                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi     7.182191                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.139233                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu      1689087     44.08%     44.08% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            4      0.00%     44.08% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv           22      0.00%     44.08% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd       250004      6.52%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu           16      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt           20      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc           25      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.61% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd       125000      3.26%     53.87% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.87% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.87% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     53.87% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.87% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.87% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult       125000      3.26%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     57.13% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead      1017303     26.55%     83.68% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite       125171      3.27%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead       375025      9.79%     96.74% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite       125019      3.26%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total      3831738                       # Class of committed instruction. (Count)
board.processor.cores3.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps       568681                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores3.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses      1409462                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses       250202                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses          511                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses          248                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses       538200                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts      2620496                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps      3831738                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles        18813434                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi              7.253615                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.137862                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.quiesceCycles    153628278                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.commitStats0.numInsts      2593663                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps      3785732                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi     7.253615                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.137862                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass           41      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu      1646910     43.50%     43.50% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            4      0.00%     43.50% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv           22      0.00%     43.50% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd       250004      6.60%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu           16      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt           20      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc           25      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.11% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd       125000      3.30%     53.41% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.41% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.41% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     53.41% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.41% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.41% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult       125000      3.30%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     56.71% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead      1013471     26.77%     83.48% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite       125175      3.31%     86.79% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead       375025      9.91%     96.70% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite       125019      3.30%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total      3785732                       # Class of committed instruction. (Count)
board.processor.cores4.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps       553351                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores4.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.mmu.dtb.rdAccesses      1401796                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses       250206                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses          512                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses          248                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses       526842                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.thread_0.numInsts      2593663                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps      3785732                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles        18805798                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi              7.168961                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.139490                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.quiesceCycles    153635914                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.commitStats0.numInsts      2623225                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps      3836416                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi     7.168961                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.139490                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu      1693375     44.14%     44.14% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            4      0.00%     44.14% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv           22      0.00%     44.14% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd       250004      6.52%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu           16      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt           20      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc           25      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd       125000      3.26%     53.92% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult       125000      3.26%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     57.18% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead      1017693     26.53%     83.70% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite       125171      3.26%     86.97% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead       375025      9.78%     96.74% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite       125019      3.26%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total      3836416                       # Class of committed instruction. (Count)
board.processor.cores5.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps       570243                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores5.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.mmu.dtb.rdAccesses      1410242                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses       250202                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses          511                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses          248                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses       539893                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.thread_0.numInsts      2623225                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps      3836416                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles        18798521                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi              7.179617                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.139283                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.quiesceCycles    153643191                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.commitStats0.numInsts      2618318                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps      3828004                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi     7.179617                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.139283                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu      1685664     44.04%     44.04% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            4      0.00%     44.04% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv           22      0.00%     44.04% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd       250004      6.53%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu           16      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt           20      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc           25      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.57% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd       125000      3.27%     53.83% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.83% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.83% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     53.83% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.83% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.83% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult       125000      3.27%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     57.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead      1016992     26.57%     83.67% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite       125171      3.27%     86.94% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead       375025      9.80%     96.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite       125019      3.27%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total      3828004                       # Class of committed instruction. (Count)
board.processor.cores6.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps       567439                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores6.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.mmu.dtb.rdAccesses      1408840                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses       250202                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses          511                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses          248                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses       538250                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.thread_0.numInsts      2618318                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps      3828004                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles        18790777                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi              7.166475                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.139539                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.quiesceCycles    153650935                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.commitStats0.numInsts      2622039                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps      3834378                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi     7.166475                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.139539                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass           41      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu      1691507     44.11%     44.12% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            4      0.00%     44.12% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv           22      0.00%     44.12% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd       250004      6.52%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu           16      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt           20      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc           25      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.64% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd       125000      3.26%     53.90% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.90% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.90% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     53.90% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.90% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.90% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult       125000      3.26%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead      1017522     26.54%     83.69% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite       125173      3.26%     86.96% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead       375025      9.78%     96.74% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite       125019      3.26%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total      3834378                       # Class of committed instruction. (Count)
board.processor.cores7.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps       569570                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores7.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.mmu.dtb.rdAccesses      1409902                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses       250204                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses          514                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses          249                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses       540252                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON  57423090096                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.thread_0.numInsts      2622039                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps      3834378                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.processor.cores0.core.idleCycles       87038355                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores0.core.tickCycles       85403357                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores1.core.idleCycles       13107862                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores1.core.tickCycles        5731728                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores2.core.idleCycles       13263721                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores2.core.tickCycles        5565100                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores3.core.idleCycles       13185535                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores3.core.tickCycles        5635368                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores4.core.idleCycles       13254332                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores4.core.tickCycles        5559102                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores5.core.idleCycles       13161052                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores5.core.tickCycles        5644746                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores6.core.idleCycles       13166493                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores6.core.tickCycles        5632028                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores7.core.idleCycles       13146953                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores7.core.tickCycles        5643824                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
