Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto ce475c25c3d143899e0db3a9027438b6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot select_yueshu_behav xil_defaultlib.select_yueshu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/vivado/Select/Select.srcs/sources_1/new/select_1.v" Line 3. Module select_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/Select/Select.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/Select/Select.srcs/sources_1/new/select_1.v" Line 3. Module select_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/Select/Select.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.select_1
Compiling module xil_defaultlib.select_yueshu
Compiling module xil_defaultlib.glbl
Built simulation snapshot select_yueshu_behav
