Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /root/XPS/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_axi_dma_0_wrapper_xst.prj"
Verilog Include Directory          : {"/root/XPS/pcores/" "/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/edk/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "system_axi_dma_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_axi_dma_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {./}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_reset>.
Parsing architecture <implementation> of entity <axi_datamover_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_afifo_autord>.
Parsing architecture <imp> of entity <axi_datamover_afifo_autord>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_sfifo_autord>.
Parsing architecture <imp> of entity <axi_datamover_sfifo_autord>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_fifo>.
Parsing architecture <imp> of entity <axi_datamover_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_cmd_status>.
Parsing architecture <implementation> of entity <axi_datamover_cmd_status>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_scc>.
Parsing architecture <implementation> of entity <axi_datamover_scc>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_strb_gen2>.
Parsing architecture <implementation> of entity <axi_datamover_strb_gen2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_pcc>.
Parsing architecture <implementation> of entity <axi_datamover_pcc>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_addr_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_addr_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_rdmux>.
Parsing architecture <implementation> of entity <axi_datamover_rdmux>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_rddata_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_rddata_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_rd_status_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_rd_status_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_wr_demux>.
Parsing architecture <implementation> of entity <axi_datamover_wr_demux>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_wrdata_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_wrdata_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_wr_status_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_wr_status_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_skid2mm_buf>.
Parsing architecture <implementation> of entity <axi_datamover_skid2mm_buf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_skid_buf>.
Parsing architecture <implementation> of entity <axi_datamover_skid_buf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_rd_sf>.
Parsing architecture <implementation> of entity <axi_datamover_rd_sf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_wr_sf>.
Parsing architecture <implementation> of entity <axi_datamover_wr_sf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_stbs_set>.
Parsing architecture <implementation> of entity <axi_datamover_stbs_set>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_stbs_set_nodre.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_stbs_set_nodre>.
Parsing architecture <implementation> of entity <axi_datamover_stbs_set_nodre>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_ibttcc>.
Parsing architecture <implementation> of entity <axi_datamover_ibttcc>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_indet_btt>.
Parsing architecture <implementation> of entity <axi_datamover_indet_btt>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_dre_mux2_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux2_1_x_n>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_dre_mux4_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux4_1_x_n>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_dre_mux8_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux8_1_x_n>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_mm2s_dre>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_dre>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_s2mm_dre>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_dre>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_ms_strb_set>.
Parsing architecture <implementation> of entity <axi_datamover_ms_strb_set>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_mssai_skid_buf>.
Parsing architecture <implementation> of entity <axi_datamover_mssai_skid_buf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_slice.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_slice>.
Parsing architecture <working> of entity <axi_datamover_slice>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_s2mm_scatter>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_scatter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_s2mm_realign>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_realign>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_s2mm_basic_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_basic_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_s2mm_omit_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_omit_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_s2mm_full_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_full_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_mm2s_basic_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_basic_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_mm2s_omit_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_omit_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover_mm2s_full_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_full_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover.vhd" into library axi_datamover_v4_02_a
Parsing entity <axi_datamover>.
Parsing architecture <implementation> of entity <axi_datamover>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_pkg.vhd" into library axi_sg_v4_03_a
Parsing package <axi_sg_pkg>.
Parsing package body <axi_sg_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_reset.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_reset>.
Parsing architecture <implementation> of entity <axi_sg_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_sfifo_autord.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_sfifo_autord>.
Parsing architecture <imp> of entity <axi_sg_sfifo_autord>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_afifo_autord.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_afifo_autord>.
Parsing architecture <imp> of entity <axi_sg_afifo_autord>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_fifo.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_fifo>.
Parsing architecture <imp> of entity <axi_sg_fifo>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_cmd_status.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_cmd_status>.
Parsing architecture <implementation> of entity <axi_sg_cmd_status>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_rdmux.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_rdmux>.
Parsing architecture <implementation> of entity <axi_sg_rdmux>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_addr_cntl.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_addr_cntl>.
Parsing architecture <implementation> of entity <axi_sg_addr_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_rddata_cntl.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_rddata_cntl>.
Parsing architecture <implementation> of entity <axi_sg_rddata_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_rd_status_cntl.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_rd_status_cntl>.
Parsing architecture <implementation> of entity <axi_sg_rd_status_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_scc.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_scc>.
Parsing architecture <implementation> of entity <axi_sg_scc>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_wr_demux.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_wr_demux>.
Parsing architecture <implementation> of entity <axi_sg_wr_demux>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_scc_wr.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_scc_wr>.
Parsing architecture <implementation> of entity <axi_sg_scc_wr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_skid2mm_buf.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_skid2mm_buf>.
Parsing architecture <implementation> of entity <axi_sg_skid2mm_buf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_skid_buf.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_skid_buf>.
Parsing architecture <implementation> of entity <axi_sg_skid_buf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_strb_gen2.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_strb_gen2>.
Parsing architecture <implementation> of entity <axi_sg_strb_gen2>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_wrdata_cntl.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_wrdata_cntl>.
Parsing architecture <implementation> of entity <axi_sg_wrdata_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_wr_status_cntl.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_wr_status_cntl>.
Parsing architecture <implementation> of entity <axi_sg_wr_status_cntl>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_mm2s_basic_wrap.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_mm2s_basic_wrap>.
Parsing architecture <implementation> of entity <axi_sg_mm2s_basic_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_s2mm_basic_wrap.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_s2mm_basic_wrap>.
Parsing architecture <implementation> of entity <axi_sg_s2mm_basic_wrap>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_datamover.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_datamover>.
Parsing architecture <implementation> of entity <axi_sg_datamover>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_cntrl_strm.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_cntrl_strm>.
Parsing architecture <implementation> of entity <axi_sg_cntrl_strm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_ftch_sm.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_ftch_sm>.
Parsing architecture <implementation> of entity <axi_sg_ftch_sm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_ftch_pntr.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_ftch_pntr>.
Parsing architecture <implementation> of entity <axi_sg_ftch_pntr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_ftch_cmdsts_if.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_ftch_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_sg_ftch_cmdsts_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_ftch_mngr.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_ftch_mngr>.
Parsing architecture <implementation> of entity <axi_sg_ftch_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_ftch_queue.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_ftch_queue>.
Parsing architecture <implementation> of entity <axi_sg_ftch_queue>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_ftch_noqueue.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_ftch_noqueue>.
Parsing architecture <implementation> of entity <axi_sg_ftch_noqueue>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_ftch_q_mngr.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_ftch_q_mngr>.
Parsing architecture <implementation> of entity <axi_sg_ftch_q_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_updt_cmdsts_if.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_updt_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_sg_updt_cmdsts_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_updt_sm.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_updt_sm>.
Parsing architecture <implementation> of entity <axi_sg_updt_sm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_updt_mngr.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_updt_mngr>.
Parsing architecture <implementation> of entity <axi_sg_updt_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_updt_queue.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_updt_queue>.
Parsing architecture <implementation> of entity <axi_sg_updt_queue>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_updt_noqueue.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_updt_noqueue>.
Parsing architecture <implementation> of entity <axi_sg_updt_noqueue>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_updt_q_mngr.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_updt_q_mngr>.
Parsing architecture <implementation> of entity <axi_sg_updt_q_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg_intrpt.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg_intrpt>.
Parsing architecture <implementation> of entity <axi_sg_intrpt>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v4_03_a/hdl/vhdl/axi_sg.vhd" into library axi_sg_v4_03_a
Parsing entity <axi_sg>.
Parsing architecture <implementation> of entity <axi_sg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_pkg.vhd" into library axi_dma_v6_03_a
Parsing package <axi_dma_pkg>.
Parsing package body <axi_dma_pkg>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reset.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_reset>.
Parsing architecture <implementation> of entity <axi_dma_reset>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_rst_module.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_rst_module>.
Parsing architecture <implementation> of entity <axi_dma_rst_module>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_lite_if.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_lite_if>.
Parsing architecture <implementation> of entity <axi_dma_lite_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_afifo_autord.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_afifo_autord>.
Parsing architecture <imp> of entity <axi_dma_afifo_autord>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_register.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_register>.
Parsing architecture <implementation> of entity <axi_dma_register>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_register_s2mm.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_register_s2mm>.
Parsing architecture <implementation> of entity <axi_dma_register_s2mm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_reg_module>.
Parsing architecture <implementation> of entity <axi_dma_reg_module>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_skid_buf.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_skid_buf>.
Parsing architecture <implementation> of entity <axi_dma_skid_buf>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_sofeof_gen.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_sofeof_gen>.
Parsing architecture <implementation> of entity <axi_dma_sofeof_gen>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_s2mm>.
Parsing architecture <implement> of entity <axi_dma_s2mm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_smple_sm.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_smple_sm>.
Parsing architecture <implementation> of entity <axi_dma_smple_sm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_sg_if.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_mm2s_sg_if>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_sg_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_cmd_split.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_cmd_split>.
Parsing architecture <implementation> of entity <axi_dma_cmd_split>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_sm.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_mm2s_sm>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_sm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_cmdsts_if.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_mm2s_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_cmdsts_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_sts_mngr.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_mm2s_sts_mngr>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_sts_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_cntrl_strm.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_mm2s_cntrl_strm>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_cntrl_strm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_mm2s_mngr>.
Parsing architecture <implementation> of entity <axi_dma_mm2s_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_sg_if.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_s2mm_sg_if>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_sg_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_sm.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_s2mm_sm>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_sm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_cmdsts_if.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_s2mm_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_cmdsts_if>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_sts_mngr.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_s2mm_sts_mngr>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_sts_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_sts_strm.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_s2mm_sts_strm>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_sts_strm>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma_s2mm_mngr>.
Parsing architecture <implementation> of entity <axi_dma_s2mm_mngr>.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" into library axi_dma_v6_03_a
Parsing entity <axi_dma>.
Parsing architecture <implementation> of entity <axi_dma>.
Parsing VHDL file "/root/XPS/synthesis/parallel_run/hdl/system_axi_dma_0_wrapper.vhd" into library work
Parsing entity <system_axi_dma_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_axi_dma_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_axi_dma_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <axi_dma> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.

Elaborating entity <axi_dma_rst_module> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.

Elaborating entity <axi_dma_reset> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.

Elaborating entity <axi_dma_reg_module> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.

Elaborating entity <axi_dma_lite_if> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_lite_if.vhd" Line 438: Assignment to axi2ip_wraddr_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_lite_if.vhd" Line 455: Assignment to axi2ip_wrdata_i ignored, since the identifier is never used

Elaborating entity <axi_dma_register> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.

Elaborating entity <axi_dma_register_s2mm> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.

Elaborating entity <axi_dma_mm2s_mngr> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" Line 630: Assignment to cntrlstrm_fifo_wren ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" Line 631: Assignment to cntrlstrm_fifo_din ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" Line 641: Assignment to mm2s_desc_app0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" Line 642: Assignment to mm2s_desc_app1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" Line 643: Assignment to mm2s_desc_app2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" Line 644: Assignment to mm2s_desc_app3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" Line 645: Assignment to mm2s_desc_app4 ignored, since the identifier is never used

Elaborating entity <axi_dma_smple_sm> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.
WARNING:HDLCompiler:871 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_smple_sm.vhd" Line 198: Using initial value "00000000000000000000000000000000" for cmd_dumb since it is never assigned
WARNING:HDLCompiler:871 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_smple_sm.vhd" Line 199: Using initial value "0000000000000000000000000000000000000000000000" for zeros since it is never assigned
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_smple_sm.vhd" Line 270. Case statement is complete. others clause is never selected

Elaborating entity <axi_dma_mm2s_cmdsts_if> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.

Elaborating entity <axi_dma_mm2s_sts_mngr> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.

Elaborating entity <axi_dma_sofeof_gen> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.

Elaborating entity <axi_dma_s2mm_mngr> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" Line 680: Assignment to s2mm_desc_app0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" Line 681: Assignment to s2mm_desc_app1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" Line 682: Assignment to s2mm_desc_app2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" Line 683: Assignment to s2mm_desc_app3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" Line 684: Assignment to s2mm_desc_app4 ignored, since the identifier is never used

Elaborating entity <axi_dma_s2mm_cmdsts_if> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.

Elaborating entity <axi_dma_s2mm_sts_mngr> (architecture <implementation>) with generics from library <axi_dma_v6_03_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" Line 1918: Assignment to updt_cmpt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" Line 1921: Assignment to s_axis_s2mm_tvalid_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" Line 1922: Assignment to s_axis_s2mm_tlast_int ignored, since the identifier is never used

Elaborating entity <axi_datamover> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_mm2s_full_wrap> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_reset> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_cmd_status> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_rd_status_cntl> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_pcc> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_pcc.vhd" Line 970: Assignment to sig_input_reg_full ignored, since the identifier is never used

Elaborating entity <axi_datamover_strb_gen2> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_strb_gen2> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_pcc.vhd" Line 1272: Assignment to sig_xfer_reg_full ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_pcc.vhd" Line 2493. Case statement is complete. others clause is never selected

Elaborating entity <axi_datamover_addr_cntl> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 161: <muxcy_l> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 171: <xorcy> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 180: <fds> remains a black-box since it has no binding entity.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" Line 197: <srlc16e> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" Line 693: Assignment to sig_next_tag_reg ignored, since the identifier is never used

Elaborating entity <axi_datamover_rddata_cntl> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_rdmux> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" Line 1413: Assignment to sig_coelsc_reg_empty ignored, since the identifier is never used

Elaborating entity <axi_datamover_rd_sf> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_sf.vhd" Line 1320: Assignment to sig_curr_tag_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_sf.vhd" Line 1322: Assignment to sig_curr_eof_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_sf.vhd" Line 1323: Assignment to sig_curr_calc_error_reg ignored, since the identifier is never used

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_sfifo_autord> (architecture <imp>) with generics from library <axi_datamover_v4_02_a>.
WARNING:HDLCompiler:321 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" Line 216: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <sync_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" Line 171: Net <raw_data_count_corr_minus1[7]> does not have a driver.

Elaborating entity <axi_datamover_skid_buf> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_s2mm_full_wrap> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_cmd_status> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_wr_status_cntl> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" Line 379: Net <sig_data_last_err_reg> does not have a driver.

Elaborating entity <axi_datamover_ibttcc> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1026: Assignment to sig_input_reg_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1237: Assignment to sig_psm_ld_calc2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1688: Assignment to sig_child_cmd_reg_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1817: Assignment to sig_last_s_f_xfer_ld ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 1971. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 2241: Assignment to sig_first_child_xfer ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 2740: Assignment to sig_xfer_is_seq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_ibttcc.vhd" Line 2821: Assignment to sig_xfer_reg_empty ignored, since the identifier is never used

Elaborating entity <axi_datamover_s2mm_realign> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" Line 562: Assignment to sig_curr_tag_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" Line 566: Assignment to sig_curr_drr_reg ignored, since the identifier is never used

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" Line 762. Case statement is complete. others clause is never selected

Elaborating entity <axi_datamover_s2mm_scatter> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" Line 577: Assignment to sig_good_strm_dbeat ignored, since the identifier is never used

Elaborating entity <axi_datamover_mssai_skid_buf> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_ms_strb_set> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" Line 511: Net <sig_err_underflow_reg> does not have a driver.

Elaborating entity <axi_datamover_indet_btt> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_stbs_set_nodre> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_sfifo_autord> (architecture <imp>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <sync_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_sfifo_autord> (architecture <imp>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <sync_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_skid_buf> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_addr_cntl> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_wrdata_cntl> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" Line 1643: Assignment to sig_fifo_next_drr ignored, since the identifier is never used

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" Line 682: Net <sig_spcl_push_err2wsc> does not have a driver.

Elaborating entity <axi_datamover_skid2mm_buf> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.

Elaborating entity <axi_datamover_wr_demux> (architecture <implementation>) with generics from library <axi_datamover_v4_02_a>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" Line 813: Net <m_axis_mm2s_ftch_tdata_new[96]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" Line 814: Net <m_axis_mm2s_ftch_tdata_mcdma_new[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" Line 815: Net <m_axis_mm2s_ftch_tvalid_new> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" Line 866: Net <m_axis_s2mm_ftch_tdata_new[96]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" Line 867: Net <m_axis_s2mm_ftch_tdata_mcdma_new[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" Line 868: Net <m_axis_s2mm_ftch_tdata_mcdma_nxt[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" Line 869: Net <m_axis_s2mm_ftch_tvalid_new> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" Line 870: Net <m_axis_ftch2_desc_available> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" Line 928: Net <m_axis_mm2s_tlast_i_user> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" Line 941: Net <s2mm_desc_info_in[13]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_axi_dma_0_wrapper>.
    Related source file is "/root/XPS/synthesis/parallel_run/hdl/system_axi_dma_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_axi_dma_0_wrapper> synthesized.

Synthesizing Unit <axi_dma>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd".
        C_S_AXI_LITE_ADDR_WIDTH = 10
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_DLYTMR_RESOLUTION = 125
        C_PRMRY_IS_ACLK_ASYNC = 0
        C_INCLUDE_SG = 0
        C_SG_INCLUDE_DESC_QUEUE = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 1
        C_SG_USE_STSAPP_LENGTH = 1
        C_SG_LENGTH_WIDTH = 14
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXI_SG_DATA_WIDTH = 32
        C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = 32
        C_S_AXIS_S2MM_STS_TDATA_WIDTH = 32
        C_INCLUDE_MM2S = 1
        C_INCLUDE_MM2S_SF = 1
        C_INCLUDE_MM2S_DRE = 0
        C_MM2S_BURST_SIZE = 16
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_M_AXI_MM2S_DATA_WIDTH = 64
        C_M_AXIS_MM2S_TDATA_WIDTH = 64
        C_INCLUDE_S2MM = 1
        C_INCLUDE_S2MM_SF = 1
        C_INCLUDE_S2MM_DRE = 0
        C_S2MM_BURST_SIZE = 16
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_M_AXI_S2MM_DATA_WIDTH = 64
        C_S_AXIS_S2MM_TDATA_WIDTH = 64
        C_ENABLE_MULTI_CHANNEL = 0
        C_NUM_S2MM_CHANNELS = 1
        C_NUM_MM2S_CHANNELS = 1
        C_FAMILY = "zynq"
        C_INSTANCE = "axi_dma_0"
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "RUN_NGCBUILD". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <m_axi_sg_bresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_rdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_rresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_tuser> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_tid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_tdest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_awready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_wready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_bvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_arready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_rlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_rvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_cntrl_tready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 996: Output port <dm_m_axi_sg_aresetn> of the instance <I_RST_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <mm2s_curdesc> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <mm2s_taildesc> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <sg_ctl> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <s2mm_curdesc> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <s2mm_taildesc> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <mm2s_dlyirq_dsble> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <mm2s_irqthresh_rstdsbl> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <mm2s_irqthresh_wren> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <mm2s_irqdelay_wren> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <mm2s_tailpntr_updated> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <s2mm_dlyirq_dsble> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <s2mm_irqthresh_rstdsbl> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <s2mm_irqthresh_wren> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <s2mm_irqdelay_wren> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <s2mm_tailpntr_updated> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <s2mm_tvalid_latch> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1072: Output port <s2mm_tvalid_latch_del> of the instance <I_AXI_DMA_REG_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1566: Output port <s_axis_mm2s_updtptr_tdata> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1566: Output port <s_axis_mm2s_updtsts_tdata> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1566: Output port <m_axis_mm2s_cntrl_tdata> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1566: Output port <m_axis_mm2s_cntrl_tkeep> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1566: Output port <mm2s_desc_flush> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1566: Output port <cntrl_strm_stop> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1566: Output port <m_axis_mm2s_ftch_tready> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1566: Output port <s_axis_mm2s_updtptr_tvalid> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1566: Output port <s_axis_mm2s_updtptr_tlast> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1566: Output port <s_axis_mm2s_updtsts_tvalid> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1566: Output port <s_axis_mm2s_updtsts_tlast> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1566: Output port <m_axis_mm2s_cntrl_tvalid> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1566: Output port <m_axis_mm2s_cntrl_tlast> of the instance <I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1722: Output port <s_axis_s2mm_updtptr_tdata> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1722: Output port <s_axis_s2mm_updtsts_tdata> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1722: Output port <s2mm_packet_eof_out> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1722: Output port <s2mm_desc_flush> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1722: Output port <m_axis_s2mm_ftch_tready> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1722: Output port <s_axis_s2mm_updtptr_tvalid> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1722: Output port <s_axis_s2mm_updtptr_tlast> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1722: Output port <s_axis_s2mm_updtsts_tvalid> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 1722: Output port <s_axis_s2mm_updtsts_tlast> of the instance <I_S2MM_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 2063: Output port <m_axi_mm2s_arid> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 2063: Output port <mm2s_dbg_data> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 2063: Output port <s2mm_wr_len> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 2063: Output port <m_axi_s2mm_awid> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 2063: Output port <s2mm_dbg_data> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 2063: Output port <m_axis_mm2s_sts_tlast> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 2063: Output port <mm2s_addr_req_posted> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 2063: Output port <mm2s_rd_xfer_cmplt> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 2063: Output port <m_axis_s2mm_sts_tlast> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 2063: Output port <s2mm_addr_req_posted> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 2063: Output port <s2mm_wr_xfer_cmplt> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma.vhd" line 2063: Output port <s2mm_ld_nxt_len> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'm_axis_mm2s_ftch_tdata_new', unconnected in block 'axi_dma', is tied to its initial value (0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'm_axis_mm2s_ftch_tdata_mcdma_new', unconnected in block 'axi_dma', is tied to its initial value (0000000000000000000000000000000000000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'm_axis_s2mm_ftch_tdata_new', unconnected in block 'axi_dma', is tied to its initial value (0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'm_axis_s2mm_ftch_tdata_mcdma_new', unconnected in block 'axi_dma', is tied to its initial value (0000000000000000000000000000000000000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'm_axis_s2mm_ftch_tdata_mcdma_nxt', unconnected in block 'axi_dma', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:653 - Signal <s2mm_desc_info_in> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'm_axis_mm2s_ftch_tvalid_new', unconnected in block 'axi_dma', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'm_axis_s2mm_ftch_tvalid_new', unconnected in block 'axi_dma', is tied to its initial value (0).
WARNING:Xst:653 - Signal <m_axis_ftch2_desc_available> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <m_axis_ftch1_desc_available> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'm_axis_mm2s_tlast_i_user', unconnected in block 'axi_dma', is tied to its initial value (0).
    Summary:
	no macro.
Unit <axi_dma> synthesized.

Synthesizing Unit <axi_dma_rst_module>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_rst_module.vhd".
        C_INCLUDE_MM2S = 1
        C_INCLUDE_S2MM = 1
        C_INCLUDE_SG = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 1
        C_PRMRY_IS_ACLK_ASYNC = 0
        C_M_AXI_MM2S_ACLK_FREQ_HZ = 100000000
        C_M_AXI_S2MM_ACLK_FREQ_HZ = 100000000
        C_M_AXI_SG_ACLK_FREQ_HZ = 100000000
    Set property "KEEP = TRUE" for signal <m_axi_sg_hrdresetn>.
    Set property "equivalent_register_removal = no" for signal <m_axi_sg_hrdresetn>.
    Set property "KEEP = TRUE" for signal <s_axi_lite_resetn>.
    Set property "equivalent_register_removal = no" for signal <s_axi_lite_resetn>.
    Found 1-bit register for signal <m_axi_sg_hrdresetn>.
    Found 1-bit register for signal <hrd_resetn_i_d1>.
    Found 1-bit register for signal <s_axi_lite_resetn>.
    Found 1-bit register for signal <mm2s_soft_reset_done>.
    Found 1-bit register for signal <s2mm_soft_reset_done>.
    Found 1-bit register for signal <hrd_resetn_i>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <axi_dma_rst_module> synthesized.

Synthesizing Unit <axi_dma_reset>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reset.vhd".
        C_INCLUDE_SG = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 1
        C_PRMRY_IS_ACLK_ASYNC = 0
        C_AXI_PRMRY_ACLK_FREQ_HZ = 100000000
        C_AXI_SCNDRY_ACLK_FREQ_HZ = 100000000
    Set property "KEEP = TRUE" for signal <scndry_resetn>.
    Set property "equivalent_register_removal = no" for signal <scndry_resetn>.
    Set property "KEEP = TRUE" for signal <prmry_resetn>.
    Set property "equivalent_register_removal = no" for signal <prmry_resetn>.
    Set property "KEEP = TRUE" for signal <dm_prmry_resetn>.
    Set property "equivalent_register_removal = no" for signal <dm_prmry_resetn>.
    Set property "KEEP = TRUE" for signal <dm_scndry_resetn>.
    Set property "equivalent_register_removal = no" for signal <dm_scndry_resetn>.
    Set property "KEEP = TRUE" for signal <prmry_reset_out_n>.
    Set property "equivalent_register_removal = no" for signal <prmry_reset_out_n>.
    Set property "KEEP = TRUE" for signal <altrnt_reset_out_n>.
    Set property "equivalent_register_removal = no" for signal <altrnt_reset_out_n>.
WARNING:Xst:647 - Input <axi_prmry_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <assert_sftrst_d1>.
    Found 1-bit register for signal <soft_reset_d1>.
    Found 1-bit register for signal <soft_reset_re>.
    Found 1-bit register for signal <sft_rst_dly1>.
    Found 1-bit register for signal <sft_rst_dly2>.
    Found 1-bit register for signal <sft_rst_dly3>.
    Found 1-bit register for signal <sft_rst_dly4>.
    Found 1-bit register for signal <sft_rst_dly5>.
    Found 1-bit register for signal <sft_rst_dly6>.
    Found 1-bit register for signal <sft_rst_dly7>.
    Found 1-bit register for signal <min_assert_sftrst>.
    Found 1-bit register for signal <s_soft_reset_i>.
    Found 1-bit register for signal <halt_i>.
    Found 1-bit register for signal <prmry_reset_out_n>.
    Found 1-bit register for signal <prmry_resetn>.
    Found 1-bit register for signal <scndry_resetn>.
    Found 1-bit register for signal <s_soft_reset_i_d1>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal dm_prmry_resetn may hinder XST clustering optimizations.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <axi_dma_reset> synthesized.

Synthesizing Unit <axi_dma_reg_module>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd".
        C_INCLUDE_MM2S = 1
        C_INCLUDE_S2MM = 1
        C_INCLUDE_SG = 0
        C_SG_LENGTH_WIDTH = 14
        C_AXI_LITE_IS_ASYNC = 0
        C_S_AXI_LITE_ADDR_WIDTH = 10
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_NUM_S2MM_CHANNELS = 1
        C_ENABLE_MULTI_CHANNEL = 0
    Set property "ASYNC_REG = TRUE" for signal <mm2s_introut_d1_cdc_to>.
    Set property "ASYNC_REG = TRUE" for signal <mm2s_introut_to>.
    Set property "ASYNC_REG = TRUE" for signal <s2mm_introut_d1_cdc_to>.
    Set property "ASYNC_REG = TRUE" for signal <s2mm_introut_to>.
WARNING:Xst:647 - Input <tdest_in<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <same_tdest_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_sof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_eof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_tvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 672: Output port <axi2ip_rdce> of the instance <GEN_AXI_LITE_IF.AXI_LITE_IF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 742: Output port <curdesc_msb> of the instance <GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 742: Output port <taildesc_msb> of the instance <GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc1_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc1_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc1_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc1_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc2_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc2_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc2_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc2_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc3_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc3_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc3_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc3_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc4_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc4_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc4_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc4_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc5_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc5_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc5_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc5_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc6_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc6_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc6_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc6_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc7_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc7_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc7_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc7_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc8_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc8_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc8_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc8_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc9_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc9_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc9_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc9_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc10_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc10_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc10_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc10_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc11_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc11_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc11_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc11_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc12_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc12_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc12_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc12_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc13_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc13_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc13_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc13_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc14_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc14_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc14_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc14_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc15_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <curdesc15_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc15_lsb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_reg_module.vhd" line 958: Output port <taildesc15_msb> of the instance <GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_dma_reg_module> synthesized.

Synthesizing Unit <axi_dma_lite_if>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_lite_if.vhd".
        C_NUM_CE = 143
        C_AXI_LITE_IS_ASYNC = 0
        C_S_AXI_LITE_ADDR_WIDTH = 10
        C_S_AXI_LITE_DATA_WIDTH = 32
WARNING:Xst:647 - Input <ip2axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <rdy1> equivalent to <wready_i> has been removed
    Register <awready_i> equivalent to <wready_i> has been removed
    Found 1-bit register for signal <wvalid>.
    Found 1-bit register for signal <arvalid>.
    Found 10-bit register for signal <araddr>.
    Found 1-bit register for signal <awvalid_d1>.
    Found 1-bit register for signal <wvalid_d1>.
    Found 1-bit register for signal <wr_in_progress>.
    Found 1-bit register for signal <wr_data_cap>.
    Found 1-bit register for signal <rdy>.
    Found 1-bit register for signal <wready_i>.
    Found 1-bit register for signal <wr_addr_cap>.
    Found 143-bit register for signal <axi2ip_wrce>.
    Found 1-bit register for signal <bvalid_i>.
    Found 1-bit register for signal <rst_wvalid_re>.
    Found 1-bit register for signal <arvalid_d1>.
    Found 1-bit register for signal <arready_i>.
    Found 10-bit register for signal <axi2ip_rdaddr_i>.
    Found 10-bit register for signal <axi2ip_rdaddr>.
    Found 143-bit register for signal <axi2ip_rdce>.
    Found 1-bit register for signal <arvalid_re_d1>.
    Found 1-bit register for signal <rvalid>.
    Found 32-bit register for signal <s_axi_lite_rdata>.
    Found 1-bit register for signal <s_axi_lite_rvalid_i>.
    Found 1-bit register for signal <rst_rvalid_re>.
    Found 1-bit register for signal <awvalid>.
    Summary:
	inferred 366 D-type flip-flop(s).
	inferred 286 Multiplexer(s).
Unit <axi_dma_lite_if> synthesized.

Synthesizing Unit <axi_dma_register>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_register.vhd".
        C_NUM_REGISTERS = 12
        C_INCLUDE_SG = 0
        C_SG_LENGTH_WIDTH = 14
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_ENABLE_MULTI_CHANNEL = 0
WARNING:Xst:647 - Input <axi2ip_wrce<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi2ip_wrce<9:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi2ip_wrce<11:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ftch_error_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <updt_error_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <new_curdesc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bytes_received> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <update_curdesc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bytes_received_wren> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <sg_ctl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <dmacr_i<30>>.
    Found 1-bit register for signal <dmacr_i<29>>.
    Found 1-bit register for signal <dmacr_i<28>>.
    Found 1-bit register for signal <dmacr_i<27>>.
    Found 1-bit register for signal <dmacr_i<26>>.
    Found 1-bit register for signal <dmacr_i<25>>.
    Found 1-bit register for signal <dmacr_i<24>>.
    Found 1-bit register for signal <irqdelay_wren>.
    Found 1-bit register for signal <dmacr_i<23>>.
    Found 1-bit register for signal <dmacr_i<22>>.
    Found 1-bit register for signal <dmacr_i<21>>.
    Found 1-bit register for signal <dmacr_i<20>>.
    Found 1-bit register for signal <dmacr_i<19>>.
    Found 1-bit register for signal <dmacr_i<18>>.
    Found 1-bit register for signal <dmacr_i<17>>.
    Found 1-bit register for signal <dmacr_i<16>>.
    Found 1-bit register for signal <irqthresh_wren>.
    Found 1-bit register for signal <dmacr_i<15>>.
    Found 1-bit register for signal <dmacr_i<14>>.
    Found 1-bit register for signal <dmacr_i<13>>.
    Found 1-bit register for signal <dmacr_i<12>>.
    Found 1-bit register for signal <dmacr_i<11>>.
    Found 1-bit register for signal <dmacr_i<10>>.
    Found 1-bit register for signal <dmacr_i<9>>.
    Found 1-bit register for signal <dmacr_i<8>>.
    Found 1-bit register for signal <dmacr_i<7>>.
    Found 1-bit register for signal <dmacr_i<6>>.
    Found 1-bit register for signal <dmacr_i<5>>.
    Found 1-bit register for signal <dmacr_i<4>>.
    Found 1-bit register for signal <dmacr_i<3>>.
    Found 1-bit register for signal <dmacr_i<2>>.
    Found 1-bit register for signal <dmacr_i<0>>.
    Found 1-bit register for signal <halted>.
    Found 1-bit register for signal <idle>.
    Found 1-bit register for signal <dma_interr>.
    Found 1-bit register for signal <dma_slverr>.
    Found 1-bit register for signal <dma_decerr>.
    Found 1-bit register for signal <sg_interr>.
    Found 1-bit register for signal <sg_slverr>.
    Found 1-bit register for signal <sg_decerr>.
    Found 1-bit register for signal <ioc_irq>.
    Found 1-bit register for signal <dly_irq>.
    Found 1-bit register for signal <error_d1>.
    Found 1-bit register for signal <err_irq>.
    Found 1-bit register for signal <introut>.
    Found 32-bit register for signal <buffer_address_i>.
    Found 14-bit register for signal <buffer_length_i>.
    Found 1-bit register for signal <buffer_length_wren>.
    Found 1-bit register for signal <dmacr_i<31>>.
    Found 8-bit comparator not equal for signal <n0032> created at line 351
    Found 8-bit comparator not equal for signal <n0070> created at line 408
    Summary:
	inferred  93 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <axi_dma_register> synthesized.

Synthesizing Unit <axi_dma_register_s2mm>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_register_s2mm.vhd".
        C_NUM_REGISTERS = 132
        C_INCLUDE_SG = 0
        C_SG_LENGTH_WIDTH = 14
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_NUM_S2MM_CHANNELS = 1
        C_ENABLE_MULTI_CHANNEL = 0
WARNING:Xst:647 - Input <axi2ip_wrce<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi2ip_wrce<6:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi2ip_wrce<10:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi2ip_wrce<131:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ftch_error_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <updt_error_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tdest_in<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <new_curdesc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <update_curdesc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <sg_ctl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <dmacr_i<30>>.
    Found 1-bit register for signal <dmacr_i<29>>.
    Found 1-bit register for signal <dmacr_i<28>>.
    Found 1-bit register for signal <dmacr_i<27>>.
    Found 1-bit register for signal <dmacr_i<26>>.
    Found 1-bit register for signal <dmacr_i<25>>.
    Found 1-bit register for signal <dmacr_i<24>>.
    Found 1-bit register for signal <irqdelay_wren>.
    Found 1-bit register for signal <dmacr_i<23>>.
    Found 1-bit register for signal <dmacr_i<22>>.
    Found 1-bit register for signal <dmacr_i<21>>.
    Found 1-bit register for signal <dmacr_i<20>>.
    Found 1-bit register for signal <dmacr_i<19>>.
    Found 1-bit register for signal <dmacr_i<18>>.
    Found 1-bit register for signal <dmacr_i<17>>.
    Found 1-bit register for signal <dmacr_i<16>>.
    Found 1-bit register for signal <irqthresh_wren>.
    Found 1-bit register for signal <dmacr_i<15>>.
    Found 1-bit register for signal <dmacr_i<14>>.
    Found 1-bit register for signal <dmacr_i<13>>.
    Found 1-bit register for signal <dmacr_i<12>>.
    Found 1-bit register for signal <dmacr_i<11>>.
    Found 1-bit register for signal <dmacr_i<10>>.
    Found 1-bit register for signal <dmacr_i<9>>.
    Found 1-bit register for signal <dmacr_i<8>>.
    Found 1-bit register for signal <dmacr_i<7>>.
    Found 1-bit register for signal <dmacr_i<6>>.
    Found 1-bit register for signal <dmacr_i<5>>.
    Found 1-bit register for signal <dmacr_i<4>>.
    Found 1-bit register for signal <dmacr_i<3>>.
    Found 1-bit register for signal <dmacr_i<2>>.
    Found 1-bit register for signal <dmacr_i<0>>.
    Found 1-bit register for signal <halted>.
    Found 1-bit register for signal <idle>.
    Found 1-bit register for signal <dma_interr>.
    Found 1-bit register for signal <dma_slverr>.
    Found 1-bit register for signal <dma_decerr>.
    Found 1-bit register for signal <sg_interr>.
    Found 1-bit register for signal <sg_slverr>.
    Found 1-bit register for signal <sg_decerr>.
    Found 1-bit register for signal <ioc_irq>.
    Found 1-bit register for signal <dly_irq>.
    Found 1-bit register for signal <error_d1>.
    Found 1-bit register for signal <err_irq>.
    Found 1-bit register for signal <introut>.
    Found 32-bit register for signal <buffer_address_i>.
    Found 14-bit register for signal <buffer_length_i>.
    Found 1-bit register for signal <buffer_length_wren>.
    Found 1-bit register for signal <dmacr_i<31>>.
    Found 8-bit comparator not equal for signal <n0123> created at line 904
    Found 8-bit comparator not equal for signal <n0161> created at line 956
    Summary:
	inferred  93 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <axi_dma_register_s2mm> synthesized.

Synthesizing Unit <axi_dma_mm2s_mngr>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 0
        C_PRMY_CMDFIFO_DEPTH = 1
        C_INCLUDE_SG = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 1
        C_SG_INCLUDE_DESC_QUEUE = 0
        C_SG_LENGTH_WIDTH = 14
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXIS_SG_TDATA_WIDTH = 32
        C_S_AXIS_UPDPTR_TDATA_WIDTH = 32
        C_S_AXIS_UPDSTS_TDATA_WIDTH = 33
        C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = 32
        C_INCLUDE_MM2S = 1
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_ENABLE_MULTI_CHANNEL = 0
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <m_axis_mm2s_ftch_tdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_ftch_tdata_new> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_ftch_tdata_mcdma_new> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_prmry_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_reset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_halt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_strm_tlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_strm_tready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_ftch_tvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_ftch_tlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_ftch_tvalid_new> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_ftch1_desc_available> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_mm2s_updtptr_tready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_mm2s_updtsts_tready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_mm2s_cntrl_tready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" line 700: Output port <mm2s_tag> of the instance <GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_mngr.vhd" line 700: Output port <mm2s_done> of the instance <GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <mm2s_axis_info> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mm2s_desc_flush> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <mm2s_stop>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <axi_dma_mm2s_mngr> synthesized.

Synthesizing Unit <axi_dma_smple_sm>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_smple_sm.vhd".
        C_M_AXI_ADDR_WIDTH = 32
        C_SG_LENGTH_WIDTH = 14
    Found 1-bit register for signal <sts_received_clr>.
    Found 1-bit register for signal <cmnd_wr_i>.
    Found 150-bit register for signal <cmnd_data>.
    Found 1-bit register for signal <cmnds_queued>.
    Found 2-bit register for signal <smpl_cs>.
    Found finite state machine <FSM_0> for signal <smpl_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | m_axi_sg_aclk (rising_edge)                    |
    | Reset              | m_axi_sg_aresetn_INV_109_o (positive)          |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 153 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_dma_smple_sm> synthesized.

Synthesizing Unit <axi_dma_mm2s_cmdsts_if>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_cmdsts_if.vhd".
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_ENABLE_QUEUE = 0
        C_ENABLE_MULTI_CHANNEL = 0
WARNING:Xst:647 - Input <m_axis_mm2s_sts_tkeep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 150-bit register for signal <s_axis_mm2s_cmd_tdata>.
    Found 1-bit register for signal <mm2s_cmnd_pending>.
    Found 1-bit register for signal <sts_tready>.
    Found 1-bit register for signal <mm2s_done>.
    Found 1-bit register for signal <mm2s_slverr_i>.
    Found 1-bit register for signal <mm2s_decerr_i>.
    Found 1-bit register for signal <mm2s_interr_i>.
    Found 4-bit register for signal <mm2s_tag>.
    Found 1-bit register for signal <sts_received_i>.
    Found 1-bit register for signal <mm2s_error>.
    Found 1-bit register for signal <s_axis_mm2s_cmd_tvalid>.
    Summary:
	inferred 163 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_dma_mm2s_cmdsts_if> synthesized.

Synthesizing Unit <axi_dma_mm2s_sts_mngr>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_mm2s_sts_mngr.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 0
    Found 1-bit register for signal <mm2s_halted_clr>.
    Found 1-bit register for signal <all_is_idle_d1>.
    Found 1-bit register for signal <mm2s_halted_set>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <axi_dma_mm2s_sts_mngr> synthesized.

Synthesizing Unit <axi_dma_sofeof_gen>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_sofeof_gen.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 0
WARNING:Xst:647 - Input <axi_prmry_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <s_last>.
    Found 1-bit register for signal <s_ready>.
    Found 1-bit register for signal <s_valid_d1>.
    Found 1-bit register for signal <s_last_d1>.
    Found 1-bit register for signal <s_sof_generated>.
    Found 1-bit register for signal <s_sof_d1>.
    Found 1-bit register for signal <s_valid>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <axi_dma_sofeof_gen> synthesized.

Synthesizing Unit <axi_dma_s2mm_mngr>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 0
        C_PRMY_CMDFIFO_DEPTH = 1
        C_DM_STATUS_WIDTH = 32
        C_INCLUDE_SG = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 1
        C_SG_INCLUDE_DESC_QUEUE = 0
        C_SG_USE_STSAPP_LENGTH = 1
        C_SG_LENGTH_WIDTH = 14
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXIS_SG_TDATA_WIDTH = 32
        C_S_AXIS_UPDPTR_TDATA_WIDTH = 32
        C_S_AXIS_UPDSTS_TDATA_WIDTH = 33
        C_S_AXIS_S2MM_STS_TDATA_WIDTH = 32
        C_INCLUDE_S2MM = 1
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_NUM_S2MM_CHANNELS = 1
        C_ENABLE_MULTI_CHANNEL = 0
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <s2mm_desc_info_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_s2mm_ftch_tdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_s2mm_ftch_tdata_new> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_s2mm_ftch_tdata_mcdma_new> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_s2mm_ftch_tdata_mcdma_nxt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_sts_tdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_sts_tkeep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_prmry_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_reset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_halt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_s2mm_ftch_tvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_s2mm_ftch_tlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_s2mm_ftch_tvalid_new> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_ftch2_desc_available> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_updtptr_tready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_updtsts_tready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_sts_tvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_sts_tlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_mngr.vhd" line 737: Output port <s2mm_tag> of the instance <GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <s2mm_stop>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <axi_dma_s2mm_mngr> synthesized.

Synthesizing Unit <axi_dma_s2mm_cmdsts_if>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_cmdsts_if.vhd".
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_DM_STATUS_WIDTH = 32
        C_INCLUDE_SG = 0
        C_SG_INCLUDE_STSCNTRL_STRM = 1
        C_SG_USE_STSAPP_LENGTH = 1
        C_SG_LENGTH_WIDTH = 14
        C_ENABLE_MULTI_CHANNEL = 0
        C_ENABLE_QUEUE = 0
WARNING:Xst:647 - Input <m_axis_s2mm_sts_tdata<30:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_s2mm_sts_tkeep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 150-bit register for signal <s_axis_s2mm_cmd_tdata>.
    Found 1-bit register for signal <s2mm_cmnd_pending>.
    Found 1-bit register for signal <sts_tready>.
    Found 14-bit register for signal <s2mm_brcvd>.
    Found 1-bit register for signal <s2mm_done>.
    Found 1-bit register for signal <s2mm_slverr_i>.
    Found 1-bit register for signal <s2mm_decerr_i>.
    Found 1-bit register for signal <s2mm_interr_i>.
    Found 4-bit register for signal <s2mm_tag>.
    Found 1-bit register for signal <s2mm_packet_eof_i>.
    Found 1-bit register for signal <smpl_dma_overflow>.
    Found 1-bit register for signal <sts_received_i>.
    Found 1-bit register for signal <s2mm_error>.
    Found 1-bit register for signal <s_axis_s2mm_cmd_tvalid>.
    Summary:
	inferred 179 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <axi_dma_s2mm_cmdsts_if> synthesized.

Synthesizing Unit <axi_dma_s2mm_sts_mngr>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/hdl/vhdl/axi_dma_s2mm_sts_mngr.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 0
    Found 1-bit register for signal <s2mm_halted_clr>.
    Found 1-bit register for signal <all_is_idle_d1>.
    Found 1-bit register for signal <s2mm_halted_set>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <axi_dma_s2mm_sts_mngr> synthesized.

Synthesizing Unit <axi_datamover>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover.vhd".
        C_INCLUDE_MM2S = 1
        C_M_AXI_MM2S_ARID = 0
        C_M_AXI_MM2S_ID_WIDTH = 4
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_M_AXI_MM2S_DATA_WIDTH = 64
        C_M_AXIS_MM2S_TDATA_WIDTH = 64
        C_INCLUDE_MM2S_STSFIFO = 1
        C_MM2S_STSCMD_FIFO_DEPTH = 1
        C_MM2S_STSCMD_IS_ASYNC = 0
        C_INCLUDE_MM2S_DRE = 0
        C_MM2S_BURST_SIZE = 16
        C_MM2S_BTT_USED = 14
        C_MM2S_ADDR_PIPE_DEPTH = 4
        C_MM2S_INCLUDE_SF = 1
        C_INCLUDE_S2MM = 1
        C_M_AXI_S2MM_AWID = 1
        C_M_AXI_S2MM_ID_WIDTH = 4
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_M_AXI_S2MM_DATA_WIDTH = 64
        C_S_AXIS_S2MM_TDATA_WIDTH = 64
        C_INCLUDE_S2MM_STSFIFO = 1
        C_S2MM_STSCMD_FIFO_DEPTH = 1
        C_S2MM_STSCMD_IS_ASYNC = 0
        C_INCLUDE_S2MM_DRE = 0
        C_S2MM_BURST_SIZE = 16
        C_S2MM_BTT_USED = 14
        C_S2MM_SUPPORT_INDET_BTT = 1
        C_S2MM_ADDR_PIPE_DEPTH = 4
        C_S2MM_INCLUDE_SF = 1
        C_ENABLE_CACHE_USER = 0
        C_ENABLE_SKID_BUF = "11111"
        C_ENABLE_MM2S_TKEEP = 1
        C_ENABLE_S2MM_TKEEP = 1
        C_FAMILY = "zynq"
    Summary:
	no macro.
Unit <axi_datamover> synthesized.

Synthesizing Unit <axi_datamover_mm2s_full_wrap>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd".
        C_INCLUDE_MM2S = 1
        C_MM2S_ARID = 0
        C_MM2S_ID_WIDTH = 4
        C_MM2S_ADDR_WIDTH = 32
        C_MM2S_MDATA_WIDTH = 64
        C_MM2S_SDATA_WIDTH = 64
        C_INCLUDE_MM2S_STSFIFO = 1
        C_MM2S_STSCMD_FIFO_DEPTH = 1
        C_MM2S_STSCMD_IS_ASYNC = 0
        C_INCLUDE_MM2S_DRE = 0
        C_MM2S_BURST_SIZE = 16
        C_MM2S_BTT_USED = 14
        C_MM2S_ADDR_PIPE_DEPTH = 4
        C_TAG_WIDTH = 4
        C_INCLUDE_MM2S_GP_SF = 1
        C_ENABLE_CACHE_USER = 0
        C_ENABLE_MM2S_TKEEP = 1
        C_ENABLE_SKID_BUF = "11111"
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <mm2s_cmd_wdata<71:68>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_dbg_sel<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1026: Output port <mstr2dre_btt> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1026: Output port <mstr2dre_cmd_cmplt> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1109: Output port <addr2axi_acache> of the instance <I_ADDR_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1109: Output port <addr2axi_auser> of the instance <I_ADDR_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1172: Output port <mm2s_dre_src_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1172: Output port <mm2s_dre_dest_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1172: Output port <mm2s_dre_new_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1172: Output port <mm2s_dre_use_autodest> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1172: Output port <data2all_dcntlr_halted> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_datamover_mm2s_full_wrap> synthesized.

Synthesizing Unit <axi_datamover_reset>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_reset.vhd".
        C_STSCMD_IS_ASYNC = 0
WARNING:Xst:647 - Input <secondary_awclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <secondary_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <sig_cmd_stat_rst_user_reg_n_cdc_from> equivalent to <sig_cmd_stat_rst_int_reg_n> has been removed
    Register <sig_stream_rst_reg_n> equivalent to <sig_cmd_stat_rst_int_reg_n> has been removed
    Register <sig_mmap_rst_reg_n> equivalent to <sig_cmd_stat_rst_int_reg_n> has been removed
    Found 1-bit register for signal <sig_cmd_stat_rst_int_reg_n>.
    Found 1-bit register for signal <sig_s_h_halt_reg>.
    Found 1-bit register for signal <sig_halt_cmplt>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <axi_datamover_reset> synthesized.

Synthesizing Unit <axi_datamover_cmd_status_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_cmd_status.vhd".
        C_ADDR_WIDTH = 32
        C_INCLUDE_STSFIFO = 1
        C_STSCMD_FIFO_DEPTH = 1
        C_STSCMD_IS_ASYNC = 0
        C_CMD_WIDTH = 68
        C_STS_WIDTH = 8
        C_ENABLE_CACHE_USER = 0
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <cache_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <secondary_awclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 356: Output port <fifo_wr_full> of the instance <I_CMD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 356: Output port <fifo_rd_empty> of the instance <I_CMD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 469: Output port <fifo_wr_full> of the instance <GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 469: Output port <fifo_rd_empty> of the instance <GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_datamover_cmd_status_1> synthesized.

Synthesizing Unit <axi_datamover_fifo_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 68
        C_DEPTH = 1
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 68-bit register for signal <USE_SINGLE_REG.sig_regfifo_dout_reg>.
    Found 1-bit register for signal <USE_SINGLE_REG.sig_regfifo_full_reg>.
    Found 1-bit register for signal <USE_SINGLE_REG.sig_regfifo_empty_reg>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred  73 D-type flip-flop(s).
Unit <axi_datamover_fifo_1> synthesized.

Synthesizing Unit <axi_datamover_fifo_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 8
        C_DEPTH = 1
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 8-bit register for signal <USE_SINGLE_REG.sig_regfifo_dout_reg>.
    Found 1-bit register for signal <USE_SINGLE_REG.sig_regfifo_full_reg>.
    Found 1-bit register for signal <USE_SINGLE_REG.sig_regfifo_empty_reg>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <axi_datamover_fifo_2> synthesized.

Synthesizing Unit <axi_datamover_rd_status_cntl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_status_cntl.vhd".
        C_STS_WIDTH = 8
        C_TAG_WIDTH = 4
WARNING:Xst:647 - Input <calc2rsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2rsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2rsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_rd_sts_interr_reg>.
    Found 1-bit register for signal <sig_rd_sts_decerr_reg>.
    Found 1-bit register for signal <sig_rd_sts_slverr_reg>.
    Found 1-bit register for signal <sig_rd_sts_okay_reg>.
    Found 1-bit register for signal <sig_rd_sts_reg_full>.
    Found 1-bit register for signal <sig_rd_sts_reg_empty>.
    Found 4-bit register for signal <sig_rd_sts_tag_reg>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <axi_datamover_rd_status_cntl> synthesized.

Synthesizing Unit <axi_datamover_pcc>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_pcc.vhd".
        C_IS_MM2S = 1
        C_DRE_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 3
        C_ADDR_WIDTH = 32
        C_STREAM_DWIDTH = 64
        C_MAX_BURST_LEN = 16
        C_CMD_WIDTH = 68
        C_TAG_WIDTH = 4
        C_BTT_USED = 14
        C_SUPPORT_INDET_BTT = 0
        C_NATIVE_XFER_WIDTH = 64
        C_STRT_SF_OFFSET_WIDTH = 1
WARNING:Xst:647 - Input <cmd2mstr_command<22:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <sig_input_cache_type_reg>.
    Found 4-bit register for signal <sig_input_user_type_reg>.
    Found 1-bit register for signal <sig_input_burst_type_reg>.
    Found 4-bit register for signal <sig_input_tag_reg>.
    Found 6-bit register for signal <sig_input_dsa_reg>.
    Found 1-bit register for signal <sig_input_drr_reg>.
    Found 1-bit register for signal <sig_input_eof_reg>.
    Found 1-bit register for signal <sig_input_reg_empty>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_calc_error_pushed>.
    Found 3-bit register for signal <sig_strbgen_addr_ireg2>.
    Found 4-bit register for signal <sig_strbgen_bytes_ireg2>.
    Found 3-bit register for signal <sig_finish_addr_offset_ireg2>.
    Found 8-bit register for signal <sig_xfer_strt_strb_ireg3>.
    Found 8-bit register for signal <sig_xfer_end_strb_ireg3>.
    Found 1-bit register for signal <sig_xfer_len_eq_0_ireg3>.
    Found 4-bit register for signal <sig_xfer_cache_reg>.
    Found 4-bit register for signal <sig_xfer_user_reg>.
    Found 32-bit register for signal <sig_xfer_addr_reg>.
    Found 1-bit register for signal <sig_xfer_type_reg>.
    Found 8-bit register for signal <sig_xfer_len_reg>.
    Found 4-bit register for signal <sig_xfer_tag_reg>.
    Found 6-bit register for signal <sig_xfer_dsa_reg>.
    Found 1-bit register for signal <sig_xfer_drr_reg>.
    Found 1-bit register for signal <sig_xfer_eof_reg>.
    Found 8-bit register for signal <sig_xfer_strt_strb_reg>.
    Found 8-bit register for signal <sig_xfer_end_strb_reg>.
    Found 1-bit register for signal <sig_xfer_is_seq_reg>.
    Found 1-bit register for signal <sig_xfer_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_xfer_calc_err_reg>.
    Found 14-bit register for signal <sig_xfer_btt_reg>.
    Found 1-bit register for signal <sig_xfer_dre_eof_reg>.
    Found 1-bit register for signal <sig_xfer_reg_empty>.
    Found 14-bit register for signal <sig_btt_cntr_im0>.
    Found 16-bit register for signal <sig_bytes_to_mbaa_ireg1>.
    Found 1-bit register for signal <sig_addr_aligned_ireg1>.
    Found 1-bit register for signal <sig_btt_lt_b2mbaa_ireg1>.
    Found 1-bit register for signal <sig_btt_eq_b2mbaa_ireg1>.
    Found 1-bit register for signal <sig_brst_cnt_eq_zero_ireg1>.
    Found 1-bit register for signal <sig_brst_cnt_eq_one_ireg1>.
    Found 1-bit register for signal <sig_no_btt_residue_ireg1>.
    Found 16-bit register for signal <sig_addr_cntr_incr_ireg2>.
    Found 16-bit register for signal <sig_predict_addr_lsh_ireg3>.
    Found 16-bit register for signal <sig_adjusted_addr_incr_ireg2>.
    Found 16-bit register for signal <sig_addr_cntr_lsh_im0>.
    Found 32-bit register for signal <sig_addr_cntr_lsh_kh>.
    Found 16-bit register for signal <sig_addr_cntr_im0_msh>.
    Found 1-bit register for signal <sig_first_xfer_im0>.
    Found 1-bit register for signal <sig_cmd2data_valid>.
    Found 1-bit register for signal <sig_cmd2addr_valid>.
    Found 1-bit register for signal <sig_cmd2dre_valid>.
    Found 3-bit register for signal <sig_pcc_sm_state>.
    Found 1-bit register for signal <sig_sm_halt_reg>.
    Found 1-bit register for signal <sig_sm_pop_input_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc1_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc2_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc3_reg>.
    Found 1-bit register for signal <sig_ld_xfer_reg>.
    Found 1-bit register for signal <sig_parent_done>.
    Found 1-bit register for signal <sig_mmap_reset_reg>.
    Found finite state machine <FSM_1> for signal <sig_pcc_sm_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 7                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | sig_mmap_reset_reg (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <sig_adjusted_addr_incr_im1> created at line 1420.
    Found 16-bit adder for signal <sig_predict_addr_lsh_im1> created at line 1619.
    Found 16-bit adder for signal <sig_predict_addr_lsh_im2> created at line 1656.
    Found 16-bit adder for signal <sig_addr_cntr_im0_msh[15]_GND_50_o_add_131_OUT> created at line 1818.
    Found 3-bit subtractor for signal <sig_last_addr_offset_im2> created at line 767.
    Found 14-bit subtractor for signal <GND_50_o_GND_50_o_sub_82_OUT<13:0>> created at line 1372.
    Found 16-bit subtractor for signal <sig_byte_change_minus1_im2> created at line 698.
    Found 16-bit subtractor for signal <sig_bytes_to_mbaa_im0> created at line 724.
    Found 16-bit comparator lessequal for signal <n0211> created at line 1497
    Found 16-bit comparator greater for signal <GND_50_o_sig_bytes_to_mbaa_im0[15]_LessThan_104_o> created at line 1542
    Found 16-bit comparator equal for signal <GND_50_o_sig_bytes_to_mbaa_im0[15]_equal_105_o> created at line 1549
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 307 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_datamover_pcc> synthesized.

Synthesizing Unit <axi_datamover_strb_gen2_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_strb_gen2.vhd".
        C_OP_MODE = 0
        C_STRB_WIDTH = 8
        C_OFFSET_WIDTH = 3
        C_NUM_BYTES_WIDTH = 4
WARNING:Xst:647 - Input <end_addr_offset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit adder for signal <GEN_OFF_LEN_CASE.lsig_end_addr_us> created at line 2523.
    Found 4-bit subtractor for signal <GEN_OFF_LEN_CASE.lsig_incr_offset_bytes_us> created at line 2504.
    Found 31-bit comparator lessequal for signal <n0009> created at line 2410
    Found 31-bit comparator lessequal for signal <n0012> created at line 2410
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <axi_datamover_strb_gen2_1> synthesized.

Synthesizing Unit <axi_datamover_strb_gen2_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_strb_gen2.vhd".
        C_OP_MODE = 1
        C_STRB_WIDTH = 8
        C_OFFSET_WIDTH = 3
        C_NUM_BYTES_WIDTH = 3
WARNING:Xst:647 - Input <num_valid_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_datamover_strb_gen2_2> synthesized.

Synthesizing Unit <axi_datamover_addr_cntl_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_addr_cntl.vhd".
        C_ADDR_FIFO_DEPTH = 4
        C_ADDR_WIDTH = 32
        C_ADDR_ID = 0
        C_ADDR_ID_WIDTH = 4
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi>.
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi_2>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi_2>.
WARNING:Xst:647 - Input <data2addr_data_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" line 577: Output port <fifo_wr_full> of the instance <GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <sig_next_addr_reg>.
    Found 8-bit register for signal <sig_next_len_reg>.
    Found 3-bit register for signal <sig_next_size_reg>.
    Found 2-bit register for signal <sig_next_burst_reg>.
    Found 4-bit register for signal <sig_next_cache_reg>.
    Found 4-bit register for signal <sig_next_user_reg>.
    Found 1-bit register for signal <sig_addr_valid_reg>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_addr_reg_empty>.
    Found 1-bit register for signal <sig_addr_reg_full>.
    Found 1-bit register for signal <sig_posted_to_axi>.
    Found 1-bit register for signal <sig_posted_to_axi_2>.
    Summary:
	inferred  59 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_datamover_addr_cntl_1> synthesized.

Synthesizing Unit <axi_datamover_fifo_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 59
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_3> synthesized.

Synthesizing Unit <srl_fifo_f_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 59
        C_DEPTH = 4
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_1> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 59
        C_DEPTH = 4
        C_FAMILY = "virtex6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_1> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 3
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_1> synthesized.

Synthesizing Unit <dynshreg_f_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 59
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_1> synthesized.

Synthesizing Unit <axi_datamover_rddata_cntl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd".
        C_INCLUDE_DRE = 0
        C_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 3
        C_DATA_CNTL_FIFO_DEPTH = 4
        C_MMAP_DWIDTH = 64
        C_STREAM_DWIDTH = 64
        C_TAG_WIDTH = 4
        C_ENABLE_MM2S_TKEEP = 1
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" line 971: Output port <fifo_wr_full> of the instance <GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" line 971: Output port <fifo_rd_empty> of the instance <GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO> is unconnected or connected to loadless signal.
    Register <sig_rd_xfer_cmplt> equivalent to <sig_last_mmap_dbeat_reg> has been removed
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 8-bit register for signal <sig_next_strt_strb_reg>.
    Found 8-bit register for signal <sig_next_last_strb_reg>.
    Found 1-bit register for signal <sig_next_eof_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 3-bit register for signal <sig_ls_addr_cntr[2]_sig_addr_incr_unsgnd[2]_add_24_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_halt_reg_dly1>.
    Found 1-bit register for signal <sig_halt_reg_dly2>.
    Found 1-bit register for signal <sig_halt_reg_dly3>.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_233_o_add_31_OUT> created at line 1215.
    Found 3-bit subtractor for signal <GND_233_o_GND_233_o_sub_33_OUT<2:0>> created at line 1221.
    Found 8-bit subtractor for signal <GND_233_o_GND_233_o_sub_42_OUT<7:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_rddata_cntl> synthesized.

Synthesizing Unit <axi_datamover_rdmux>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rdmux.vhd".
        C_SEL_ADDR_WIDTH = 3
        C_MMAP_DWIDTH = 64
        C_STREAM_DWIDTH = 64
WARNING:Xst:647 - Input <mstr2data_saddr_lsb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_datamover_rdmux> synthesized.

Synthesizing Unit <axi_datamover_fifo_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 38
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_4> synthesized.

Synthesizing Unit <srl_fifo_f_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 38
        C_DEPTH = 4
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_2> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 38
        C_DEPTH = 4
        C_FAMILY = "zynq"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_2> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 3
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_2> synthesized.

Synthesizing Unit <dynshreg_f_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 38
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_2> synthesized.

Synthesizing Unit <axi_datamover_rd_sf>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_sf.vhd".
        C_SF_FIFO_DEPTH = 128
        C_MAX_BURST_LEN = 16
        C_DRE_IS_USED = 0
        C_DRE_CNTL_FIFO_DEPTH = 4
        C_DRE_ALIGN_WIDTH = 1
        C_MMAP_DWIDTH = 64
        C_STREAM_DWIDTH = 64
        C_STRT_SF_OFFSET_WIDTH = 1
        C_ENABLE_MM2S_TKEEP = 1
        C_TAG_WIDTH = 4
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <mstr2dre_dre_src_align> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mstr2dre_dre_dest_align> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1343: Output port <fifo_wr_full> of the instance <OMIT_DRE_CNTL.I_DRE_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1343: Output port <fifo_rd_empty> of the instance <OMIT_DRE_CNTL.I_DRE_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1917: Output port <SFIFO_Rd_count> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1917: Output port <SFIFO_Rd_count_minus1> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1917: Output port <SFIFO_Empty> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1917: Output port <SFIFO_Almost_full> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1917: Output port <SFIFO_Almost_empty> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_rd_sf.vhd" line 1917: Output port <SFIFO_Rd_ack> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <sig_token_cntr>.
    Found 1-bit register for signal <sig_ok_to_post_rd_addr>.
    Found 1-bit register for signal <OMIT_UNPACKING.lsig_cmd_loaded>.
    Found 4-bit adder for signal <sig_token_cntr[3]_GND_242_o_add_10_OUT> created at line 1736.
    Found 6-bit adder for signal <sig_commit_plus_actual> created at line 1857.
    Found 4-bit subtractor for signal <n0096[3:0]> created at line 1857.
    Found 4-bit subtractor for signal <GND_242_o_GND_242_o_sub_12_OUT<3:0>> created at line 1741.
    Found 6-bit comparator lessequal for signal <sig_stall_rd_addr_posts> created at line 1865
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <axi_datamover_rd_sf> synthesized.

Synthesizing Unit <axi_datamover_fifo_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 8
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_5> synthesized.

Synthesizing Unit <srl_fifo_f_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 8
        C_DEPTH = 4
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_3> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 8
        C_DEPTH = 4
        C_FAMILY = "zynq"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_3> synthesized.

Synthesizing Unit <dynshreg_f_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 8
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_3> synthesized.

Synthesizing Unit <axi_datamover_sfifo_autord_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd".
        C_DWIDTH = 75
        C_DEPTH = 128
        C_DATA_CNT_WIDTH = 8
        C_NEED_ALMOST_EMPTY = 0
        C_NEED_ALMOST_FULL = 0
        C_USE_BLKMEM = 1
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Almost_full> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Wr_ack> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Rd_err> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Wr_err> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'raw_data_count_corr_minus1', unconnected in block 'axi_datamover_sfifo_autord_1', is tied to its initial value (00000000).
    Found 1-bit register for signal <hold_ff_q>.
    Found 32-bit adder for signal <n0042> created at line 528.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <axi_datamover_sfifo_autord_1> synthesized.

Synthesizing Unit <sync_fifo_fg_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd".
        C_FAMILY = "zynq"
        C_DCOUNT_WIDTH = 8
        C_ENABLE_RLOCS = 0
        C_HAS_DCOUNT = 1
        C_HAS_RD_ACK = 1
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 1
        C_HAS_WR_ERR = 0
        C_HAS_ALMOST_FULL = 0
        C_MEMORY_TYPE = 1
        C_PORTS_DIFFER = 0
        C_RD_ACK_LOW = 0
        C_USE_EMBEDDED_REG = 1
        C_READ_DATA_WIDTH = 75
        C_READ_DEPTH = 128
        C_RD_ERR_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_ERR_LOW = 0
        C_PRELOAD_REGS = 1
        C_PRELOAD_LATENCY = 0
        C_WRITE_DATA_WIDTH = 75
        C_WRITE_DEPTH = 128
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v9_3.fifo_generator_v9_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TKEEP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDEST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <ALMOST_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_AWREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_WREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_BREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_ARREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_RREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXIS_TREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sync_fifo_fg_1> synthesized.

Synthesizing Unit <axi_datamover_skid_buf_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_skid_buf.vhd".
        C_WDATA_WIDTH = 64
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 64-bit register for signal <sig_data_skid_reg>.
    Found 8-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 64-bit register for signal <sig_data_reg_out>.
    Found 8-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 8-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred 162 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_skid_buf_1> synthesized.

Synthesizing Unit <axi_datamover_s2mm_full_wrap>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd".
        C_INCLUDE_S2MM = 1
        C_S2MM_AWID = 1
        C_S2MM_ID_WIDTH = 4
        C_S2MM_ADDR_WIDTH = 32
        C_S2MM_MDATA_WIDTH = 64
        C_S2MM_SDATA_WIDTH = 64
        C_INCLUDE_S2MM_STSFIFO = 1
        C_S2MM_STSCMD_FIFO_DEPTH = 1
        C_S2MM_STSCMD_IS_ASYNC = 0
        C_INCLUDE_S2MM_DRE = 0
        C_S2MM_BURST_SIZE = 16
        C_S2MM_BTT_USED = 14
        C_S2MM_SUPPORT_INDET_BTT = 1
        C_S2MM_ADDR_PIPE_DEPTH = 4
        C_TAG_WIDTH = 4
        C_INCLUDE_S2MM_GP_SF = 1
        C_ENABLE_CACHE_USER = 0
        C_ENABLE_S2MM_TKEEP = 1
        C_ENABLE_SKID_BUF = "11111"
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <s2mm_cmd_wdata<71:68>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_dbg_sel<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" line 1805: Output port <dre2all_halted> of the instance <GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" line 2151: Output port <addr2axi_acache> of the instance <I_ADDR_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" line 2151: Output port <addr2axi_auser> of the instance <I_ADDR_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" line 2220: Output port <data2all_dcntlr_halted> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_datamover_s2mm_full_wrap> synthesized.

Synthesizing Unit <axi_datamover_cmd_status_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_cmd_status.vhd".
        C_ADDR_WIDTH = 32
        C_INCLUDE_STSFIFO = 1
        C_STSCMD_FIFO_DEPTH = 1
        C_STSCMD_IS_ASYNC = 0
        C_CMD_WIDTH = 68
        C_STS_WIDTH = 32
        C_ENABLE_CACHE_USER = 0
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <cache_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <secondary_awclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 356: Output port <fifo_wr_full> of the instance <I_CMD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 356: Output port <fifo_rd_empty> of the instance <I_CMD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 469: Output port <fifo_wr_full> of the instance <GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 469: Output port <fifo_rd_empty> of the instance <GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_datamover_cmd_status_2> synthesized.

Synthesizing Unit <axi_datamover_fifo_6>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 32
        C_DEPTH = 1
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 32-bit register for signal <USE_SINGLE_REG.sig_regfifo_dout_reg>.
    Found 1-bit register for signal <USE_SINGLE_REG.sig_regfifo_full_reg>.
    Found 1-bit register for signal <USE_SINGLE_REG.sig_regfifo_empty_reg>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred  37 D-type flip-flop(s).
Unit <axi_datamover_fifo_6> synthesized.

Synthesizing Unit <axi_datamover_wr_status_cntl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd".
        C_ENABLE_INDET_BTT = 1
        C_SF_BYTES_RCVD_WIDTH = 14
        C_STS_FIFO_DEPTH = 6
        C_STS_WIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <calc2wsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2wsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data2wsc_last_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 647: Output port <fifo_wr_full> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 647: Output port <fifo_rd_empty> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 1100: Output port <fifo_wr_full> of the instance <GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" line 1100: Output port <fifo_rd_empty> of the instance <GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'sig_data_last_err_reg', unconnected in block 'axi_datamover_wr_status_cntl', is tied to its initial value (0).
    Found 4-bit register for signal <sig_wdc_statcnt>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 14-bit register for signal <GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd>.
    Found 1-bit register for signal <GEN_ENABLE_INDET_BTT.sig_coelsc_eop>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_coelsc_reg_empty>.
    Found 4-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_halt_reg_dly1>.
    Found 1-bit register for signal <sig_halt_reg_dly2>.
    Found 1-bit register for signal <sig_halt_reg_dly3>.
    Found 1-bit register for signal <sig_wdc_status_going_full>.
    Found 4-bit adder for signal <sig_wdc_statcnt[3]_GND_825_o_add_10_OUT> created at line 759.
    Found 4-bit adder for signal <sig_addr_posted_cntr[3]_GND_825_o_add_31_OUT> created at line 1334.
    Found 4-bit subtractor for signal <GND_825_o_GND_825_o_sub_12_OUT<3:0>> created at line 765.
    Found 4-bit subtractor for signal <GND_825_o_GND_825_o_sub_33_OUT<3:0>> created at line 1340.
    Found 4-bit comparator lessequal for signal <n0030> created at line 707
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <axi_datamover_wr_status_cntl> synthesized.

Synthesizing Unit <axi_datamover_fifo_7>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 2
        C_DEPTH = 6
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_7> synthesized.

Synthesizing Unit <srl_fifo_f_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 6
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_4> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 6
        C_FAMILY = "zynq"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 4-bit comparator lessequal for signal <n0016> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_4> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 4
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_3> synthesized.

Synthesizing Unit <dynshreg_f_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 6
        C_DWIDTH = 2
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_4> synthesized.

Synthesizing Unit <axi_datamover_fifo_8>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 21
        C_DEPTH = 6
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_8> synthesized.

Synthesizing Unit <srl_fifo_f_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 21
        C_DEPTH = 6
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_5> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 21
        C_DEPTH = 6
        C_FAMILY = "zynq"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 4-bit comparator lessequal for signal <n0016> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_5> synthesized.

Synthesizing Unit <dynshreg_f_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 6
        C_DWIDTH = 21
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_5> synthesized.

Synthesizing Unit <axi_datamover_ibttcc>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_ibttcc.vhd".
        C_SF_XFER_BYTES_WIDTH = 8
        C_DRE_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 3
        C_ADDR_WIDTH = 32
        C_STREAM_DWIDTH = 64
        C_MAX_BURST_LEN = 16
        C_CMD_WIDTH = 68
        C_TAG_WIDTH = 4
        C_BTT_USED = 14
        C_NATIVE_XFER_WIDTH = 64
        C_STRT_SF_OFFSET_WIDTH = 1
    Set property "KEEP = TRUE" for signal <sig_input_addr_reg>.
    Set property "equivalent_register_removal = no" for signal <sig_input_addr_reg>.
    Set property "KEEP = TRUE" for signal <sig_input_addr_reg1>.
    Set property "equivalent_register_removal = no" for signal <sig_input_addr_reg1>.
WARNING:Xst:647 - Input <cmd2mstr_command<22:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <sig_input_cache_type_reg>.
    Found 4-bit register for signal <sig_input_user_type_reg>.
    Found 32-bit register for signal <sig_input_addr_reg>.
    Found 1-bit register for signal <sig_input_burst_type_reg>.
    Found 4-bit register for signal <sig_input_tag_reg>.
    Found 6-bit register for signal <sig_input_dsa_reg>.
    Found 1-bit register for signal <sig_input_drr_reg>.
    Found 1-bit register for signal <sig_input_eof_reg>.
    Found 1-bit register for signal <sig_input_reg_empty>.
    Found 3-bit register for signal <sig_psm_state>.
    Found 1-bit register for signal <sig_psm_halt>.
    Found 1-bit register for signal <sig_psm_pop_input_cmd>.
    Found 1-bit register for signal <sig_psm_ld_calc1>.
    Found 1-bit register for signal <sig_psm_ld_realigner_reg>.
    Found 1-bit register for signal <sig_psm_ld_chcmd_reg>.
    Found 1-bit register for signal <sig_first_realigner_cmd>.
    Found 14-bit register for signal <sig_btt_cntr>.
    Found 14-bit register for signal <sig_realigner_btt2>.
    Found 1-bit register for signal <sig_skip_align2mbaa_s_h>.
    Found 4-bit register for signal <sig_realign_tag_reg>.
    Found 1-bit register for signal <sig_realign_src_align_reg>.
    Found 1-bit register for signal <sig_realign_dest_align_reg>.
    Found 14-bit register for signal <sig_realign_btt_reg>.
    Found 1-bit register for signal <sig_realign_drr_reg>.
    Found 1-bit register for signal <sig_realign_eof_reg>.
    Found 1-bit register for signal <sig_realign_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_realign_calc_err_reg>.
    Found 1-bit register for signal <sig_realign_strt_offset_reg>.
    Found 1-bit register for signal <sig_realign_reg_empty>.
    Found 1-bit register for signal <sig_realign_reg_full>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 4-bit register for signal <sig_child_tag_reg>.
    Found 32-bit register for signal <sig_child_addr_reg>.
    Found 1-bit register for signal <sig_child_burst_type_reg>.
    Found 4-bit register for signal <sig_child_cache_type_reg>.
    Found 4-bit register for signal <sig_child_user_type_reg>.
    Found 1-bit register for signal <sig_needed_2_realign_cmds>.
    Found 1-bit register for signal <sig_child_error_reg>.
    Found 1-bit register for signal <sig_child_cmd_reg_full>.
    Found 4-bit register for signal <sig_child_qual_tag_reg>.
    Found 1-bit register for signal <sig_child_qual_burst_type>.
    Found 4-bit register for signal <sig_child_qual_cache_type>.
    Found 4-bit register for signal <sig_child_qual_user_type>.
    Found 1-bit register for signal <sig_child_qual_error_reg>.
    Found 1-bit register for signal <sig_child_qual_first_of_2>.
    Found 3-bit register for signal <sig_csm_state>.
    Found 1-bit register for signal <sig_csm_ld_xfer>.
    Found 1-bit register for signal <sig_csm_pop_sf_fifo>.
    Found 1-bit register for signal <sig_csm_pop_child_cmd>.
    Found 1-bit register for signal <sig_child_addr_lsh_rollover_reg>.
    Found 16-bit register for signal <sig_child_addr_cntr_lsh>.
    Found 16-bit register for signal <sig_child_addr_cntr_msh>.
    Found 1-bit register for signal <sig_cmd2data_valid>.
    Found 1-bit register for signal <sig_cmd2addr_valid>.
    Found 4-bit register for signal <sig_xfer_cache_reg>.
    Found 4-bit register for signal <sig_xfer_user_reg>.
    Found 4-bit register for signal <sig_xfer_tag_reg>.
    Found 32-bit register for signal <sig_xfer_addr_reg>.
    Found 8-bit register for signal <sig_xfer_len_reg>.
    Found 1-bit register for signal <sig_xfer_eof_reg>.
    Found 1-bit register for signal <sig_xfer_is_seq_reg>.
    Found 1-bit register for signal <sig_xfer_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_xfer_calc_err_reg>.
    Found 1-bit register for signal <sig_xfer_type_reg>.
    Found 1-bit register for signal <sig_mmap_reset_reg>.
INFO:Xst:1799 - State extra is never reached in FSM <sig_psm_state>.
INFO:Xst:1799 - State extra2 is never reached in FSM <sig_psm_state>.
    Found finite state machine <FSM_2> for signal <sig_psm_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | sig_mmap_reset_reg (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | p_init                                         |
    | Power Up State     | p_init                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <sig_csm_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | sig_mmap_reset_reg (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | ch_init                                        |
    | Power Up State     | ch_init                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <sig_adjusted_addr_incr> created at line 2067.
    Found 16-bit adder for signal <sig_predict_child_addr_lsh> created at line 2099.
    Found 16-bit adder for signal <sig_child_addr_cntr_msh[15]_GND_841_o_add_123_OUT> created at line 2220.
    Found 14-bit subtractor for signal <GND_841_o_GND_841_o_sub_55_OUT<13:0>> created at line 1351.
    Found 16-bit subtractor for signal <GND_841_o_GND_841_o_sub_65_OUT<15:0>> created at line 1421.
    Found 16-bit subtractor for signal <sig_byte_change_minus1> created at line 737.
    Found 16-bit comparator greater for signal <GND_841_o_sig_bytes_to_mbaa[15]_LessThan_69_o> created at line 1439
    Found 16-bit comparator equal for signal <GND_841_o_sig_bytes_to_mbaa[15]_equal_70_o> created at line 1448
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 276 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <axi_datamover_ibttcc> synthesized.

Synthesizing Unit <axi_datamover_s2mm_realign>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd".
        C_ENABLE_INDET_BTT = 1
        C_INCLUDE_DRE = 0
        C_DRE_CNTL_FIFO_DEPTH = 4
        C_DRE_ALIGN_WIDTH = 1
        C_SUPPORT_SCATTER = 1
        C_ENABLE_S2MM_TKEEP = 1
        C_BTT_USED = 14
        C_STREAM_DWIDTH = 64
        C_TAG_WIDTH = 4
        C_STRT_SF_OFFSET_WIDTH = 1
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" line 581: Output port <fifo_wr_full> of the instance <I_DRE_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" line 581: Output port <fifo_rd_empty> of the instance <I_DRE_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" line 1292: Output port <scatter2drc_src_align> of the instance <GEN_INCLUDE_SCATTER.I_S2MM_SCATTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" line 1292: Output port <scatter2drc_flush> of the instance <GEN_INCLUDE_SCATTER.I_S2MM_SCATTER> is unconnected or connected to loadless signal.
    Register <sig_sm_ld_scatter_cmd> equivalent to <sig_sm_ld_dre_cmd> has been removed
    Found 1-bit register for signal <sig_sm_ld_dre_cmd>.
    Found 1-bit register for signal <sig_sm_pop_cmd_fifo>.
    Found 1-bit register for signal <sig_output_strt_offset_reg>.
    Found 1-bit register for signal <GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause>.
    Found 1-bit register for signal <sig_need_cmd_flush>.
    Found 3-bit register for signal <sig_cmdcntl_sm_state>.
    Found finite state machine <FSM_4> for signal <sig_cmdcntl_sm_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | mmap_reset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_datamover_s2mm_realign> synthesized.

Synthesizing Unit <axi_datamover_fifo_9>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 25
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_9> synthesized.

Synthesizing Unit <srl_fifo_f_6>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 25
        C_DEPTH = 4
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_6> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_6>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 25
        C_DEPTH = 4
        C_FAMILY = "zynq"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_6> synthesized.

Synthesizing Unit <dynshreg_f_6>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 25
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_6> synthesized.

Synthesizing Unit <axi_datamover_s2mm_scatter>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd".
        C_ENABLE_INDET_BTT = 1
        C_DRE_ALIGN_WIDTH = 1
        C_BTT_USED = 14
        C_STREAM_DWIDTH = 64
        C_ENABLE_S2MM_TKEEP = 1
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" line 603: Output port <m_strb_error> of the instance <I_MSSAI_SKID_BUF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" line 1318: Output port <fifo_wr_full> of the instance <LOWER_DATAWIDTH.I_TSTRB_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" line 1318: Output port <fifo_rd_tvalid> of the instance <LOWER_DATAWIDTH.I_TSTRB_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'sig_err_underflow_reg', unconnected in block 'axi_datamover_s2mm_scatter', is tied to its initial value (0).
    Found 1-bit register for signal <sig_cmd_empty>.
    Found 3-bit register for signal <sig_curr_strt_offset>.
    Found 3-bit register for signal <sig_next_strt_offset>.
    Found 3-bit register for signal <sig_fifo_mssai>.
    Found 14-bit register for signal <sig_max_first_increment>.
    Found 14-bit register for signal <sig_btt_cntr>.
    Found 1-bit register for signal <sig_btt_eq_0>.
    Found 1-bit register for signal <sig_eop_halt_xfer>.
    Found 1-bit register for signal <ld_btt_cntr_reg1>.
    Found 1-bit register for signal <ld_btt_cntr_reg2>.
    Found 1-bit register for signal <ld_btt_cntr_reg3>.
    Found 1-bit register for signal <sig_eop_sent_reg>.
    Found 1-bit register for signal <sig_curr_eof_reg>.
    Found 1-bit register for signal <GEN_INDET_BTT.lsig_absorb2tlast>.
    Found 1-bit register for signal <sig_cmd_full>.
    Found 3-bit adder for signal <sig_next_strt_offset[2]_sig_btt_offset_slice[2]_add_7_OUT> created at line 756.
    Found 3-bit subtractor for signal <GND_849_o_GND_849_o_sub_12_OUT<2:0>> created at line 789.
    Found 4-bit subtractor for signal <GND_849_o_GND_849_o_sub_20_OUT<3:0>> created at line 887.
    Found 14-bit subtractor for signal <GND_849_o_GND_849_o_sub_26_OUT<13:0>> created at line 925.
    Found 14-bit comparator lessequal for signal <n0047> created at line 864
    Found 14-bit comparator lessequal for signal <n0060> created at line 937
    Found 3-bit comparator lessequal for signal <n0119> created at line 1710
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <axi_datamover_s2mm_scatter> synthesized.

Synthesizing Unit <axi_datamover_mssai_skid_buf>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_mssai_skid_buf.vhd".
        C_WDATA_WIDTH = 64
        C_INDEX_WIDTH = 3
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup2>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup2>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup3>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup3>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup4>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup4>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_dup2>.
    Found 1-bit register for signal <sig_s_ready_dup3>.
    Found 1-bit register for signal <sig_s_ready_dup4>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 64-bit register for signal <sig_data_skid_reg>.
    Found 8-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 64-bit register for signal <sig_data_reg_out>.
    Found 8-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 8-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 3-bit register for signal <sig_mssa_index_reg_out>.
    Found 1-bit register for signal <sig_strb_error_reg_out>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred 169 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_mssai_skid_buf> synthesized.

Synthesizing Unit <axi_datamover_ms_strb_set>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_ms_strb_set.vhd".
        C_STRB_WIDTH = 8
        C_INDEX_WIDTH = 3
    Found 8-bit comparator lessequal for signal <n0005> created at line 988
    Summary:
	inferred   1 Comparator(s).
Unit <axi_datamover_ms_strb_set> synthesized.

Synthesizing Unit <axi_datamover_fifo_10>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 14
        C_DEPTH = 16
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_10> synthesized.

Synthesizing Unit <srl_fifo_f_7>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 14
        C_DEPTH = 16
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_7> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_7>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 14
        C_DEPTH = 16
        C_FAMILY = "virtex6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 5-bit comparator lessequal for signal <n0017> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_7> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 5
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_4> synthesized.

Synthesizing Unit <dynshreg_f_7>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 16
        C_DWIDTH = 14
        C_FAMILY = "virtex6"
    Found 14-bit register for signal <INFERRED_GEN.data<1>>.
    Found 14-bit register for signal <INFERRED_GEN.data<2>>.
    Found 14-bit register for signal <INFERRED_GEN.data<3>>.
    Found 14-bit register for signal <INFERRED_GEN.data<4>>.
    Found 14-bit register for signal <INFERRED_GEN.data<5>>.
    Found 14-bit register for signal <INFERRED_GEN.data<6>>.
    Found 14-bit register for signal <INFERRED_GEN.data<7>>.
    Found 14-bit register for signal <INFERRED_GEN.data<8>>.
    Found 14-bit register for signal <INFERRED_GEN.data<9>>.
    Found 14-bit register for signal <INFERRED_GEN.data<10>>.
    Found 14-bit register for signal <INFERRED_GEN.data<11>>.
    Found 14-bit register for signal <INFERRED_GEN.data<12>>.
    Found 14-bit register for signal <INFERRED_GEN.data<13>>.
    Found 14-bit register for signal <INFERRED_GEN.data<14>>.
    Found 14-bit register for signal <INFERRED_GEN.data<15>>.
    Found 14-bit register for signal <INFERRED_GEN.data<0>>.
    Found 14-bit 16-to-1 multiplexer for signal <Dout> created at line 367.
    Summary:
	inferred 224 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dynshreg_f_7> synthesized.

Synthesizing Unit <axi_datamover_indet_btt>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd".
        C_SF_FIFO_DEPTH = 128
        C_IBTT_XFER_BYTES_WIDTH = 8
        C_STRT_OFFSET_WIDTH = 1
        C_MAX_BURST_LEN = 16
        C_MMAP_DWIDTH = 64
        C_STREAM_DWIDTH = 64
        C_ENABLE_SKID_BUF = "11111"
        C_ENABLE_S2MM_TKEEP = 1
        C_ENABLE_DRE = 0
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <dre2ibtt_strt_addr_offset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 765: Output port <SFIFO_Rd_count> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 765: Output port <SFIFO_Rd_count_minus1> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 765: Output port <SFIFO_Wr_count> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 765: Output port <SFIFO_Empty> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 765: Output port <SFIFO_Almost_full> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 765: Output port <SFIFO_Almost_empty> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 765: Output port <SFIFO_Rd_ack> of the instance <I_XD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1426: Output port <SFIFO_Rd_count> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1426: Output port <SFIFO_Rd_count_minus1> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1426: Output port <SFIFO_Wr_count> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1426: Output port <SFIFO_Empty> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1426: Output port <SFIFO_Almost_full> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1426: Output port <SFIFO_Almost_empty> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_indet_btt.vhd" line 1426: Output port <SFIFO_Rd_ack> of the instance <I_DATA_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_dre2ibtt_eop_reg>.
    Found 1-bit register for signal <sig_clr_dbc_reg>.
    Found 4-bit register for signal <sig_burst_dbeat_cntr>.
    Found 8-bit register for signal <sig_byte_cntr>.
    Found 1-bit register for signal <sig_dre2ibtt_tlast_reg>.
    Found 4-bit adder for signal <sig_burst_dbeat_cntr[3]_GND_871_o_add_5_OUT> created at line 618.
    Found 8-bit adder for signal <sig_byte_cntr[7]_sig_byte_cntr_incr_value[7]_add_10_OUT> created at line 675.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_datamover_indet_btt> synthesized.

Synthesizing Unit <axi_datamover_stbs_set_nodre>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_stbs_set_nodre.vhd".
        C_STROBE_WIDTH = 8
    Summary:
	no macro.
Unit <axi_datamover_stbs_set_nodre> synthesized.

Synthesizing Unit <axi_datamover_sfifo_autord_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd".
        C_DWIDTH = 10
        C_DEPTH = 8
        C_DATA_CNT_WIDTH = 4
        C_NEED_ALMOST_EMPTY = 0
        C_NEED_ALMOST_FULL = 0
        C_USE_BLKMEM = 0
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 227: Output port <Almost_full> of the instance <S6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 227: Output port <Wr_ack> of the instance <S6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 227: Output port <Rd_err> of the instance <S6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 227: Output port <Wr_err> of the instance <S6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'raw_data_count_corr_minus1', unconnected in block 'axi_datamover_sfifo_autord_2', is tied to its initial value (0000).
    Found 1-bit register for signal <hold_ff_q>.
    Found 32-bit adder for signal <n0042> created at line 528.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <axi_datamover_sfifo_autord_2> synthesized.

Synthesizing Unit <sync_fifo_fg_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd".
        C_FAMILY = "zynq"
        C_DCOUNT_WIDTH = 4
        C_ENABLE_RLOCS = 0
        C_HAS_DCOUNT = 1
        C_HAS_RD_ACK = 1
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 1
        C_HAS_WR_ERR = 0
        C_HAS_ALMOST_FULL = 0
        C_MEMORY_TYPE = 0
        C_PORTS_DIFFER = 0
        C_RD_ACK_LOW = 0
        C_USE_EMBEDDED_REG = 0
        C_READ_DATA_WIDTH = 10
        C_READ_DEPTH = 8
        C_RD_ERR_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_ERR_LOW = 0
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_WRITE_DATA_WIDTH = 10
        C_WRITE_DEPTH = 8
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v9_3.fifo_generator_v9_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TKEEP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDEST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <ALMOST_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_AWREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_WREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_BREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_ARREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_RREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXIS_TREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sync_fifo_fg_2> synthesized.

Synthesizing Unit <axi_datamover_sfifo_autord_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd".
        C_DWIDTH = 74
        C_DEPTH = 128
        C_DATA_CNT_WIDTH = 8
        C_NEED_ALMOST_EMPTY = 0
        C_NEED_ALMOST_FULL = 0
        C_USE_BLKMEM = 1
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Almost_full> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Wr_ack> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Rd_err> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" line 281: Output port <Wr_err> of the instance <V6.I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'raw_data_count_corr_minus1', unconnected in block 'axi_datamover_sfifo_autord_3', is tied to its initial value (00000000).
    Found 1-bit register for signal <hold_ff_q>.
    Found 32-bit adder for signal <n0042> created at line 528.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <axi_datamover_sfifo_autord_3> synthesized.

Synthesizing Unit <sync_fifo_fg_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd".
        C_FAMILY = "zynq"
        C_DCOUNT_WIDTH = 8
        C_ENABLE_RLOCS = 0
        C_HAS_DCOUNT = 1
        C_HAS_RD_ACK = 1
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 1
        C_HAS_WR_ERR = 0
        C_HAS_ALMOST_FULL = 0
        C_MEMORY_TYPE = 1
        C_PORTS_DIFFER = 0
        C_RD_ACK_LOW = 0
        C_USE_EMBEDDED_REG = 1
        C_READ_DATA_WIDTH = 74
        C_READ_DEPTH = 128
        C_RD_ERR_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_ERR_LOW = 0
        C_PRELOAD_REGS = 1
        C_PRELOAD_LATENCY = 0
        C_WRITE_DATA_WIDTH = 74
        C_WRITE_DEPTH = 128
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v9_3.fifo_generator_v9_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TKEEP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TDEST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <ALMOST_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_AWREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_WREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_BVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_AWVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_WVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_BREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_ARREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXI_RVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_ARVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXI_RREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <S_AXIS_TREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <M_AXIS_TLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AW_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_W_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_B_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_AR_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXI_R_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 644: Output port <AXIS_PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sync_fifo_fg_3> synthesized.

Synthesizing Unit <axi_datamover_skid_buf_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_skid_buf.vhd".
        C_WDATA_WIDTH = 72
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 72-bit register for signal <sig_data_skid_reg>.
    Found 9-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 72-bit register for signal <sig_data_reg_out>.
    Found 9-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 9-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred 181 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_skid_buf_2> synthesized.

Synthesizing Unit <axi_datamover_addr_cntl_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_addr_cntl.vhd".
        C_ADDR_FIFO_DEPTH = 4
        C_ADDR_WIDTH = 32
        C_ADDR_ID = 1
        C_ADDR_ID_WIDTH = 4
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi>.
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi_2>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi_2>.
WARNING:Xst:647 - Input <data2addr_data_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" line 577: Output port <fifo_wr_full> of the instance <GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <sig_next_addr_reg>.
    Found 8-bit register for signal <sig_next_len_reg>.
    Found 3-bit register for signal <sig_next_size_reg>.
    Found 2-bit register for signal <sig_next_burst_reg>.
    Found 4-bit register for signal <sig_next_cache_reg>.
    Found 4-bit register for signal <sig_next_user_reg>.
    Found 1-bit register for signal <sig_addr_valid_reg>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_addr_reg_empty>.
    Found 1-bit register for signal <sig_addr_reg_full>.
    Found 1-bit register for signal <sig_posted_to_axi>.
    Found 1-bit register for signal <sig_posted_to_axi_2>.
    Summary:
	inferred  59 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_datamover_addr_cntl_2> synthesized.

Synthesizing Unit <axi_datamover_wrdata_cntl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd".
        C_REALIGNER_INCLUDED = 1
        C_ENABLE_INDET_BTT = 1
        C_SF_BYTES_RCVD_WIDTH = 14
        C_SEL_ADDR_WIDTH = 3
        C_DATA_CNTL_FIFO_DEPTH = 4
        C_MMAP_DWIDTH = 64
        C_STREAM_DWIDTH = 64
        C_TAG_WIDTH = 4
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <realign2wdc_eop_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" line 1659: Output port <fifo_wr_full> of the instance <GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" line 1659: Output port <fifo_rd_empty> of the instance <GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'sig_spcl_push_err2wsc', unconnected in block 'axi_datamover_wrdata_cntl', is tied to its initial value (0).
    Found 1-bit register for signal <GEN_INDET_BTT.lsig_end_of_cmd_reg>.
    Found 1-bit register for signal <GEN_INDET_BTT.lsig_eop_reg>.
    Found 14-bit register for signal <GEN_INDET_BTT.lsig_byte_cntr>.
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 1-bit register for signal <sig_push_err2wsc>.
    Found 1-bit register for signal <data2wsc_valid>.
    Found 4-bit register for signal <sig_data2wsc_tag>.
    Found 1-bit register for signal <sig_data2wsc_calc_err>.
    Found 1-bit register for signal <sig_data2wsc_last_err>.
    Found 1-bit register for signal <sig_data2wsc_cmd_cmplt>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 1-bit register for signal <sig_s2mm_ld_nxt_len>.
    Found 8-bit register for signal <sig_s2mm_wr_len>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 8-bit register for signal <sig_next_strt_strb_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 3-bit register for signal <sig_ls_addr_cntr[2]_sig_addr_incr_unsgnd[2]_add_41_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 1-bit register for signal <sig_single_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <data2addr_stop_req>.
    Found 1-bit register for signal <sig_halt_reg_dly1>.
    Found 1-bit register for signal <sig_halt_reg_dly2>.
    Found 1-bit register for signal <sig_halt_reg_dly3>.
    Found 1-bit register for signal <sig_wr_xfer_cmplt>.
    Found 14-bit adder for signal <GEN_INDET_BTT.lsig_byte_cntr[13]_GEN_INDET_BTT.lsig_byte_cntr_incr_value[13]_add_11_OUT> created at line 1305.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_1998_o_add_49_OUT> created at line 1930.
    Found 3-bit subtractor for signal <GND_1998_o_GND_1998_o_sub_51_OUT<2:0>> created at line 1936.
    Found 8-bit subtractor for signal <GND_1998_o_GND_1998_o_sub_60_OUT<7:0>> created at line 1308.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <axi_datamover_wrdata_cntl> synthesized.

Synthesizing Unit <axi_datamover_fifo_11>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 36
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_11> synthesized.

Synthesizing Unit <srl_fifo_f_8>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 36
        C_DEPTH = 4
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_8> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_8>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 36
        C_DEPTH = 4
        C_FAMILY = "zynq"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_8> synthesized.

Synthesizing Unit <dynshreg_f_8>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 36
        C_FAMILY = "zynq"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_8> synthesized.

Synthesizing Unit <axi_datamover_skid2mm_buf>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_skid2mm_buf.vhd".
        C_MDATA_WIDTH = 64
        C_SDATA_WIDTH = 64
        C_ADDR_LSB_WIDTH = 3
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 64-bit register for signal <sig_data_skid_reg>.
    Found 8-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 64-bit register for signal <sig_data_reg_out>.
    Found 8-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred 151 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_skid2mm_buf> synthesized.

Synthesizing Unit <axi_datamover_wr_demux>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v4_02_a/hdl/vhdl/axi_datamover_wr_demux.vhd".
        C_SEL_ADDR_WIDTH = 3
        C_MMAP_DWIDTH = 64
        C_STREAM_DWIDTH = 64
WARNING:Xst:647 - Input <debeat_saddr_lsb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_datamover_wr_demux> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 39
 14-bit adder                                          : 1
 14-bit subtractor                                     : 3
 16-bit adder                                          : 7
 16-bit subtractor                                     : 4
 3-bit adder                                           : 1
 3-bit addsub                                          : 2
 3-bit subtractor                                      : 2
 32-bit adder                                          : 3
 4-bit adder                                           : 4
 4-bit addsub                                          : 3
 4-bit subtractor                                      : 5
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
# Registers                                            : 645
 1-bit register                                        : 492
 10-bit register                                       : 3
 14-bit register                                       : 28
 143-bit register                                      : 2
 150-bit register                                      : 4
 16-bit register                                       : 8
 2-bit register                                        : 2
 3-bit register                                        : 12
 32-bit register                                       : 11
 4-bit register                                        : 36
 6-bit register                                        : 3
 64-bit register                                       : 8
 68-bit register                                       : 2
 72-bit register                                       : 2
 8-bit register                                        : 29
 9-bit register                                        : 3
# Comparators                                          : 30
 14-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 1
 3-bit comparator lessequal                            : 7
 31-bit comparator lessequal                           : 6
 4-bit comparator lessequal                            : 3
 5-bit comparator lessequal                            : 1
 6-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
 8-bit comparator not equal                            : 4
# Multiplexers                                         : 444
 1-bit 2-to-1 multiplexer                              : 377
 14-bit 16-to-1 multiplexer                            : 1
 14-bit 2-to-1 multiplexer                             : 11
 16-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 10
 4-bit 2-to-1 multiplexer                              : 5
 64-bit 2-to-1 multiplexer                             : 4
 72-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 20
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 6
# Xors                                                 : 31
 1-bit xor2                                            : 31

=========================================================================
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/Xilinx/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_1' of component
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_1' using IPEngine generatecore
   flow.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_axi_dma_0_wrapper_fifo_generator_v9_3_1'...
Generating implementation netlist for
'system_axi_dma_0_wrapper_fifo_generator_v9_3_1'...
INFO:sim - Pre-processing HDL files for
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_1'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_axi_dma_0_wrapper_fifo_generator_v9_3_1'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_axi_dma_0_wrapper_fifo_generator_v9_3_1'.

End of process call...
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/Xilinx/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_2' of component
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_2' using IPEngine generatecore
   flow.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_axi_dma_0_wrapper_fifo_generator_v9_3_2'...
Generating implementation netlist for
'system_axi_dma_0_wrapper_fifo_generator_v9_3_2'...
INFO:sim - Pre-processing HDL files for
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_2'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_axi_dma_0_wrapper_fifo_generator_v9_3_2'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_axi_dma_0_wrapper_fifo_generator_v9_3_2'.

End of process call...
Release 14.7 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/Xilinx/14.7/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_3' of component
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_3' using IPEngine generatecore
   flow.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_axi_dma_0_wrapper_fifo_generator_v9_3_3'...
Generating implementation netlist for
'system_axi_dma_0_wrapper_fifo_generator_v9_3_3'...
INFO:sim - Pre-processing HDL files for
   'system_axi_dma_0_wrapper_fifo_generator_v9_3_3'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_axi_dma_0_wrapper_fifo_generator_v9_3_3'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_axi_dma_0_wrapper_fifo_generator_v9_3_3'.

End of process call...
WARNING:Xst:638 - in unit axi_dma_reset Conflict on KEEP property on signal dm_prmry_resetn and dm_scndry_resetn dm_scndry_resetn signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <system_axi_dma_0_wrapper_fifo_generator_v9_3_1.ngc>.
Reading core <system_axi_dma_0_wrapper_fifo_generator_v9_3_2.ngc>.
Reading core <system_axi_dma_0_wrapper_fifo_generator_v9_3_3.ngc>.
Loading core <system_axi_dma_0_wrapper_fifo_generator_v9_3_1> for timing and area information for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
Loading core <system_axi_dma_0_wrapper_fifo_generator_v9_3_2> for timing and area information for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
Loading core <system_axi_dma_0_wrapper_fifo_generator_v9_3_3> for timing and area information for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
WARNING:Xst:2404 -  FFs/Latches <cmnd_data<149:64>> (without init value) have a constant value of 0 in block <axi_dma_smple_sm>.

Synthesizing (advanced) Unit <axi_datamover_ibttcc>.
The following registers are absorbed into accumulator <sig_btt_cntr>: 1 register on signal <sig_btt_cntr>.
The following registers are absorbed into counter <sig_child_addr_cntr_msh>: 1 register on signal <sig_child_addr_cntr_msh>.
Unit <axi_datamover_ibttcc> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_indet_btt>.
The following registers are absorbed into accumulator <sig_byte_cntr>: 1 register on signal <sig_byte_cntr>.
The following registers are absorbed into counter <sig_burst_dbeat_cntr>: 1 register on signal <sig_burst_dbeat_cntr>.
Unit <axi_datamover_indet_btt> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_pcc>.
The following registers are absorbed into accumulator <sig_btt_cntr_im0>: 1 register on signal <sig_btt_cntr_im0>.
The following registers are absorbed into counter <sig_addr_cntr_im0_msh>: 1 register on signal <sig_addr_cntr_im0_msh>.
Unit <axi_datamover_pcc> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_rd_sf>.
The following registers are absorbed into counter <sig_token_cntr>: 1 register on signal <sig_token_cntr>.
Unit <axi_datamover_rd_sf> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_rddata_cntl>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
Unit <axi_datamover_rddata_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_s2mm_scatter>.
The following registers are absorbed into accumulator <sig_btt_cntr>: 1 register on signal <sig_btt_cntr>.
The following registers are absorbed into accumulator <sig_next_strt_offset>: 1 register on signal <sig_next_strt_offset>.
Unit <axi_datamover_s2mm_scatter> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_wr_status_cntl>.
The following registers are absorbed into counter <sig_wdc_statcnt>: 1 register on signal <sig_wdc_statcnt>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
Unit <axi_datamover_wr_status_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_wrdata_cntl>.
The following registers are absorbed into accumulator <GEN_INDET_BTT.lsig_byte_cntr>: 1 register on signal <GEN_INDET_BTT.lsig_byte_cntr>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
Unit <axi_datamover_wrdata_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <dynshreg_f_7>.
	Found 16-bit dynamic shift register for signal <Dout<13>>.
	Found 16-bit dynamic shift register for signal <Dout<12>>.
	Found 16-bit dynamic shift register for signal <Dout<11>>.
	Found 16-bit dynamic shift register for signal <Dout<10>>.
	Found 16-bit dynamic shift register for signal <Dout<9>>.
	Found 16-bit dynamic shift register for signal <Dout<8>>.
	Found 16-bit dynamic shift register for signal <Dout<7>>.
	Found 16-bit dynamic shift register for signal <Dout<6>>.
	Found 16-bit dynamic shift register for signal <Dout<5>>.
	Found 16-bit dynamic shift register for signal <Dout<4>>.
	Found 16-bit dynamic shift register for signal <Dout<3>>.
	Found 16-bit dynamic shift register for signal <Dout<2>>.
	Found 16-bit dynamic shift register for signal <Dout<1>>.
	Found 16-bit dynamic shift register for signal <Dout<0>>.
Unit <dynshreg_f_7> synthesized (advanced).
WARNING:Xst:2677 - Node <sig_input_dsa_reg_1> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_2> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_3> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_4> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_5> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_1> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_2> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_3> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_4> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_5> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_7> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_8> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_9> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_10> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_11> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_12> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_13> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_14> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_15> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_1> of sequential type is unconnected in block <axi_datamover_ibttcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_2> of sequential type is unconnected in block <axi_datamover_ibttcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_3> of sequential type is unconnected in block <axi_datamover_ibttcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_4> of sequential type is unconnected in block <axi_datamover_ibttcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_5> of sequential type is unconnected in block <axi_datamover_ibttcc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 14-bit subtractor                                     : 1
 16-bit adder                                          : 3
 16-bit subtractor                                     : 2
 3-bit adder                                           : 1
 3-bit subtractor                                      : 2
 32-bit adder                                          : 3
 4-bit adder                                           : 3
 4-bit subtractor                                      : 5
 6-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 10
 16-bit up counter                                     : 2
 3-bit updown counter                                  : 2
 4-bit up counter                                      : 1
 4-bit updown counter                                  : 3
 8-bit down counter                                    : 2
# Accumulators                                         : 6
 14-bit down loadable accumulator                      : 3
 14-bit up loadable accumulator                        : 1
 3-bit up accumulator                                  : 1
 8-bit up loadable accumulator                         : 1
# Registers                                            : 3007
 Flip-Flops                                            : 3007
# Shift Registers                                      : 14
 16-bit dynamic shift register                         : 14
# Comparators                                          : 30
 14-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 1
 3-bit comparator lessequal                            : 7
 31-bit comparator lessequal                           : 6
 4-bit comparator lessequal                            : 3
 5-bit comparator lessequal                            : 1
 6-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
 8-bit comparator not equal                            : 4
# Multiplexers                                         : 490
 1-bit 2-to-1 multiplexer                              : 436
 14-bit 2-to-1 multiplexer                             : 7
 16-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 4
 64-bit 2-to-1 multiplexer                             : 4
 72-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 17
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 6
# Xors                                                 : 31
 1-bit xor2                                            : 31

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <dmacr_i_10> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_15> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_11> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_7> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_9> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_8> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_6> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_5> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_4> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dmacr_i_10> has a constant value of 0 in block <axi_dma_register_s2mm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_15> has a constant value of 0 in block <axi_dma_register_s2mm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_11> has a constant value of 0 in block <axi_dma_register_s2mm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_7> has a constant value of 0 in block <axi_dma_register_s2mm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_9> has a constant value of 0 in block <axi_dma_register_s2mm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_8> has a constant value of 0 in block <axi_dma_register_s2mm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_6> has a constant value of 0 in block <axi_dma_register_s2mm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_5> has a constant value of 0 in block <axi_dma_register_s2mm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_4> has a constant value of 0 in block <axi_dma_register_s2mm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_xfer_len_reg_4> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_5> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_6> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_7> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_xfer_len_reg_5> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_6> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_7> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_sready_stop_reg> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_stop_request> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_0> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_1> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_2> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_3> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_4> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_5> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_6> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_7> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_mvalid_stop_reg> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_sstrb_stop_mask_0> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_1> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_2> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_3> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_4> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_5> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_6> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_7> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_8> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_stop_request> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sready_stop_reg> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_mvalid_stop_reg> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmnd_data_14> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_15> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_16> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_17> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_18> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_19> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_20> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_21> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_22> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_24> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_25> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_26> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_27> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_28> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_29> (without init value) has a constant value of 0 in block <axi_dma_smple_sm>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <arready_i> in Unit <axi_dma_lite_if> is equivalent to the following FF/Latch, which will be removed : <arvalid_re_d1> 
INFO:Xst:2261 - The FF/Latch <bvalid_i> in Unit <axi_dma_lite_if> is equivalent to the following FF/Latch, which will be removed : <rst_wvalid_re> 
INFO:Xst:2261 - The FF/Latch <s_axi_lite_rvalid_i> in Unit <axi_dma_lite_if> is equivalent to the following FF/Latch, which will be removed : <rst_rvalid_re> 
INFO:Xst:2261 - The FF/Latch <sig_coelsc_cmd_cmplt_reg> in Unit <axi_datamover_rddata_cntl> is equivalent to the following FF/Latch, which will be removed : <sig_coelsc_reg_full> 
INFO:Xst:2261 - The FF/Latch <cmnd_data_30> in Unit <axi_dma_smple_sm> is equivalent to the following FF/Latch, which will be removed : <cmnd_data_31> 
INFO:Xst:2261 - The FF/Latch <s_axis_s2mm_cmd_tvalid> in Unit <axi_dma_s2mm_cmdsts_if> is equivalent to the following FF/Latch, which will be removed : <s2mm_cmnd_pending> 
INFO:Xst:2261 - The FF/Latch <mm2s_cmnd_pending> in Unit <axi_dma_mm2s_cmdsts_if> is equivalent to the following FF/Latch, which will be removed : <s_axis_mm2s_cmd_tvalid> 
INFO:Xst:2261 - The FF/Latch <sig_input_cache_type_reg_0> in Unit <axi_datamover_pcc> is equivalent to the following 7 FFs/Latches, which will be removed : <sig_input_cache_type_reg_1> <sig_input_cache_type_reg_2> <sig_input_cache_type_reg_3> <sig_input_user_type_reg_0> <sig_input_user_type_reg_1> <sig_input_user_type_reg_2> <sig_input_user_type_reg_3> 
INFO:Xst:2261 - The FF/Latch <sig_input_cache_type_reg_0> in Unit <axi_datamover_ibttcc> is equivalent to the following 7 FFs/Latches, which will be removed : <sig_input_cache_type_reg_1> <sig_input_cache_type_reg_2> <sig_input_cache_type_reg_3> <sig_input_user_type_reg_0> <sig_input_user_type_reg_1> <sig_input_user_type_reg_2> <sig_input_user_type_reg_3> 
INFO:Xst:2261 - The FF/Latch <sig_data_skid_reg_68> in Unit <axi_datamover_skid_buf_2> is equivalent to the following 3 FFs/Latches, which will be removed : <sig_data_skid_reg_69> <sig_data_skid_reg_70> <sig_data_skid_reg_71> 
WARNING:Xst:1293 - FF/Latch <sg_decerr> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sg_interr> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sg_slverr> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dly_irq> has a constant value of 0 in block <axi_dma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sg_decerr> has a constant value of 0 in block <axi_dma_register_s2mm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sg_interr> has a constant value of 0 in block <axi_dma_register_s2mm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sg_slverr> has a constant value of 0 in block <axi_dma_register_s2mm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dly_irq> has a constant value of 0 in block <axi_dma_register_s2mm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_0> of sequential type is unconnected in block <axi_datamover_rddata_cntl>.
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_1> of sequential type is unconnected in block <axi_datamover_rddata_cntl>.
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_2> of sequential type is unconnected in block <axi_datamover_rddata_cntl>.
WARNING:Xst:1293 - FF/Latch <sig_input_cache_type_reg_0> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_cache_reg_0> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_cache_reg_1> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_cache_reg_2> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_cache_reg_3> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_user_reg_0> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_user_reg_1> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_user_reg_2> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_user_reg_3> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_input_cache_type_reg_0> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_user_type_reg_0> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_user_type_reg_1> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_user_type_reg_2> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_user_type_reg_3> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_cache_type_reg_0> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_cache_type_reg_1> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_cache_type_reg_2> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_cache_type_reg_3> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_qual_user_type_3> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_qual_user_type_2> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_qual_user_type_1> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_qual_user_type_0> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_qual_cache_type_3> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_qual_cache_type_2> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_qual_cache_type_1> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_child_qual_cache_type_0> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_user_reg_0> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_user_reg_1> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_user_reg_2> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_user_reg_3> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_cache_reg_0> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_cache_reg_1> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_cache_reg_2> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_cache_reg_3> has a constant value of 0 in block <axi_datamover_ibttcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_data_skid_reg_68> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/FSM_1> on signal <sig_pcc_sm_state[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 init              | 000
 wait_for_cmd      | 001
 calc_1            | 010
 calc_2            | 011
 calc_3            | 100
 wait_on_xfer_push | 101
 chk_if_done       | 110
 error_trap        | 111
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_2> on signal <sig_psm_state[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 p_init         | 000
 p_wait_for_cmd | 001
 p_ld_first_cmd | 010
 p_ld_child_cmd | 011
 p_ld_last_cmd  | 100
 extra          | unreached
 extra2         | unreached
 p_error_trap   | 111
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_3> on signal <sig_csm_state[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ch_init            | 000
 wait_for_pcmd      | 001
 ch_wait_for_sf_cmd | 010
 ch_ld_child_cmd    | 011
 ch_chk_if_done     | 100
 ch_error_trap1     | 101
 ch_error_trap2     | 110
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/FSM_4> on signal <sig_cmdcntl_sm_state[1:6]> with one-hot encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 init                  | 000001
 ld_dre_scatter_first  | 000010
 chk_pop_first         | 000100
 ld_dre_scatter_second | 010000
 chk_pop_second        | 100000
 error_trap            | 001000
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_0> on signal <smpl_cs[1:2]> with user encoding.
Optimizing FSM <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_0> on signal <smpl_cs[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 00
 execute_xfer | 01
 wait_status  | 10
--------------------------
WARNING:Xst:1293 - FF/Latch <sig_bytes_to_mbaa_ireg1_8> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_9> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_10> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_11> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_12> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_13> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_14> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_15> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_8> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_9> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_10> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_11> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_12> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_13> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_14> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_15> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_max_first_increment_4> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_5> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_6> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_7> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_8> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_9> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_10> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_11> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_12> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_max_first_increment_13> has a constant value of 0 in block <axi_datamover_s2mm_scatter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_data_reg_out_68> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_data_reg_out_69> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_data_reg_out_70> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_data_reg_out_71> has a constant value of 0 in block <axi_datamover_skid_buf_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_strb_error_reg_out> has a constant value of 0 in block <axi_datamover_mssai_skid_buf>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <dynshreg_f_2> ...

Optimizing unit <dynshreg_f_1> ...

Optimizing unit <dynshreg_f_3> ...

Optimizing unit <dynshreg_f_5> ...

Optimizing unit <dynshreg_f_6> ...

Optimizing unit <dynshreg_f_7> ...

Optimizing unit <dynshreg_f_8> ...

Optimizing unit <system_axi_dma_0_wrapper> ...

Optimizing unit <axi_dma_reg_module> ...

Optimizing unit <axi_dma_lite_if> ...

Optimizing unit <axi_dma_register> ...

Optimizing unit <axi_dma_register_s2mm> ...

Optimizing unit <axi_datamover_mm2s_full_wrap> ...

Optimizing unit <axi_datamover_rddata_cntl> ...

Optimizing unit <axi_datamover_fifo_4> ...

Optimizing unit <srl_fifo_rbu_f_2> ...

Optimizing unit <axi_datamover_fifo_2> ...

Optimizing unit <axi_datamover_rd_status_cntl> ...

Optimizing unit <axi_datamover_pcc> ...
INFO:Xst:2261 - The FF/Latch <sig_bytes_to_mbaa_ireg1_7> in Unit <axi_datamover_pcc> is equivalent to the following FF/Latch, which will be removed : <sig_addr_aligned_ireg1> 

Optimizing unit <axi_datamover_strb_gen2_1> ...

Optimizing unit <axi_datamover_addr_cntl_1> ...

Optimizing unit <srl_fifo_rbu_f_1> ...

Optimizing unit <cntr_incr_decr_addn_f_1> ...

Optimizing unit <axi_datamover_rd_sf> ...

Optimizing unit <axi_datamover_fifo_5> ...

Optimizing unit <srl_fifo_rbu_f_3> ...

Optimizing unit <axi_datamover_sfifo_autord_1> ...

Optimizing unit <axi_datamover_skid_buf_1> ...

Optimizing unit <axi_datamover_s2mm_full_wrap> ...

Optimizing unit <axi_datamover_wr_status_cntl> ...

Optimizing unit <axi_datamover_fifo_7> ...

Optimizing unit <srl_fifo_rbu_f_4> ...

Optimizing unit <axi_datamover_fifo_8> ...

Optimizing unit <srl_fifo_rbu_f_5> ...

Optimizing unit <axi_datamover_fifo_6> ...

Optimizing unit <axi_datamover_ibttcc> ...

Optimizing unit <axi_datamover_s2mm_realign> ...
INFO:Xst:2261 - The FF/Latch <sig_sm_ld_dre_cmd> in Unit <axi_datamover_s2mm_realign> is equivalent to the following FF/Latch, which will be removed : <sig_cmdcntl_sm_state_FSM_FFd4> 

Optimizing unit <axi_datamover_fifo_9> ...

Optimizing unit <srl_fifo_rbu_f_6> ...

Optimizing unit <axi_datamover_s2mm_scatter> ...

Optimizing unit <axi_datamover_mssai_skid_buf> ...

Optimizing unit <axi_datamover_fifo_10> ...

Optimizing unit <srl_fifo_rbu_f_7> ...

Optimizing unit <cntr_incr_decr_addn_f_4> ...

Optimizing unit <axi_datamover_indet_btt> ...

Optimizing unit <axi_datamover_sfifo_autord_2> ...

Optimizing unit <axi_datamover_sfifo_autord_3> ...

Optimizing unit <axi_datamover_skid_buf_2> ...

Optimizing unit <axi_datamover_addr_cntl_2> ...

Optimizing unit <axi_datamover_wrdata_cntl> ...

Optimizing unit <axi_datamover_fifo_11> ...

Optimizing unit <srl_fifo_rbu_f_8> ...

Optimizing unit <axi_datamover_skid2mm_buf> ...

Optimizing unit <axi_dma_smple_sm> ...

Optimizing unit <axi_dma_s2mm_cmdsts_if> ...

Optimizing unit <axi_dma_s2mm_sts_mngr> ...

Optimizing unit <axi_dma_rst_module> ...

Optimizing unit <axi_dma_reset> ...

Optimizing unit <axi_dma_mm2s_cmdsts_if> ...

Optimizing unit <axi_dma_mm2s_sts_mngr> ...

Optimizing unit <axi_dma_sofeof_gen> ...
WARNING:Xst:1710 - FF/Latch <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_24> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_64> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_65> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_66> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_67> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_24> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_64> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_65> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_66> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_67> (without init value) has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_24> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_64> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_65> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_66> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_67> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_24> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_64> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_65> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_66> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_67> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_dsa_reg_0> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_tag_reg_0> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_tag_reg_1> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_tag_reg_2> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_tag_reg_3> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_0> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_1> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_2> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_dsa_reg_0> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_3> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_tag_reg_1> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_tag_reg_0> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_tag_reg_2> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_tag_reg_3> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_dsa_reg_0> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg_0> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg_1> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg_2> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg_3> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg_0> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg_1> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg_2> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg_3> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_src_align_reg_0> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_tag_reg_3> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_tag_reg_0> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_tag_reg_1> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_tag_reg_2> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_tag_reg_3> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_tag_reg_2> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_tag_reg_1> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_tag_reg_0> has a constant value of 0 in block <system_axi_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_142> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_141> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_140> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_139> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_138> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_137> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_136> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_135> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_134> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_133> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_132> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_131> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_130> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_129> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_128> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_127> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_126> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_125> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_124> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_123> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_122> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_121> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_120> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_119> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_118> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_117> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_116> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_115> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_114> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_113> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_112> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_111> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_110> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_109> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_108> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_107> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_106> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_105> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_104> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_103> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_102> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_101> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_100> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_99> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_98> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_97> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_96> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_95> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_94> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_93> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_92> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_91> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_90> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_89> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_88> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_87> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_86> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_85> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_84> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_83> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_82> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_81> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_80> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_79> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_78> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_77> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_76> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_75> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_74> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_73> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_72> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_71> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_70> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_69> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_68> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_67> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_66> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_65> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_64> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_63> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_62> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_61> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_60> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_59> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_58> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_57> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_56> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_55> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_54> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_53> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_52> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_51> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_50> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_49> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_48> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_47> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_46> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_45> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_44> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_43> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_42> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_41> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_40> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_39> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_38> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_37> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_36> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_35> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_34> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_33> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_32> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_31> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_30> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_29> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_28> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_27> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_26> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_25> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_24> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_23> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_22> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_21> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_20> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_19> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_18> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_17> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_16> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_15> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_14> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_13> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_12> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_11> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_10> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_9> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_8> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_7> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_6> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_5> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_4> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_142> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_141> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_140> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_139> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_138> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_137> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_136> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_135> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_134> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_133> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_132> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_131> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_130> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_129> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_128> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_127> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_126> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_125> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_124> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_123> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_122> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_121> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_120> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_119> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_118> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_117> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_116> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_115> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_114> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_113> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_112> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_111> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_110> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_109> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_108> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_107> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_106> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_105> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_104> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_103> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_102> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_101> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_100> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_99> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_98> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_97> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_96> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_95> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_94> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_93> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_92> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_91> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_90> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_89> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_88> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_87> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_86> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_85> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_84> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_83> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_82> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_81> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_80> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_79> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_78> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_77> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_76> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_75> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_74> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_73> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_72> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_71> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_70> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_69> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_68> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_67> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_66> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_65> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_64> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_63> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_62> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_61> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_60> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_59> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_58> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_57> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_56> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_55> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_54> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_53> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_52> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_51> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_50> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_49> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_48> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_47> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_46> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_45> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_44> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_43> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_42> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_41> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_40> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_39> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_38> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_37> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_36> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_35> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_34> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_33> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_32> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_31> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_30> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_29> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_28> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_27> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_26> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_25> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_24> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_23> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_21> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_20> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_19> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_17> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_16> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_15> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_14> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_11> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_9> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_8> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_7> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_5> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_4> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_14> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_15> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_16> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_17> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_18> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_19> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_20> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_21> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_22> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_25> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_26> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_27> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_28> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_29> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_okay_reg> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_7> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_okay_reg> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_13> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_12> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_11> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_10> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_9> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_8> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_7> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_6> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_5> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_4> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_user_reg_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_user_reg_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_user_reg_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_user_reg_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_cache_reg_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_cache_reg_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_cache_reg_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_cache_reg_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_29> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_28> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_27> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_26> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_25> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_22> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_21> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_20> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_19> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_18> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_17> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_16> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_15> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_14> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_30> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_29> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_28> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_27> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_26> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_25> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_24> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_23> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_22> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_output_strt_offset_reg_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_user_reg_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_user_reg_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_user_reg_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_user_reg_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_cache_reg_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_cache_reg_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_cache_reg_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_cache_reg_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_ls_addr_cntr_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_ls_addr_cntr_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_ls_addr_cntr_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_wr_xfer_cmplt> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_ld_nxt_len> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_7> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_6> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_5> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_4> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_packet_eof_i> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_tag_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_tag_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_tag_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_tag_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_149> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_148> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_147> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_146> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_145> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_144> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_143> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_142> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_141> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_140> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_139> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_138> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_137> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_136> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_135> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_134> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_133> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_132> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_131> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_130> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_129> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_128> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_127> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_126> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_125> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_124> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_123> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_122> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_121> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_120> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_119> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_118> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_117> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_116> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_115> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_114> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_113> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_112> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_111> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_110> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_109> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_108> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_107> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_106> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_105> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_104> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_103> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_102> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_101> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_100> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_99> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_98> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_97> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_96> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_95> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_94> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_93> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_92> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_91> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_90> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_89> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_88> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_87> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_86> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_85> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_84> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_83> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_82> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_81> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_80> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_79> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_78> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_77> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_76> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_75> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_74> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_73> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_72> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_71> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_70> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_69> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_68> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_29> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_28> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_27> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_26> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_25> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_22> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_21> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_20> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_19> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_18> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_17> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_16> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_15> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_14> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_tag_3> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_tag_2> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_tag_1> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_tag_0> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_done> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_149> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_148> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_147> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_146> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_145> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_144> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_143> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_142> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_141> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_140> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_139> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_138> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_137> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_136> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_135> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_134> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_133> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_132> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_131> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_130> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_129> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_128> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_127> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_126> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_125> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_124> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_123> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_122> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_121> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_120> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_119> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_118> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_117> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_116> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_115> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_114> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_113> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_112> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_111> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_110> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_109> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_108> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_107> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_106> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_105> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_104> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_103> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_102> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_101> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_100> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_99> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_98> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_97> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_96> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_95> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_94> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_93> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_92> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_91> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_90> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_89> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_88> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_87> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_86> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_85> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_84> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_83> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_82> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_81> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_80> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_79> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_78> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_77> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_76> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_75> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_74> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_73> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_72> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_71> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_70> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_69> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_68> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_29> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_28> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_27> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_26> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_25> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_22> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_21> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_20> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_19> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_18> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_17> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_16> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_15> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_14> of sequential type is unconnected in block <system_axi_dma_0_wrapper>.
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 11 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg>
   <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_31> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axis_mm2s_cmd_tdata_30> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_0> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 9 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_1> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_2> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_3> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_4> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_5> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_6>
   <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_7> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_0> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_finish_addr_offset_ireg2_0> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_1> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_finish_addr_offset_ireg2_1> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_2> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_finish_addr_offset_ireg2_2> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 9 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_7> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_6> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_5> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_4> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_3>
   <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_2> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_1> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_0> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_inhibit_rdy_n> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_inhibit_rdy_n> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_RST_MODULE/m_axi_sg_hrdresetn> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_RST_MODULE/hrd_resetn_i_d1> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_31> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_30> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done> in Unit <system_axi_dma_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_done> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done> <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_31> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_30> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_30> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_31> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_drr_reg> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_eof_reg> 
INFO:Xst:2261 - The FF/Latch <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_eof_reg> in Unit <system_axi_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_drr_reg> 
Found area constraint ratio of 100 (+ 0) on block system_axi_dma_0_wrapper, actual ratio is 6.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
FlipFlop axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <system_axi_dma_0_wrapper> :
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <axi_dma_0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sft_rst_dly7> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <axi_dma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sft_rst_dly7> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <system_axi_dma_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2243
 Flip-Flops                                            : 2243

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_axi_dma_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2159
#      GND                         : 6
#      INV                         : 45
#      LUT1                        : 28
#      LUT2                        : 212
#      LUT3                        : 630
#      LUT4                        : 194
#      LUT5                        : 244
#      LUT6                        : 403
#      MUXCY                       : 159
#      MUXCY_L                     : 31
#      MUXF7                       : 8
#      VCC                         : 3
#      XORCY                       : 196
# FlipFlops/Latches                : 2372
#      FD                          : 141
#      FDE                         : 260
#      FDR                         : 218
#      FDRE                        : 1702
#      FDS                         : 41
#      FDSE                        : 10
# RAMS                             : 9
#      RAM32M                      : 1
#      RAM32X1D                    : 4
#      RAMB18E1                    : 2
#      RAMB36E1                    : 2
# Shift Registers                  : 262
#      SRLC16E                     : 262

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2372  out of  106400     2%  
 Number of Slice LUTs:                 2030  out of  53200     3%  
    Number used as Logic:              1756  out of  53200     3%  
    Number used as Memory:              274  out of  17400     1%  
       Number used as RAM:               12
       Number used as SRL:              262

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3073
   Number with an unused Flip Flop:     701  out of   3073    22%  
   Number with an unused LUT:          1043  out of   3073    33%  
   Number of fully used LUT-FF pairs:  1329  out of   3073    43%  
   Number of unique control sets:       117

IO Utilization: 
 Number of IOs:                         857
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of    140     2%  
    Number using Block RAM only:          3

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                  | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------+-------+
s_axi_lite_aclk                    | NONE(axi_dma_0/I_S2MM_DMA_MNGR/s2mm_stop)                                                                              | 532   |
m_axi_mm2s_aclk                    | NONE(axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg)               | 715   |
m_axi_s2mm_aclk                    | NONE(axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg)| 1396  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                 | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                | NONE(axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)        | 2     |
axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.372ns (Maximum Frequency: 228.728MHz)
   Minimum input arrival time before clock: 2.508ns
   Maximum output required time after clock: 1.815ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 's_axi_lite_aclk'
  Clock period: 2.976ns (frequency: 336.049MHz)
  Total number of paths / destination ports: 3511 / 1261
-------------------------------------------------------------------------
Delay:               2.976ns (Levels of Logic = 4)
  Source:            axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_6 (FF)
  Destination:       axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_12 (FF)
  Source Clock:      s_axi_lite_aclk rising
  Destination Clock: s_axi_lite_aclk rising

  Data Path: axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_6 to axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             65   0.282   0.762  axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_6 (axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_6)
     LUT3:I0->O            1   0.053   0.485  axi_dma_0/I_AXI_DMA_REG_MODULE/_n0262<12>1 (axi_dma_0/I_AXI_DMA_REG_MODULE/_n0262<12>1)
     LUT6:I4->O            1   0.053   0.739  axi_dma_0/I_AXI_DMA_REG_MODULE/_n0262<12>2 (axi_dma_0/I_AXI_DMA_REG_MODULE/_n0262<12>2)
     LUT6:I0->O            1   0.053   0.485  axi_dma_0/I_AXI_DMA_REG_MODULE/_n0262<12>4 (axi_dma_0/I_AXI_DMA_REG_MODULE/_n0262<12>4)
     LUT5:I3->O            1   0.053   0.000  axi_dma_0/I_AXI_DMA_REG_MODULE/_n0262<12>5 (axi_dma_0/I_AXI_DMA_REG_MODULE/_n0262<12>)
     FDRE:D                    0.011          axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_12
    ----------------------------------------
    Total                      2.976ns (0.505ns logic, 2.471ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_axi_mm2s_aclk'
  Clock period: 3.852ns (frequency: 259.616MHz)
  Total number of paths / destination ports: 11208 / 2036
-------------------------------------------------------------------------
Delay:               3.852ns (Levels of Logic = 7)
  Source:            axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full (FF)
  Destination:       axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full (FF)
  Source Clock:      m_axi_mm2s_aclk rising
  Destination Clock: m_axi_mm2s_aclk rising

  Data Path: axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full to axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.739  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full)
     LUT5:I0->O            4   0.053   0.433  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe11 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe1)
     LUT4:I3->O            7   0.053   0.453  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2mmap_ready1 (m_axi_mm2s_rready)
     LUT6:I5->O           38   0.053   0.567  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg3 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg)
     LUT3:I2->O            1   0.053   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Mxor_STRUCTURAL_A_GEN.hsum_A<0>_xo<0>1 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.hsum_A<0>)
     MUXCY_L:S->LO         1   0.291   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<1>)
     XORCY:CI->O           2   0.320   0.491  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].XORCY_I (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1<1>)
     LUT3:I1->O            1   0.053   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1<2>1 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1)
     FDR:D                     0.011          axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
    ----------------------------------------
    Total                      3.852ns (1.169ns logic, 2.683ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_axi_s2mm_aclk'
  Clock period: 4.372ns (frequency: 228.728MHz)
  Total number of paths / destination ports: 34144 / 3783
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 7)
  Source:            axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_3 (FF)
  Destination:       axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_6 (FF)
  Source Clock:      m_axi_s2mm_aclk rising
  Destination Clock: m_axi_s2mm_aclk rising

  Data Path: axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_3 to axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.282   0.758  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_3 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg<3>)
     LUT5:I0->O            4   0.053   0.433  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_addr_aligned<6>11 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Msub_GND_841_o_GND_841_o_sub_65_OUT<15:0>_cy<4>)
     LUT3:I2->O           14   0.053   0.498  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mmux_sig_bytes_to_mbaa81 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_addr_aligned)
     LUT6:I5->O            4   0.053   0.433  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mmux_sig_bytes_to_mbaa51 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_bytes_to_mbaa<4>)
     LUT6:I5->O            1   0.053   0.602  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2)
     LUT6:I3->O           18   0.053   0.525  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa6 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa)
     LUT6:I5->O            8   0.053   0.459  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa1 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa)
     LUT5:I4->O            1   0.053   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_rstpot1 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_rstpot1)
     FD:D                      0.011          axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h
    ----------------------------------------
    Total                      4.372ns (0.664ns logic, 3.708ns route)
                                       (15.2% logic, 84.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_axi_lite_aclk'
  Total number of paths / destination ports: 441 / 247
-------------------------------------------------------------------------
Offset:              1.927ns (Levels of Logic = 2)
  Source:            s_axi_lite_wdata<20> (PAD)
  Destination:       axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_17 (FF)
  Destination Clock: s_axi_lite_aclk rising

  Data Path: s_axi_lite_wdata<20> to axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            2   0.053   0.731  axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/Reset_OR_DriverANDClockEnable_SW0 (N14)
     LUT6:I1->O            7   0.053   0.439  axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/Reset_OR_DriverANDClockEnable (axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.325          axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_21
    ----------------------------------------
    Total                      1.927ns (0.757ns logic, 1.170ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_axi_mm2s_aclk'
  Total number of paths / destination ports: 334 / 267
-------------------------------------------------------------------------
Offset:              2.508ns (Levels of Logic = 6)
  Source:            m_axi_mm2s_rvalid (PAD)
  Destination:       axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full (FF)
  Destination Clock: m_axi_mm2s_aclk rising

  Data Path: m_axi_mm2s_rvalid to axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I2->O            1   0.053   0.602  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg2 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg2)
     LUT6:I3->O           38   0.053   0.567  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg3 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg)
     LUT3:I2->O            1   0.053   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Mxor_STRUCTURAL_A_GEN.hsum_A<0>_xo<0>1 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.hsum_A<0>)
     MUXCY_L:S->LO         1   0.291   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<1>)
     XORCY:CI->O           2   0.320   0.491  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].XORCY_I (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1<1>)
     LUT3:I1->O            1   0.053   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1<2>1 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1)
     FDR:D                     0.011          axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
    ----------------------------------------
    Total                      2.508ns (0.848ns logic, 1.660ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_axi_s2mm_aclk'
  Total number of paths / destination ports: 302 / 293
-------------------------------------------------------------------------
Offset:              1.622ns (Levels of Logic = 6)
  Source:            m_axi_s2mm_bvalid (PAD)
  Destination:       axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full (FF)
  Destination Clock: m_axi_s2mm_aclk rising

  Data Path: m_axi_s2mm_bvalid to axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I1->O            3   0.053   0.413  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo1 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo)
     MUXCY_L:CI->LO        1   0.015   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<1>)
     MUXCY_L:CI->LO        1   0.015   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<2>)
     MUXCY_L:CI->LO        1   0.015   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.cry<3>)
     XORCY:CI->O           2   0.320   0.641  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].XORCY_I (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1<3>)
     LUT4:I0->O            1   0.053   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1<3>1 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1)
     FDR:D                     0.011          axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full
    ----------------------------------------
    Total                      1.622ns (0.568ns logic, 1.054ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_axi_lite_aclk'
  Total number of paths / destination ports: 77 / 47
-------------------------------------------------------------------------
Offset:              1.815ns (Levels of Logic = 2)
  Source:            axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_2 (FF)
  Destination:       axi_dma_tstvec<5> (PAD)
  Source Clock:      s_axi_lite_aclk rising

  Data Path: axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_2 to axi_dma_tstvec<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.282   0.694  axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_2 (axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_2)
     LUT4:I1->O           16   0.053   0.733  axi_dma_0/I_MM2S_DMA_MNGR/mm2s_stop_i1 (axi_dma_0/I_MM2S_DMA_MNGR/mm2s_stop_i)
     LUT4:I0->O            1   0.053   0.000  axi_dma_0/I_S2MM_DMA_MNGR/Mmux_s2mm_smple_done11 (axi_dma_tstvec<5>)
    ----------------------------------------
    Total                      1.815ns (0.388ns logic, 1.427ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_axi_mm2s_aclk'
  Total number of paths / destination ports: 128 / 121
-------------------------------------------------------------------------
Offset:              1.560ns (Levels of Logic = 2)
  Source:            axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full (FF)
  Destination:       m_axi_mm2s_rready (PAD)
  Source Clock:      m_axi_mm2s_aclk rising

  Data Path: axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full to m_axi_mm2s_rready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.739  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full)
     LUT5:I0->O            4   0.053   0.433  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe11 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe1)
     LUT4:I3->O            7   0.053   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2mmap_ready1 (m_axi_mm2s_rready)
    ----------------------------------------
    Total                      1.560ns (0.388ns logic, 1.172ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_axi_s2mm_aclk'
  Total number of paths / destination ports: 124 / 122
-------------------------------------------------------------------------
Offset:              1.067ns (Levels of Logic = 1)
  Source:            axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg (FF)
  Destination:       m_axi_s2mm_bready (PAD)
  Source Clock:      m_axi_s2mm_aclk rising

  Data Path: axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg to m_axi_s2mm_bready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.282   0.732  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg)
     LUT3:I0->O            0   0.053   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/s2mm_bready1 (m_axi_s2mm_bready)
    ----------------------------------------
    Total                      1.067ns (0.335ns logic, 0.732ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock m_axi_mm2s_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m_axi_mm2s_aclk|    3.852|         |         |         |
s_axi_lite_aclk|    1.695|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m_axi_s2mm_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m_axi_s2mm_aclk|    4.372|         |         |         |
s_axi_lite_aclk|    1.800|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_axi_lite_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m_axi_mm2s_aclk|    1.850|         |         |         |
m_axi_s2mm_aclk|    1.850|         |         |         |
s_axi_lite_aclk|    2.976|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 364.00 secs
Total CPU time to Xst completion: 303.19 secs
 
--> 


Total memory usage is 609936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1040 (   0 filtered)
Number of infos    :  816 (   0 filtered)

