# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Unsigned Multiplier.srcs/sources_1/new/Unsigned_Multiplier.vhd" \
"../../../../Unsigned Multiplier.srcs/sim_1/new/Unsigned_Multiplier_tb.vhd" \

# Do not sort compile order
nosort
