
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003b9 	.word	0x080003b9
 8000008:	080003bb 	.word	0x080003bb
 800000c:	080003bb 	.word	0x080003bb
 8000010:	080003bb 	.word	0x080003bb
 8000014:	080003bb 	.word	0x080003bb
 8000018:	080003bb 	.word	0x080003bb
 800001c:	080003bb 	.word	0x080003bb
 8000020:	080003bb 	.word	0x080003bb
 8000024:	080003bb 	.word	0x080003bb
 8000028:	080003bb 	.word	0x080003bb
 800002c:	08005031 	.word	0x08005031
 8000030:	080003bb 	.word	0x080003bb
 8000034:	080003bb 	.word	0x080003bb
 8000038:	080003bb 	.word	0x080003bb
 800003c:	080003bb 	.word	0x080003bb
 8000040:	080003bb 	.word	0x080003bb
 8000044:	080003bb 	.word	0x080003bb
 8000048:	080003bb 	.word	0x080003bb
 800004c:	080003bb 	.word	0x080003bb
 8000050:	080003bb 	.word	0x080003bb
 8000054:	080003bb 	.word	0x080003bb
 8000058:	080003bb 	.word	0x080003bb
 800005c:	080003bb 	.word	0x080003bb
 8000060:	080003bb 	.word	0x080003bb
 8000064:	080003bb 	.word	0x080003bb
 8000068:	080003bb 	.word	0x080003bb
 800006c:	08002301 	.word	0x08002301
 8000070:	08002341 	.word	0x08002341
 8000074:	08002381 	.word	0x08002381
 8000078:	080023c1 	.word	0x080023c1
 800007c:	08002401 	.word	0x08002401
 8000080:	08002441 	.word	0x08002441
 8000084:	08002481 	.word	0x08002481
 8000088:	08002011 	.word	0x08002011
 800008c:	080003bb 	.word	0x080003bb
 8000090:	080003bb 	.word	0x080003bb
 8000094:	080003bb 	.word	0x080003bb
 8000098:	080003bb 	.word	0x080003bb
 800009c:	080003bb 	.word	0x080003bb
 80000a0:	080003bb 	.word	0x080003bb
 80000a4:	080003bb 	.word	0x080003bb
 80000a8:	080003bb 	.word	0x080003bb
 80000ac:	080003bb 	.word	0x080003bb
 80000b0:	08001c21 	.word	0x08001c21
 80000b4:	080003bb 	.word	0x080003bb
 80000b8:	080003bb 	.word	0x080003bb
 80000bc:	080003bb 	.word	0x080003bb
 80000c0:	080003bb 	.word	0x080003bb
 80000c4:	080003bb 	.word	0x080003bb
 80000c8:	080003bb 	.word	0x080003bb
 80000cc:	08003a41 	.word	0x08003a41
 80000d0:	08003ab1 	.word	0x08003ab1
 80000d4:	08001bc1 	.word	0x08001bc1
 80000d8:	080003bb 	.word	0x080003bb
 80000dc:	080003bb 	.word	0x080003bb
 80000e0:	080003bb 	.word	0x080003bb
 80000e4:	080003bb 	.word	0x080003bb
 80000e8:	080003bb 	.word	0x080003bb
 80000ec:	080003bb 	.word	0x080003bb
 80000f0:	080003bb 	.word	0x080003bb
 80000f4:	080003bb 	.word	0x080003bb
 80000f8:	080003bb 	.word	0x080003bb
 80000fc:	080024c1 	.word	0x080024c1
 8000100:	080003bb 	.word	0x080003bb
 8000104:	08001b91 	.word	0x08001b91
 8000108:	080003bb 	.word	0x080003bb
 800010c:	08003b21 	.word	0x08003b21
 8000110:	080003bb 	.word	0x080003bb
 8000114:	08001bf1 	.word	0x08001bf1
 8000118:	080003bb 	.word	0x080003bb
 800011c:	080003bb 	.word	0x080003bb
 8000120:	08002501 	.word	0x08002501
 8000124:	08002541 	.word	0x08002541
 8000128:	08002581 	.word	0x08002581
 800012c:	080025c1 	.word	0x080025c1
 8000130:	08002601 	.word	0x08002601
 8000134:	080003bb 	.word	0x080003bb
 8000138:	080003bb 	.word	0x080003bb
 800013c:	080003bb 	.word	0x080003bb
 8000140:	080003bb 	.word	0x080003bb
 8000144:	080003bb 	.word	0x080003bb
 8000148:	080003bb 	.word	0x080003bb
 800014c:	080003bb 	.word	0x080003bb
 8000150:	08002641 	.word	0x08002641
 8000154:	08002681 	.word	0x08002681
 8000158:	080026c1 	.word	0x080026c1
 800015c:	080003bb 	.word	0x080003bb
 8000160:	080003bb 	.word	0x080003bb
 8000164:	080003bb 	.word	0x080003bb
 8000168:	080003bb 	.word	0x080003bb
 800016c:	080003bb 	.word	0x080003bb
 8000170:	080003bb 	.word	0x080003bb
 8000174:	080003bb 	.word	0x080003bb
 8000178:	080003bb 	.word	0x080003bb
 800017c:	080003bb 	.word	0x080003bb
 8000180:	080003bb 	.word	0x080003bb
 8000184:	080003bb 	.word	0x080003bb
 8000188:	080003bb 	.word	0x080003bb
 800018c:	080003bb 	.word	0x080003bb
 8000190:	080003bb 	.word	0x080003bb
 8000194:	08003b91 	.word	0x08003b91
 8000198:	08003c01 	.word	0x08003c01
 800019c:	080003bb 	.word	0x080003bb
 80001a0:	080003bb 	.word	0x080003bb
 80001a4:	080003bb 	.word	0x080003bb
 80001a8:	080003bb 	.word	0x080003bb
 80001ac:	080003bb 	.word	0x080003bb
 80001b0:	080003bb 	.word	0x080003bb
 80001b4:	080003bb 	.word	0x080003bb
 80001b8:	080003bb 	.word	0x080003bb
 80001bc:	080003bb 	.word	0x080003bb
 80001c0:	080003bb 	.word	0x080003bb
 80001c4:	080003bb 	.word	0x080003bb
 80001c8:	080003bb 	.word	0x080003bb
 80001cc:	080003bb 	.word	0x080003bb
 80001d0:	080003bb 	.word	0x080003bb
 80001d4:	08002c81 	.word	0x08002c81
 80001d8:	080003bb 	.word	0x080003bb
 80001dc:	080003bb 	.word	0x080003bb
 80001e0:	080003bb 	.word	0x080003bb
 80001e4:	080003bb 	.word	0x080003bb
 80001e8:	080003bb 	.word	0x080003bb
 80001ec:	080003bb 	.word	0x080003bb
 80001f0:	080003bb 	.word	0x080003bb
 80001f4:	080003bb 	.word	0x080003bb
 80001f8:	080003bb 	.word	0x080003bb
 80001fc:	080003bb 	.word	0x080003bb
 8000200:	080003bb 	.word	0x080003bb
 8000204:	080003bb 	.word	0x080003bb
 8000208:	080003bb 	.word	0x080003bb
 800020c:	080003bb 	.word	0x080003bb
 8000210:	080003bb 	.word	0x080003bb
 8000214:	080003bb 	.word	0x080003bb
 8000218:	080003bb 	.word	0x080003bb
 800021c:	080003bb 	.word	0x080003bb
 8000220:	080003bb 	.word	0x080003bb
 8000224:	080003bb 	.word	0x080003bb
 8000228:	080003bb 	.word	0x080003bb
 800022c:	080003bb 	.word	0x080003bb
 8000230:	080003bb 	.word	0x080003bb
 8000234:	080003bb 	.word	0x080003bb
 8000238:	080003bb 	.word	0x080003bb
 800023c:	080003bb 	.word	0x080003bb
 8000240:	080003bb 	.word	0x080003bb
 8000244:	080020c1 	.word	0x080020c1
 8000248:	08002101 	.word	0x08002101
 800024c:	08002141 	.word	0x08002141
 8000250:	08002181 	.word	0x08002181
 8000254:	080021c1 	.word	0x080021c1
 8000258:	08002201 	.word	0x08002201
 800025c:	08002241 	.word	0x08002241
 8000260:	08002281 	.word	0x08002281
 8000264:	080003bb 	.word	0x080003bb
 8000268:	080003bb 	.word	0x080003bb
 800026c:	080003bb 	.word	0x080003bb
 8000270:	080003bb 	.word	0x080003bb
 8000274:	080003bb 	.word	0x080003bb
 8000278:	080003bb 	.word	0x080003bb
 800027c:	080003bb 	.word	0x080003bb
 8000280:	080003bb 	.word	0x080003bb
 8000284:	080003bb 	.word	0x080003bb
 8000288:	080003bb 	.word	0x080003bb
 800028c:	080003bb 	.word	0x080003bb
 8000290:	080003bb 	.word	0x080003bb
 8000294:	080003bb 	.word	0x080003bb
 8000298:	080003bb 	.word	0x080003bb
 800029c:	080003bb 	.word	0x080003bb
 80002a0:	080003bb 	.word	0x080003bb
 80002a4:	080003bb 	.word	0x080003bb
 80002a8:	080003bb 	.word	0x080003bb
 80002ac:	080003bb 	.word	0x080003bb
 80002b0:	080003bb 	.word	0x080003bb
 80002b4:	080003bb 	.word	0x080003bb
 80002b8:	080003bb 	.word	0x080003bb
 80002bc:	080003bb 	.word	0x080003bb
 80002c0:	080003bb 	.word	0x080003bb
 80002c4:	080003bb 	.word	0x080003bb
 80002c8:	080003bb 	.word	0x080003bb
 80002cc:	080003bb 	.word	0x080003bb
 80002d0:	080003bb 	.word	0x080003bb
 80002d4:	080003bb 	.word	0x080003bb
 80002d8:	080003bb 	.word	0x080003bb
 80002dc:	080003bb 	.word	0x080003bb

Disassembly of section .text:

080002e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80002e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80002e2:	4826      	ldr	r0, [pc, #152]	; (800037c <_crt0_entry+0x9c>)
                msr     MSP, r0
 80002e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80002e8:	4825      	ldr	r0, [pc, #148]	; (8000380 <_crt0_entry+0xa0>)
                msr     PSP, r0
 80002ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 80002ee:	4825      	ldr	r0, [pc, #148]	; (8000384 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 80002f0:	4925      	ldr	r1, [pc, #148]	; (8000388 <_crt0_entry+0xa8>)
                str     r0, [r1]
 80002f2:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 80002f4:	2002      	movs	r0, #2
                msr     CONTROL, r0
 80002f6:	f380 8814 	msr	CONTROL, r0
                isb
 80002fa:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 80002fe:	f000 f90f 	bl	8000520 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000302:	f003 ff05 	bl	8004110 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000306:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800030a:	4920      	ldr	r1, [pc, #128]	; (800038c <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800030c:	4a1b      	ldr	r2, [pc, #108]	; (800037c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800030e:	4291      	cmp	r1, r2
                itt     lo
 8000310:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000312:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000316:	e7fa      	bcc.n	800030e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000318:	491d      	ldr	r1, [pc, #116]	; (8000390 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800031a:	4a19      	ldr	r2, [pc, #100]	; (8000380 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800031c:	4291      	cmp	r1, r2
                itt     lo
 800031e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000320:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000324:	e7fa      	bcc.n	800031c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000326:	491b      	ldr	r1, [pc, #108]	; (8000394 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000328:	4a1b      	ldr	r2, [pc, #108]	; (8000398 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800032a:	4b1c      	ldr	r3, [pc, #112]	; (800039c <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800032c:	429a      	cmp	r2, r3
                ittt    lo
 800032e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000330:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000334:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000338:	e7f8      	bcc.n	800032c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800033a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800033c:	4918      	ldr	r1, [pc, #96]	; (80003a0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000340:	4291      	cmp	r1, r2
                itt     lo
 8000342:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000344:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000348:	e7fa      	bcc.n	8000340 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800034a:	f000 f939 	bl	80005c0 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800034e:	f000 f927 	bl	80005a0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000352:	4c15      	ldr	r4, [pc, #84]	; (80003a8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000354:	4d15      	ldr	r5, [pc, #84]	; (80003ac <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000356:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000358:	da03      	bge.n	8000362 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800035a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800035e:	4788      	blx	r1
                b       .Linitloop
 8000360:	e7f9      	b.n	8000356 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000362:	f004 fecd 	bl	8005100 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000366:	4c12      	ldr	r4, [pc, #72]	; (80003b0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000368:	4d12      	ldr	r5, [pc, #72]	; (80003b4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800036a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800036c:	da03      	bge.n	8000376 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800036e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000372:	4788      	blx	r1
                b       .Lfiniloop
 8000374:	e7f9      	b.n	800036a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000376:	f000 b91b 	b.w	80005b0 <__default_exit>
 800037a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800037c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 8000380:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000384:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 8000388:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 800038c:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000390:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 8000394:	08005e5c 	.word	0x08005e5c
                ldr     r2, =__data_base__
 8000398:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 800039c:	24000010 	.word	0x24000010
                ldr     r1, =__bss_base__
 80003a0:	24000010 	.word	0x24000010
                ldr     r2, =__bss_end__
 80003a4:	24000e9c 	.word	0x24000e9c
                ldr     r4, =__init_array_base__
 80003a8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003ac:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003b0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003b4:	080002e0 	.word	0x080002e0

080003b8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003b8:	e792      	b.n	80002e0 <_crt0_entry>

080003ba <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003ba:	f000 f800 	bl	80003be <_unhandled_exception>

080003be <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003be:	e7fe      	b.n	80003be <_unhandled_exception>

080003c0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003c4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003c8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003d0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003d0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003d2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003d6:	4628      	mov	r0, r5
                blx     r4
 80003d8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003da:	2000      	movs	r0, #0
                bl      chThdExit
 80003dc:	f004 fbe0 	bl	8004ba0 <chThdExit>

080003e0 <.zombies>:
.zombies:       b       .zombies
 80003e0:	e7fe      	b.n	80003e0 <.zombies>

080003e2 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 80003e2:	f004 fad5 	bl	8004990 <chSchDoPreemption>

080003e6 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 80003e6:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 80003e8:	e7fe      	b.n	80003e8 <__port_exit_from_isr+0x2>
	...

080003ec <memcpy>:
 80003ec:	4684      	mov	ip, r0
 80003ee:	ea41 0300 	orr.w	r3, r1, r0
 80003f2:	f013 0303 	ands.w	r3, r3, #3
 80003f6:	d16d      	bne.n	80004d4 <memcpy+0xe8>
 80003f8:	3a40      	subs	r2, #64	; 0x40
 80003fa:	d341      	bcc.n	8000480 <memcpy+0x94>
 80003fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000400:	f840 3b04 	str.w	r3, [r0], #4
 8000404:	f851 3b04 	ldr.w	r3, [r1], #4
 8000408:	f840 3b04 	str.w	r3, [r0], #4
 800040c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000410:	f840 3b04 	str.w	r3, [r0], #4
 8000414:	f851 3b04 	ldr.w	r3, [r1], #4
 8000418:	f840 3b04 	str.w	r3, [r0], #4
 800041c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000420:	f840 3b04 	str.w	r3, [r0], #4
 8000424:	f851 3b04 	ldr.w	r3, [r1], #4
 8000428:	f840 3b04 	str.w	r3, [r0], #4
 800042c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000430:	f840 3b04 	str.w	r3, [r0], #4
 8000434:	f851 3b04 	ldr.w	r3, [r1], #4
 8000438:	f840 3b04 	str.w	r3, [r0], #4
 800043c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000440:	f840 3b04 	str.w	r3, [r0], #4
 8000444:	f851 3b04 	ldr.w	r3, [r1], #4
 8000448:	f840 3b04 	str.w	r3, [r0], #4
 800044c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000450:	f840 3b04 	str.w	r3, [r0], #4
 8000454:	f851 3b04 	ldr.w	r3, [r1], #4
 8000458:	f840 3b04 	str.w	r3, [r0], #4
 800045c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000460:	f840 3b04 	str.w	r3, [r0], #4
 8000464:	f851 3b04 	ldr.w	r3, [r1], #4
 8000468:	f840 3b04 	str.w	r3, [r0], #4
 800046c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000470:	f840 3b04 	str.w	r3, [r0], #4
 8000474:	f851 3b04 	ldr.w	r3, [r1], #4
 8000478:	f840 3b04 	str.w	r3, [r0], #4
 800047c:	3a40      	subs	r2, #64	; 0x40
 800047e:	d2bd      	bcs.n	80003fc <memcpy+0x10>
 8000480:	3230      	adds	r2, #48	; 0x30
 8000482:	d311      	bcc.n	80004a8 <memcpy+0xbc>
 8000484:	f851 3b04 	ldr.w	r3, [r1], #4
 8000488:	f840 3b04 	str.w	r3, [r0], #4
 800048c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000490:	f840 3b04 	str.w	r3, [r0], #4
 8000494:	f851 3b04 	ldr.w	r3, [r1], #4
 8000498:	f840 3b04 	str.w	r3, [r0], #4
 800049c:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a0:	f840 3b04 	str.w	r3, [r0], #4
 80004a4:	3a10      	subs	r2, #16
 80004a6:	d2ed      	bcs.n	8000484 <memcpy+0x98>
 80004a8:	320c      	adds	r2, #12
 80004aa:	d305      	bcc.n	80004b8 <memcpy+0xcc>
 80004ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b0:	f840 3b04 	str.w	r3, [r0], #4
 80004b4:	3a04      	subs	r2, #4
 80004b6:	d2f9      	bcs.n	80004ac <memcpy+0xc0>
 80004b8:	3204      	adds	r2, #4
 80004ba:	d008      	beq.n	80004ce <memcpy+0xe2>
 80004bc:	07d2      	lsls	r2, r2, #31
 80004be:	bf1c      	itt	ne
 80004c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004c4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004c8:	d301      	bcc.n	80004ce <memcpy+0xe2>
 80004ca:	880b      	ldrh	r3, [r1, #0]
 80004cc:	8003      	strh	r3, [r0, #0]
 80004ce:	4660      	mov	r0, ip
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	2a08      	cmp	r2, #8
 80004d6:	d313      	bcc.n	8000500 <memcpy+0x114>
 80004d8:	078b      	lsls	r3, r1, #30
 80004da:	d08d      	beq.n	80003f8 <memcpy+0xc>
 80004dc:	f010 0303 	ands.w	r3, r0, #3
 80004e0:	d08a      	beq.n	80003f8 <memcpy+0xc>
 80004e2:	f1c3 0304 	rsb	r3, r3, #4
 80004e6:	1ad2      	subs	r2, r2, r3
 80004e8:	07db      	lsls	r3, r3, #31
 80004ea:	bf1c      	itt	ne
 80004ec:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004f0:	f800 3b01 	strbne.w	r3, [r0], #1
 80004f4:	d380      	bcc.n	80003f8 <memcpy+0xc>
 80004f6:	f831 3b02 	ldrh.w	r3, [r1], #2
 80004fa:	f820 3b02 	strh.w	r3, [r0], #2
 80004fe:	e77b      	b.n	80003f8 <memcpy+0xc>
 8000500:	3a04      	subs	r2, #4
 8000502:	d3d9      	bcc.n	80004b8 <memcpy+0xcc>
 8000504:	3a01      	subs	r2, #1
 8000506:	f811 3b01 	ldrb.w	r3, [r1], #1
 800050a:	f800 3b01 	strb.w	r3, [r0], #1
 800050e:	d2f9      	bcs.n	8000504 <memcpy+0x118>
 8000510:	780b      	ldrb	r3, [r1, #0]
 8000512:	7003      	strb	r3, [r0, #0]
 8000514:	784b      	ldrb	r3, [r1, #1]
 8000516:	7043      	strb	r3, [r0, #1]
 8000518:	788b      	ldrb	r3, [r1, #2]
 800051a:	7083      	strb	r3, [r0, #2]
 800051c:	4660      	mov	r0, ip
 800051e:	4770      	bx	lr

08000520 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8000520:	b510      	push	{r4, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000522:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000526:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800052a:	481c      	ldr	r0, [pc, #112]	; (800059c <__cpu_init+0x7c>)
 800052c:	2200      	movs	r2, #0
 800052e:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000532:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000536:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800053a:	6943      	ldr	r3, [r0, #20]
 800053c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000540:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000542:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000546:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800054a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800054e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000552:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000556:	f643 74e0 	movw	r4, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800055a:	f3c3 3c4e 	ubfx	ip, r3, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800055e:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
 8000562:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000566:	ea0c 0104 	and.w	r1, ip, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800056a:	4673      	mov	r3, lr
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800056c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000570:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000572:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8000576:	1c5a      	adds	r2, r3, #1
 8000578:	d1f8      	bne.n	800056c <__cpu_init+0x4c>
    } while(sets-- != 0U);
 800057a:	f1ac 0c20 	sub.w	ip, ip, #32
 800057e:	f11c 0f20 	cmn.w	ip, #32
 8000582:	d1f0      	bne.n	8000566 <__cpu_init+0x46>
 8000584:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000588:	6943      	ldr	r3, [r0, #20]
 800058a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800058e:	6143      	str	r3, [r0, #20]
 8000590:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000594:	f3bf 8f6f 	isb	sy

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 8000598:	bd10      	pop	{r4, pc}
 800059a:	bf00      	nop
 800059c:	e000ed00 	.word	0xe000ed00

080005a0 <__late_init>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
	...

080005b0 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
 80005b0:	e7fe      	b.n	80005b0 <__default_exit>
 80005b2:	bf00      	nop
	...

080005c0 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 80005c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005c2:	4d2b      	ldr	r5, [pc, #172]	; (8000670 <__init_ram_areas+0xb0>)
 80005c4:	4f2b      	ldr	r7, [pc, #172]	; (8000674 <__init_ram_areas+0xb4>)
 80005c6:	492c      	ldr	r1, [pc, #176]	; (8000678 <__init_ram_areas+0xb8>)
 80005c8:	f105 0470 	add.w	r4, r5, #112	; 0x70
 80005cc:	482b      	ldr	r0, [pc, #172]	; (800067c <__init_ram_areas+0xbc>)
 80005ce:	4a2c      	ldr	r2, [pc, #176]	; (8000680 <__init_ram_areas+0xc0>)
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80005d0:	4288      	cmp	r0, r1
 80005d2:	d20d      	bcs.n	80005f0 <__init_ram_areas+0x30>
 80005d4:	3a04      	subs	r2, #4
 80005d6:	4603      	mov	r3, r0
      *p = *tp;
 80005d8:	f852 6f04 	ldr.w	r6, [r2, #4]!
 80005dc:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
 80005e0:	428b      	cmp	r3, r1
 80005e2:	d3f9      	bcc.n	80005d8 <__init_ram_areas+0x18>
      p++;
 80005e4:	1e4b      	subs	r3, r1, #1
 80005e6:	1a1b      	subs	r3, r3, r0
 80005e8:	f023 0303 	bic.w	r3, r3, #3
 80005ec:	3304      	adds	r3, #4
 80005ee:	4418      	add	r0, r3
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80005f0:	42b8      	cmp	r0, r7
 80005f2:	d207      	bcs.n	8000604 <__init_ram_areas+0x44>
      *p = 0;
 80005f4:	3f01      	subs	r7, #1
 80005f6:	2100      	movs	r1, #0
 80005f8:	1a3f      	subs	r7, r7, r0
 80005fa:	f027 0203 	bic.w	r2, r7, #3
 80005fe:	3204      	adds	r2, #4
 8000600:	f005 f948 	bl	8005894 <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 8000604:	42a5      	cmp	r5, r4
 8000606:	d005      	beq.n	8000614 <__init_ram_areas+0x54>
    uint32_t *p = rap->init_area;
 8000608:	e9d5 2004 	ldrd	r2, r0, [r5, #16]
    while (p < rap->no_init_area) {
 800060c:	e9d5 1706 	ldrd	r1, r7, [r5, #24]
 8000610:	3510      	adds	r5, #16
 8000612:	e7dd      	b.n	80005d0 <__init_ram_areas+0x10>
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000614:	481b      	ldr	r0, [pc, #108]	; (8000684 <__init_ram_areas+0xc4>)
 8000616:	2300      	movs	r3, #0
 8000618:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800061c:	f3bf 8f4f 	dsb	sy
   __DSB();

    ccsidr = SCB->CCSIDR;
 8000620:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000624:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000628:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800062c:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8000630:	0164      	lsls	r4, r4, #5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000632:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000636:	462b      	mov	r3, r5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000638:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800063c:	3b01      	subs	r3, #1
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800063e:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
      } while (ways-- != 0U);
 8000642:	1c5a      	adds	r2, r3, #1
 8000644:	d1f8      	bne.n	8000638 <__init_ram_areas+0x78>
    } while(sets-- != 0U);
 8000646:	3c20      	subs	r4, #32
 8000648:	f114 0f20 	cmn.w	r4, #32
 800064c:	d1f1      	bne.n	8000632 <__init_ram_areas+0x72>
 800064e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000652:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 8000656:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800065a:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;
 800065e:	2300      	movs	r3, #0
 8000660:	f8c0 3250 	str.w	r3, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000664:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000668:	f3bf 8f6f 	isb	sy
     for self-modifying code.*/
  SCB_CleanDCache();
  SCB_InvalidateICache();
#endif
#endif
}
 800066c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800066e:	bf00      	nop
 8000670:	08005938 	.word	0x08005938
 8000674:	24000e9c 	.word	0x24000e9c
 8000678:	24000e9c 	.word	0x24000e9c
 800067c:	24000e9c 	.word	0x24000e9c
 8000680:	08005e6c 	.word	0x08005e6c
 8000684:	e000ed00 	.word	0xe000ed00
	...

08000690 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 8000690:	b508      	push	{r3, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();

  /* Platform low level initializations.*/
  hal_lld_init();
 8000692:	f001 faed 	bl	8001c70 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8000696:	f002 f85b 	bl	8002750 <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 800069a:	f000 fa31 	bl	8000b00 <adcInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 800069e:	f000 fcf7 	bl	8001090 <sdInit>
#endif
#if (HAL_USE_SDC == TRUE) || defined(__DOXYGEN__)
  sdcInit();
 80006a2:	f000 fc95 	bl	8000fd0 <sdcInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 80006a6:	f000 fd3b 	bl	8001120 <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 80006aa:	f000 fd51 	bl	8001150 <usbInit>
  halCommunityInit();
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 80006ae:	f003 fe57 	bl	8004360 <boardInit>
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
#endif
}
 80006b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stInit();
 80006b6:	f000 b803 	b.w	80006c0 <stInit>
 80006ba:	bf00      	nop
 80006bc:	0000      	movs	r0, r0
	...

080006c0 <stInit>:

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80006c0:	f003 bb4e 	b.w	8003d60 <st_lld_init>
	...

080006d0 <stGetCounter>:
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 80006d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006d4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 * @api
 */
systime_t stGetCounter(void) {

  return st_lld_get_counter();
}
 80006d6:	4770      	bx	lr
	...

080006e0 <stStartAlarm>:
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80006e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->SR     = 0;
 80006e4:	2100      	movs	r1, #0
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80006e6:	2202      	movs	r2, #2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80006e8:	6358      	str	r0, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 80006ea:	6119      	str	r1, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80006ec:	60da      	str	r2, [r3, #12]
void stStartAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
}
 80006ee:	4770      	bx	lr

080006f0 <stStopAlarm>:
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 80006f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006f4:	2200      	movs	r2, #0
 80006f6:	60da      	str	r2, [r3, #12]
 * @api
 */
void stStopAlarm(void) {

  st_lld_stop_alarm();
}
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	0000      	movs	r0, r0
	...

08000700 <stSetAlarm>:
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000700:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000704:	6358      	str	r0, [r3, #52]	; 0x34
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
}
 8000706:	4770      	bx	lr
	...

08000710 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000712:	4615      	mov	r5, r2
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 8000714:	6882      	ldr	r2, [r0, #8]
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000716:	4604      	mov	r4, r0
 8000718:	460b      	mov	r3, r1
  if (n > iqGetFullI(iqp)) {
 800071a:	42aa      	cmp	r2, r5
 800071c:	d200      	bcs.n	8000720 <iq_read+0x10>
    n = iqGetFullI(iqp);
 800071e:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8000720:	69a1      	ldr	r1, [r4, #24]
 8000722:	6926      	ldr	r6, [r4, #16]
 8000724:	1a76      	subs	r6, r6, r1
  /*lint -restore*/
  if (n < s1) {
 8000726:	42b5      	cmp	r5, r6
 8000728:	d318      	bcc.n	800075c <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
    iqp->q_rdptr += n;
  }
  else if (n > s1) {
 800072a:	d80a      	bhi.n	8000742 <iq_read+0x32>
    s2 = n - s1;
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
    iqp->q_rdptr = iqp->q_buffer + s2;
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 800072c:	462a      	mov	r2, r5
 800072e:	4618      	mov	r0, r3
 8000730:	f7ff fe5c 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8000734:	68e2      	ldr	r2, [r4, #12]
  }

  iqp->q_counter -= n;
 8000736:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 8000738:	4628      	mov	r0, r5
    iqp->q_rdptr += n;
 800073a:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
 800073c:	1b5b      	subs	r3, r3, r5
 800073e:	60a3      	str	r3, [r4, #8]
}
 8000740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    s2 = n - s1;
 8000742:	1baf      	subs	r7, r5, r6
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8000744:	4632      	mov	r2, r6
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff fe50 	bl	80003ec <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 800074c:	463a      	mov	r2, r7
 800074e:	4430      	add	r0, r6
 8000750:	68e1      	ldr	r1, [r4, #12]
 8000752:	f7ff fe4b 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8000756:	68e2      	ldr	r2, [r4, #12]
 8000758:	443a      	add	r2, r7
 800075a:	e7ec      	b.n	8000736 <iq_read+0x26>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 800075c:	462a      	mov	r2, r5
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff fe44 	bl	80003ec <memcpy>
    iqp->q_rdptr += n;
 8000764:	69a2      	ldr	r2, [r4, #24]
 8000766:	442a      	add	r2, r5
 8000768:	e7e5      	b.n	8000736 <iq_read+0x26>
 800076a:	bf00      	nop
 800076c:	0000      	movs	r0, r0
	...

08000770 <oq_write>:
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 8000770:	6883      	ldr	r3, [r0, #8]
 8000772:	4293      	cmp	r3, r2
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 8000774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000778:	4604      	mov	r4, r0
 800077a:	460f      	mov	r7, r1
  if (n > oqGetEmptyI(oqp)) {
 800077c:	d212      	bcs.n	80007a4 <oq_write+0x34>
    n = oqGetEmptyI(oqp);
 800077e:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8000780:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 8000784:	1a36      	subs	r6, r6, r0
  /*lint -restore*/
  if (n < s1) {
 8000786:	42b5      	cmp	r5, r6
 8000788:	d312      	bcc.n	80007b0 <oq_write+0x40>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
    oqp->q_wrptr += n;
  }
  else if (n > s1) {
 800078a:	d818      	bhi.n	80007be <oq_write+0x4e>
    s2 = n - s1;
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
    oqp->q_wrptr = oqp->q_buffer + s2;
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 800078c:	462a      	mov	r2, r5
 800078e:	4639      	mov	r1, r7
 8000790:	f7ff fe2c 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8000794:	68e2      	ldr	r2, [r4, #12]
  }

  oqp->q_counter -= n;
 8000796:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 8000798:	4628      	mov	r0, r5
    oqp->q_wrptr += n;
 800079a:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
 800079c:	1b5b      	subs	r3, r3, r5
 800079e:	60a3      	str	r3, [r4, #8]
}
 80007a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80007a4:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 80007a8:	4615      	mov	r5, r2
 80007aa:	1a36      	subs	r6, r6, r0
  if (n < s1) {
 80007ac:	42b5      	cmp	r5, r6
 80007ae:	d2ec      	bcs.n	800078a <oq_write+0x1a>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80007b0:	462a      	mov	r2, r5
 80007b2:	4639      	mov	r1, r7
 80007b4:	f7ff fe1a 	bl	80003ec <memcpy>
    oqp->q_wrptr += n;
 80007b8:	6962      	ldr	r2, [r4, #20]
 80007ba:	442a      	add	r2, r5
 80007bc:	e7eb      	b.n	8000796 <oq_write+0x26>
    s2 = n - s1;
 80007be:	eba5 0806 	sub.w	r8, r5, r6
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80007c2:	4632      	mov	r2, r6
 80007c4:	4639      	mov	r1, r7
 80007c6:	f7ff fe11 	bl	80003ec <memcpy>
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 80007ca:	4642      	mov	r2, r8
 80007cc:	19b9      	adds	r1, r7, r6
 80007ce:	68e0      	ldr	r0, [r4, #12]
 80007d0:	f7ff fe0c 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 80007d4:	68e2      	ldr	r2, [r4, #12]
 80007d6:	4442      	add	r2, r8
 80007d8:	e7dd      	b.n	8000796 <oq_write+0x26>
 80007da:	bf00      	nop
 80007dc:	0000      	movs	r0, r0
	...

080007e0 <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 80007e0:	b410      	push	{r4}
  osalThreadQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 80007e2:	440a      	add	r2, r1
  iqp->q_counter = 0;
 80007e4:	2400      	movs	r4, #0
  iqp->q_notify  = infy;
 80007e6:	61c3      	str	r3, [r0, #28]
                  qnotify_t infy, void *link) {
 80007e8:	9b01      	ldr	r3, [sp, #4]
  iqp->q_counter = 0;
 80007ea:	6084      	str	r4, [r0, #8]
  iqp->q_buffer  = bp;
 80007ec:	60c1      	str	r1, [r0, #12]
  iqp->q_link    = link;
}
 80007ee:	bc10      	pop	{r4}
  iqp->q_top     = bp + size;
 80007f0:	6102      	str	r2, [r0, #16]
  iqp->q_link    = link;
 80007f2:	6203      	str	r3, [r0, #32]
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {

  qp->next = qp;
  qp->prev = qp;
 80007f4:	e9c0 0000 	strd	r0, r0, [r0]
  iqp->q_wrptr   = bp;
 80007f8:	e9c0 1105 	strd	r1, r1, [r0, #20]
}
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop

08000800 <iqPutI>:
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 8000800:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8000804:	4293      	cmp	r3, r2
 8000806:	d011      	beq.n	800082c <iqPutI+0x2c>
    iqp->q_counter++;
 8000808:	6882      	ldr	r2, [r0, #8]
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 800080a:	b510      	push	{r4, lr}
    iqp->q_counter++;
 800080c:	3201      	adds	r2, #1
    *iqp->q_wrptr++ = b;
 800080e:	1c5c      	adds	r4, r3, #1
    iqp->q_counter++;
 8000810:	6082      	str	r2, [r0, #8]
    *iqp->q_wrptr++ = b;
 8000812:	6144      	str	r4, [r0, #20]
 8000814:	7019      	strb	r1, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 8000816:	e9d0 3204 	ldrd	r3, r2, [r0, #16]
 800081a:	429a      	cmp	r2, r3
 800081c:	d301      	bcc.n	8000822 <iqPutI+0x22>
      iqp->q_wrptr = iqp->q_buffer;
 800081e:	68c3      	ldr	r3, [r0, #12]
 8000820:	6143      	str	r3, [r0, #20]
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueNextI(tqp, msg);
 8000822:	2100      	movs	r1, #0
 8000824:	f004 fa34 	bl	8004c90 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);

    return MSG_OK;
 8000828:	2000      	movs	r0, #0
  }

  return MSG_TIMEOUT;
}
 800082a:	bd10      	pop	{r4, pc}
  if (!iqIsFullI(iqp)) {
 800082c:	6882      	ldr	r2, [r0, #8]
 800082e:	2a00      	cmp	r2, #0
 8000830:	d0ea      	beq.n	8000808 <iqPutI+0x8>
  return MSG_TIMEOUT;
 8000832:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000836:	4770      	bx	lr
	...

08000840 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8000840:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000842:	2330      	movs	r3, #48	; 0x30
 8000844:	4605      	mov	r5, r0
 8000846:	460e      	mov	r6, r1
 8000848:	f383 8811 	msr	BASEPRI, r3
}
 800084c:	e003      	b.n	8000856 <iqGetTimeout+0x16>
  return chThdEnqueueTimeoutS(tqp, timeout);
 800084e:	f004 fa07 	bl	8004c60 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000852:	2800      	cmp	r0, #0
 8000854:	db19      	blt.n	800088a <iqGetTimeout+0x4a>
  while (iqIsEmptyI(iqp)) {
 8000856:	68ac      	ldr	r4, [r5, #8]
 8000858:	4631      	mov	r1, r6
 800085a:	4628      	mov	r0, r5
 800085c:	2c00      	cmp	r4, #0
 800085e:	d0f6      	beq.n	800084e <iqGetTimeout+0xe>
      return msg;
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8000860:	68ab      	ldr	r3, [r5, #8]
  b = *iqp->q_rdptr++;
 8000862:	69a9      	ldr	r1, [r5, #24]
  iqp->q_counter--;
 8000864:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
 8000866:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
 8000868:	60ab      	str	r3, [r5, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
 800086a:	692b      	ldr	r3, [r5, #16]
  b = *iqp->q_rdptr++;
 800086c:	61aa      	str	r2, [r5, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
 800086e:	429a      	cmp	r2, r3
  b = *iqp->q_rdptr++;
 8000870:	780c      	ldrb	r4, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
 8000872:	d301      	bcc.n	8000878 <iqGetTimeout+0x38>
    iqp->q_rdptr = iqp->q_buffer;
 8000874:	68eb      	ldr	r3, [r5, #12]
 8000876:	61ab      	str	r3, [r5, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8000878:	69eb      	ldr	r3, [r5, #28]
 800087a:	b10b      	cbz	r3, 8000880 <iqGetTimeout+0x40>
    iqp->q_notify(iqp);
 800087c:	4628      	mov	r0, r5
 800087e:	4798      	blx	r3
 8000880:	2300      	movs	r3, #0
 8000882:	f383 8811 	msr	BASEPRI, r3
  }

  osalSysUnlock();

  return (msg_t)b;
 8000886:	4620      	mov	r0, r4
}
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f384 8811 	msr	BASEPRI, r4
 800088e:	bd70      	pop	{r4, r5, r6, pc}

08000890 <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 8000890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000894:	b083      	sub	sp, #12
 8000896:	469a      	mov	sl, r3
  qnotify_t nfy = iqp->q_notify;
 8000898:	69c6      	ldr	r6, [r0, #28]
 800089a:	2730      	movs	r7, #48	; 0x30
                     size_t n, sysinterval_t timeout) {
 800089c:	9201      	str	r2, [sp, #4]
 800089e:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 80008a2:	b1ca      	cbz	r2, 80008d8 <iqReadTimeout+0x48>
 80008a4:	4683      	mov	fp, r0
 80008a6:	460d      	mov	r5, r1
 80008a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80008ac:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = iq_read(iqp, bp, n);
 80008b0:	464a      	mov	r2, r9
 80008b2:	4629      	mov	r1, r5
 80008b4:	4658      	mov	r0, fp
 80008b6:	f7ff ff2b 	bl	8000710 <iq_read>
 80008ba:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
        nfy(iqp);
 80008bc:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 80008be:	b194      	cbz	r4, 80008e6 <iqReadTimeout+0x56>
      if (nfy != NULL) {
 80008c0:	b106      	cbz	r6, 80008c4 <iqReadTimeout+0x34>
        nfy(iqp);
 80008c2:	47b0      	blx	r6
 80008c4:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 80008c8:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 80008cc:	4425      	add	r5, r4
 80008ce:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 80008d2:	f1b9 0f00 	cmp.w	r9, #0
 80008d6:	d1eb      	bne.n	80008b0 <iqReadTimeout+0x20>
 80008d8:	9801      	ldr	r0, [sp, #4]
 80008da:	2300      	movs	r3, #0
 80008dc:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 80008e0:	b003      	add	sp, #12
 80008e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008e6:	4651      	mov	r1, sl
 80008e8:	f004 f9ba 	bl	8004c60 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 80008ec:	2800      	cmp	r0, #0
 80008ee:	d0df      	beq.n	80008b0 <iqReadTimeout+0x20>
  return max - n;
 80008f0:	9b01      	ldr	r3, [sp, #4]
 80008f2:	eba3 0009 	sub.w	r0, r3, r9
 80008f6:	2300      	movs	r3, #0
 80008f8:	f383 8811 	msr	BASEPRI, r3
}
 80008fc:	b003      	add	sp, #12
 80008fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000902:	bf00      	nop
	...

08000910 <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 8000910:	b410      	push	{r4}
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
 8000912:	61c3      	str	r3, [r0, #28]
  oqp->q_top     = bp + size;
 8000914:	188c      	adds	r4, r1, r2
                  qnotify_t onfy, void *link) {
 8000916:	9b01      	ldr	r3, [sp, #4]
  oqp->q_top     = bp + size;
 8000918:	6104      	str	r4, [r0, #16]
  oqp->q_counter = size;
 800091a:	6082      	str	r2, [r0, #8]
  oqp->q_link    = link;
}
 800091c:	bc10      	pop	{r4}
  oqp->q_buffer  = bp;
 800091e:	60c1      	str	r1, [r0, #12]
  oqp->q_link    = link;
 8000920:	6203      	str	r3, [r0, #32]
 8000922:	e9c0 0000 	strd	r0, r0, [r0]
  oqp->q_wrptr   = bp;
 8000926:	e9c0 1105 	strd	r1, r1, [r0, #20]
}
 800092a:	4770      	bx	lr
 800092c:	0000      	movs	r0, r0
	...

08000930 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8000930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000932:	2330      	movs	r3, #48	; 0x30
 8000934:	4604      	mov	r4, r0
 8000936:	460f      	mov	r7, r1
 8000938:	4616      	mov	r6, r2
 800093a:	f383 8811 	msr	BASEPRI, r3
}
 800093e:	e003      	b.n	8000948 <oqPutTimeout+0x18>
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000940:	f004 f98e 	bl	8004c60 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000944:	2800      	cmp	r0, #0
 8000946:	db19      	blt.n	800097c <oqPutTimeout+0x4c>
  while (oqIsFullI(oqp)) {
 8000948:	68a5      	ldr	r5, [r4, #8]
 800094a:	4631      	mov	r1, r6
 800094c:	4620      	mov	r0, r4
 800094e:	2d00      	cmp	r5, #0
 8000950:	d0f6      	beq.n	8000940 <oqPutTimeout+0x10>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 8000952:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
 8000954:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8000956:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
 8000958:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 800095a:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
 800095c:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800095e:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 8000960:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8000964:	429a      	cmp	r2, r3
 8000966:	d301      	bcc.n	800096c <oqPutTimeout+0x3c>
    oqp->q_wrptr = oqp->q_buffer;
 8000968:	68e3      	ldr	r3, [r4, #12]
 800096a:	6163      	str	r3, [r4, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 800096c:	69e3      	ldr	r3, [r4, #28]
 800096e:	b10b      	cbz	r3, 8000974 <oqPutTimeout+0x44>
    oqp->q_notify(oqp);
 8000970:	4620      	mov	r0, r4
 8000972:	4798      	blx	r3
 8000974:	2000      	movs	r0, #0
 8000976:	f380 8811 	msr	BASEPRI, r0
  }

  osalSysUnlock();

  return MSG_OK;
}
 800097a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800097c:	f385 8811 	msr	BASEPRI, r5
 8000980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000982:	bf00      	nop
	...

08000990 <oqGetI>:
msg_t oqGetI(output_queue_t *oqp) {

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 8000990:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 8000994:	429a      	cmp	r2, r3
 8000996:	d010      	beq.n	80009ba <oqGetI+0x2a>
    uint8_t b;

    oqp->q_counter++;
 8000998:	6882      	ldr	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 800099a:	1c59      	adds	r1, r3, #1
    oqp->q_counter++;
 800099c:	3201      	adds	r2, #1
msg_t oqGetI(output_queue_t *oqp) {
 800099e:	b510      	push	{r4, lr}
    b = *oqp->q_rdptr++;
 80009a0:	6181      	str	r1, [r0, #24]
    oqp->q_counter++;
 80009a2:	6082      	str	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 80009a4:	781c      	ldrb	r4, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
 80009a6:	6903      	ldr	r3, [r0, #16]
 80009a8:	4299      	cmp	r1, r3
 80009aa:	d301      	bcc.n	80009b0 <oqGetI+0x20>
      oqp->q_rdptr = oqp->q_buffer;
 80009ac:	68c3      	ldr	r3, [r0, #12]
 80009ae:	6183      	str	r3, [r0, #24]
  chThdDequeueNextI(tqp, msg);
 80009b0:	2100      	movs	r1, #0
 80009b2:	f004 f96d 	bl	8004c90 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);

    return (msg_t)b;
 80009b6:	4620      	mov	r0, r4
  }

  return MSG_TIMEOUT;
}
 80009b8:	bd10      	pop	{r4, pc}
  if (!oqIsEmptyI(oqp)) {
 80009ba:	6882      	ldr	r2, [r0, #8]
 80009bc:	2a00      	cmp	r2, #0
 80009be:	d0eb      	beq.n	8000998 <oqGetI+0x8>
  return MSG_TIMEOUT;
 80009c0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
	...

080009d0 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 80009d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009d4:	b083      	sub	sp, #12
 80009d6:	469a      	mov	sl, r3
  qnotify_t nfy = oqp->q_notify;
 80009d8:	69c6      	ldr	r6, [r0, #28]
 80009da:	2730      	movs	r7, #48	; 0x30
                      size_t n, sysinterval_t timeout) {
 80009dc:	9201      	str	r2, [sp, #4]
 80009de:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 80009e2:	b1ca      	cbz	r2, 8000a18 <oqWriteTimeout+0x48>
 80009e4:	4683      	mov	fp, r0
 80009e6:	460d      	mov	r5, r1
 80009e8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80009ec:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = oq_write(oqp, bp, n);
 80009f0:	464a      	mov	r2, r9
 80009f2:	4629      	mov	r1, r5
 80009f4:	4658      	mov	r0, fp
 80009f6:	f7ff febb 	bl	8000770 <oq_write>
 80009fa:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
        nfy(oqp);
 80009fc:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 80009fe:	b194      	cbz	r4, 8000a26 <oqWriteTimeout+0x56>
      if (nfy != NULL) {
 8000a00:	b106      	cbz	r6, 8000a04 <oqWriteTimeout+0x34>
        nfy(oqp);
 8000a02:	47b0      	blx	r6
 8000a04:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8000a08:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 8000a0c:	4425      	add	r5, r4
 8000a0e:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 8000a12:	f1b9 0f00 	cmp.w	r9, #0
 8000a16:	d1eb      	bne.n	80009f0 <oqWriteTimeout+0x20>
 8000a18:	9801      	ldr	r0, [sp, #4]
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 8000a20:	b003      	add	sp, #12
 8000a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000a26:	4651      	mov	r1, sl
 8000a28:	f004 f91a 	bl	8004c60 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 8000a2c:	2800      	cmp	r0, #0
 8000a2e:	d0df      	beq.n	80009f0 <oqWriteTimeout+0x20>
  return max - n;
 8000a30:	9b01      	ldr	r3, [sp, #4]
 8000a32:	eba3 0009 	sub.w	r0, r3, r9
 8000a36:	2300      	movs	r3, #0
 8000a38:	f383 8811 	msr	BASEPRI, r3
}
 8000a3c:	b003      	add	sp, #12
 8000a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a42:	bf00      	nop
	...

08000a50 <_mmcsd_get_slice>:
  osalDbgCheck((end >= start) && ((end - start) < 32U));

  startidx = start / 32U;
  startoff = start % 32U;
  endidx   = end / 32U;
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a50:	f001 0c1f 	and.w	ip, r1, #31
 8000a54:	2301      	movs	r3, #1
  endidx   = end / 32U;
 8000a56:	0949      	lsrs	r1, r1, #5
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a58:	f10c 0c01 	add.w	ip, ip, #1

  /* One or two pieces?*/
  if (startidx < endidx) {
 8000a5c:	ebb1 1f52 	cmp.w	r1, r2, lsr #5
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a60:	fa03 f30c 	lsl.w	r3, r3, ip
                          uint32_t start) {
 8000a64:	b510      	push	{r4, lr}
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a66:	f103 33ff 	add.w	r3, r3, #4294967295
  startidx = start / 32U;
 8000a6a:	ea4f 1452 	mov.w	r4, r2, lsr #5
  startoff = start % 32U;
 8000a6e:	f002 0e1f 	and.w	lr, r2, #31
  if (startidx < endidx) {
 8000a72:	d805      	bhi.n	8000a80 <_mmcsd_get_slice+0x30>
    return (data[startidx] >> startoff) |               /* Two pieces case. */
           ((data[endidx] & endmask) << (32U - startoff));
  }
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000a74:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8000a78:	4018      	ands	r0, r3
 8000a7a:	fa20 f00e 	lsr.w	r0, r0, lr
}
 8000a7e:	bd10      	pop	{r4, pc}
           ((data[endidx] & endmask) << (32U - startoff));
 8000a80:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a84:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
           ((data[endidx] & endmask) << (32U - startoff));
 8000a88:	ea03 0001 	and.w	r0, r3, r1
 8000a8c:	f1ce 0120 	rsb	r1, lr, #32
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a90:	fa22 f30e 	lsr.w	r3, r2, lr
           ((data[endidx] & endmask) << (32U - startoff));
 8000a94:	4088      	lsls	r0, r1
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a96:	4318      	orrs	r0, r3
}
 8000a98:	bd10      	pop	{r4, pc}
 8000a9a:	bf00      	nop
 8000a9c:	0000      	movs	r0, r0
	...

08000aa0 <_mmcsd_get_capacity>:
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000aa0:	68c3      	ldr	r3, [r0, #12]
uint32_t _mmcsd_get_capacity(const uint32_t *csd) {
  uint32_t a, b, c;

  osalDbgCheck(NULL != csd);

  switch (_mmcsd_get_slice(csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000aa2:	0f9b      	lsrs	r3, r3, #30
 8000aa4:	d008      	beq.n	8000ab8 <_mmcsd_get_capacity+0x18>
           ((data[endidx] & endmask) << (32U - startoff));
 8000aa6:	6883      	ldr	r3, [r0, #8]
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000aa8:	88c2      	ldrh	r2, [r0, #6]
           ((data[endidx] & endmask) << (32U - startoff));
 8000aaa:	0418      	lsls	r0, r3, #16
 8000aac:	f400 107c 	and.w	r0, r0, #4128768	; 0x3f0000
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000ab0:	4310      	orrs	r0, r2
    b = _mmcsd_get_slice(csd, MMCSD_CSD_10_C_SIZE_MULT_SLICE);
    c = _mmcsd_get_slice(csd, MMCSD_CSD_10_READ_BL_LEN_SLICE);
    return ((a + 1U) << (b + 2U)) << (c - 9U);  /* 2^9 == MMCSD_BLOCK_SIZE. */
  case 1:
    /* CSD version 2.0.*/
    return 1024U * (_mmcsd_get_slice(csd, MMCSD_CSD_20_C_SIZE_SLICE) + 1U);
 8000ab2:	3001      	adds	r0, #1
 8000ab4:	0280      	lsls	r0, r0, #10
  default:
    /* Reserved value detected.*/
    break;
  }
  return 0U;
}
 8000ab6:	4770      	bx	lr
           ((data[endidx] & endmask) << (32U - startoff));
 8000ab8:	6882      	ldr	r2, [r0, #8]
 8000aba:	f640 73fc 	movw	r3, #4092	; 0xffc
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000abe:	6841      	ldr	r1, [r0, #4]
           ((data[endidx] & endmask) << (32U - startoff));
 8000ac0:	ea03 0082 	and.w	r0, r3, r2, lsl #2
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000ac4:	f3c2 4203 	ubfx	r2, r2, #16, #4
 8000ac8:	f3c1 33c2 	ubfx	r3, r1, #15, #3
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000acc:	ea40 7091 	orr.w	r0, r0, r1, lsr #30
    return ((a + 1U) << (b + 2U)) << (c - 9U);  /* 2^9 == MMCSD_BLOCK_SIZE. */
 8000ad0:	3a09      	subs	r2, #9
 8000ad2:	3302      	adds	r3, #2
 8000ad4:	3001      	adds	r0, #1
 8000ad6:	4098      	lsls	r0, r3
 8000ad8:	4090      	lsls	r0, r2
 8000ada:	4770      	bx	lr
 8000adc:	0000      	movs	r0, r0
	...

08000ae0 <_mmcsd_get_capacity_ext>:
uint32_t _mmcsd_get_capacity_ext(const uint8_t *ext_csd) {

  osalDbgCheck(NULL != ext_csd);

  return ((uint32_t)ext_csd[215] << 24U) +
         ((uint32_t)ext_csd[214] << 16U) +
 8000ae0:	f890 30d6 	ldrb.w	r3, [r0, #214]	; 0xd6
  return ((uint32_t)ext_csd[215] << 24U) +
 8000ae4:	f890 10d7 	ldrb.w	r1, [r0, #215]	; 0xd7
         ((uint32_t)ext_csd[214] << 16U) +
 8000ae8:	041b      	lsls	r3, r3, #16
         ((uint32_t)ext_csd[213] << 8U)  +
         (uint32_t)ext_csd[212];
 8000aea:	f890 20d4 	ldrb.w	r2, [r0, #212]	; 0xd4
         ((uint32_t)ext_csd[213] << 8U)  +
 8000aee:	f890 00d5 	ldrb.w	r0, [r0, #213]	; 0xd5
  return ((uint32_t)ext_csd[215] << 24U) +
 8000af2:	eb03 6301 	add.w	r3, r3, r1, lsl #24
         ((uint32_t)ext_csd[213] << 8U)  +
 8000af6:	4413      	add	r3, r2
}
 8000af8:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <adcInit>:
 *
 * @init
 */
void adcInit(void) {

  adc_lld_init();
 8000b00:	f001 ba16 	b.w	8001f30 <adc_lld_init>
	...

08000b10 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8000b10:	4603      	mov	r3, r0

  adcp->state    = ADC_STOP;
  adcp->config   = NULL;
 8000b12:	2200      	movs	r2, #0
  adcp->state    = ADC_STOP;
 8000b14:	2101      	movs	r1, #1
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 8000b16:	3018      	adds	r0, #24
  adcp->samples  = NULL;
  adcp->depth    = 0;
  adcp->grpp     = NULL;
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 8000b18:	615a      	str	r2, [r3, #20]
  adcp->state    = ADC_STOP;
 8000b1a:	7019      	strb	r1, [r3, #0]
  adcp->samples  = NULL;
 8000b1c:	e9c3 2201 	strd	r2, r2, [r3, #4]
  adcp->grpp     = NULL;
 8000b20:	e9c3 2203 	strd	r2, r2, [r3, #12]
 8000b24:	f004 b904 	b.w	8004d30 <chMtxObjectInit>
	...

08000b30 <sdcGetInfo>:
 */
bool sdcGetInfo(SDCDriver *sdcp, BlockDeviceInfo *bdip) {

  osalDbgCheck((sdcp != NULL) && (bdip != NULL));

  if (sdcp->state != BLK_READY) {
 8000b30:	7903      	ldrb	r3, [r0, #4]
 8000b32:	2b05      	cmp	r3, #5
 8000b34:	d106      	bne.n	8000b44 <sdcGetInfo+0x14>
    return HAL_FAILED;
  }

  bdip->blk_num = sdcp->capacity;
 8000b36:	6a82      	ldr	r2, [r0, #40]	; 0x28
  bdip->blk_size = MMCSD_BLOCK_SIZE;
 8000b38:	f44f 7300 	mov.w	r3, #512	; 0x200

  return HAL_SUCCESS;
 8000b3c:	2000      	movs	r0, #0
  bdip->blk_size = MMCSD_BLOCK_SIZE;
 8000b3e:	e9c1 3200 	strd	r3, r2, [r1]
  return HAL_SUCCESS;
 8000b42:	4770      	bx	lr
    return HAL_FAILED;
 8000b44:	2001      	movs	r0, #1
}
 8000b46:	4770      	bx	lr
	...

08000b50 <_sdc_wait_for_transfer_state_internal>:
                                                  bool crc_check) {
 8000b50:	b570      	push	{r4, r5, r6, lr}
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000b52:	4e12      	ldr	r6, [pc, #72]	; (8000b9c <_sdc_wait_for_transfer_state_internal+0x4c>)
                                                  bool crc_check) {
 8000b54:	b082      	sub	sp, #8
 8000b56:	4604      	mov	r4, r0
 8000b58:	460d      	mov	r5, r1
 8000b5a:	e011      	b.n	8000b80 <_sdc_wait_for_transfer_state_internal+0x30>
      cmd_fail = sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000b5c:	f002 fbf0 	bl	8003340 <sdc_lld_send_cmd_short_crc>
 8000b60:	4603      	mov	r3, r0
  chThdSleep(delay);
 8000b62:	200a      	movs	r0, #10
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000b64:	b9bb      	cbnz	r3, 8000b96 <_sdc_wait_for_transfer_state_internal+0x46>
 8000b66:	9a01      	ldr	r2, [sp, #4]
    switch (MMCSD_R1_STS(resp[0])) {
 8000b68:	f3c2 2143 	ubfx	r1, r2, #9, #4
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000b6c:	4232      	tst	r2, r6
    switch (MMCSD_R1_STS(resp[0])) {
 8000b6e:	f1a1 0205 	sub.w	r2, r1, #5
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000b72:	d10f      	bne.n	8000b94 <_sdc_wait_for_transfer_state_internal+0x44>
    switch (MMCSD_R1_STS(resp[0])) {
 8000b74:	2904      	cmp	r1, #4
 8000b76:	d00e      	beq.n	8000b96 <_sdc_wait_for_transfer_state_internal+0x46>
 8000b78:	2a02      	cmp	r2, #2
 8000b7a:	d80b      	bhi.n	8000b94 <_sdc_wait_for_transfer_state_internal+0x44>
 8000b7c:	f004 f840 	bl	8004c00 <chThdSleep>
      cmd_fail = sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000b80:	ab01      	add	r3, sp, #4
 8000b82:	210d      	movs	r1, #13
 8000b84:	4620      	mov	r0, r4
      cmd_fail = sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000b86:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    if (crc_check) {
 8000b88:	2d00      	cmp	r5, #0
 8000b8a:	d1e7      	bne.n	8000b5c <_sdc_wait_for_transfer_state_internal+0xc>
      cmd_fail = sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000b8c:	f002 fbc0 	bl	8003310 <sdc_lld_send_cmd_short>
 8000b90:	4603      	mov	r3, r0
 8000b92:	e7e6      	b.n	8000b62 <_sdc_wait_for_transfer_state_internal+0x12>
    switch (MMCSD_R1_STS(resp[0])) {
 8000b94:	2301      	movs	r3, #1
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	b002      	add	sp, #8
 8000b9a:	bd70      	pop	{r4, r5, r6, pc}
 8000b9c:	fdffe008 	.word	0xfdffe008

08000ba0 <sdcRead>:
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000ba0:	f103 3cff 	add.w	ip, r3, #4294967295
bool sdcRead(SDCDriver *sdcp, uint32_t startblk, uint8_t *buf, uint32_t n) {
 8000ba4:	b510      	push	{r4, lr}
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000ba6:	448c      	add	ip, r1
 8000ba8:	f8d0 e028 	ldr.w	lr, [r0, #40]	; 0x28
bool sdcRead(SDCDriver *sdcp, uint32_t startblk, uint8_t *buf, uint32_t n) {
 8000bac:	4604      	mov	r4, r0
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000bae:	45f4      	cmp	ip, lr
 8000bb0:	d905      	bls.n	8000bbe <sdcRead+0x1e>
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000bb2:	6b43      	ldr	r3, [r0, #52]	; 0x34
    return HAL_FAILED;
 8000bb4:	2001      	movs	r0, #1
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000bb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bba:	6363      	str	r3, [r4, #52]	; 0x34
}
 8000bbc:	bd10      	pop	{r4, pc}
  sdcp->state = BLK_READING;
 8000bbe:	f04f 0c06 	mov.w	ip, #6
 8000bc2:	f880 c004 	strb.w	ip, [r0, #4]
  status = sdc_lld_read(sdcp, startblk, buf, n);
 8000bc6:	f002 fdeb 	bl	80037a0 <sdc_lld_read>
  sdcp->state = BLK_READY;
 8000bca:	2305      	movs	r3, #5
 8000bcc:	7123      	strb	r3, [r4, #4]
}
 8000bce:	bd10      	pop	{r4, pc}

08000bd0 <sdcWrite>:
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000bd0:	f103 3cff 	add.w	ip, r3, #4294967295
              const uint8_t *buf, uint32_t n) {
 8000bd4:	b510      	push	{r4, lr}
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000bd6:	448c      	add	ip, r1
 8000bd8:	f8d0 e028 	ldr.w	lr, [r0, #40]	; 0x28
              const uint8_t *buf, uint32_t n) {
 8000bdc:	4604      	mov	r4, r0
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000bde:	45f4      	cmp	ip, lr
 8000be0:	d905      	bls.n	8000bee <sdcWrite+0x1e>
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000be2:	6b43      	ldr	r3, [r0, #52]	; 0x34
    return HAL_FAILED;
 8000be4:	2001      	movs	r0, #1
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000be6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bea:	6363      	str	r3, [r4, #52]	; 0x34
}
 8000bec:	bd10      	pop	{r4, pc}
  sdcp->state = BLK_WRITING;
 8000bee:	f04f 0c07 	mov.w	ip, #7
 8000bf2:	f880 c004 	strb.w	ip, [r0, #4]
  status = sdc_lld_write(sdcp, startblk, buf, n);
 8000bf6:	f002 fdfb 	bl	80037f0 <sdc_lld_write>
  sdcp->state = BLK_READY;
 8000bfa:	2305      	movs	r3, #5
 8000bfc:	7123      	strb	r3, [r4, #4]
}
 8000bfe:	bd10      	pop	{r4, pc}

08000c00 <sdcSync>:
bool sdcSync(SDCDriver *sdcp) {
 8000c00:	b538      	push	{r3, r4, r5, lr}
  if (sdcp->state != BLK_READY) {
 8000c02:	7905      	ldrb	r5, [r0, #4]
 8000c04:	2d05      	cmp	r5, #5
 8000c06:	d001      	beq.n	8000c0c <sdcSync+0xc>
    return HAL_FAILED;
 8000c08:	2001      	movs	r0, #1
}
 8000c0a:	bd38      	pop	{r3, r4, r5, pc}
  sdcp->state = BLK_SYNCING;
 8000c0c:	2308      	movs	r3, #8
 8000c0e:	4604      	mov	r4, r0
 8000c10:	7103      	strb	r3, [r0, #4]
  result = sdc_lld_sync(sdcp);
 8000c12:	f002 fe15 	bl	8003840 <sdc_lld_sync>
  sdcp->state = BLK_READY;
 8000c16:	7125      	strb	r5, [r4, #4]
}
 8000c18:	bd38      	pop	{r3, r4, r5, pc}
 8000c1a:	bf00      	nop
 8000c1c:	0000      	movs	r0, r0
	...

08000c20 <sdcDisconnect>:
bool sdcDisconnect(SDCDriver *sdcp) {
 8000c20:	b538      	push	{r3, r4, r5, lr}
 8000c22:	2330      	movs	r3, #48	; 0x30
 8000c24:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->state == BLK_ACTIVE) {
 8000c28:	7903      	ldrb	r3, [r0, #4]
 8000c2a:	2b02      	cmp	r3, #2
 8000c2c:	d010      	beq.n	8000c50 <sdcDisconnect+0x30>
  sdcp->state = BLK_DISCONNECTING;
 8000c2e:	2204      	movs	r2, #4
 8000c30:	4604      	mov	r4, r0
 8000c32:	2300      	movs	r3, #0
 8000c34:	7102      	strb	r2, [r0, #4]
 8000c36:	f383 8811 	msr	BASEPRI, r3
  return _sdc_wait_for_transfer_state_internal(sdcp, true);
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	f7ff ff88 	bl	8000b50 <_sdc_wait_for_transfer_state_internal>
  if (_sdc_wait_for_transfer_state(sdcp)) {
 8000c40:	4605      	mov	r5, r0
    sdc_lld_stop_clk(sdcp);
 8000c42:	4620      	mov	r0, r4
  sdc_lld_stop_clk(sdcp);
 8000c44:	f002 fb34 	bl	80032b0 <sdc_lld_stop_clk>
  sdcp->state = BLK_ACTIVE;
 8000c48:	2302      	movs	r3, #2
}
 8000c4a:	4628      	mov	r0, r5
  sdcp->state = BLK_ACTIVE;
 8000c4c:	7123      	strb	r3, [r4, #4]
}
 8000c4e:	bd38      	pop	{r3, r4, r5, pc}
 8000c50:	2500      	movs	r5, #0
 8000c52:	f385 8811 	msr	BASEPRI, r5
 8000c56:	4628      	mov	r0, r5
 8000c58:	bd38      	pop	{r3, r4, r5, pc}
 8000c5a:	bf00      	nop
 8000c5c:	0000      	movs	r0, r0
	...

08000c60 <sdcConnect>:
  sdcp->state = BLK_CONNECTING;
 8000c60:	2303      	movs	r3, #3
bool sdcConnect(SDCDriver *sdcp) {
 8000c62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  sdcp->state = BLK_CONNECTING;
 8000c66:	7103      	strb	r3, [r0, #4]
bool sdcConnect(SDCDriver *sdcp) {
 8000c68:	b084      	sub	sp, #16
 8000c6a:	4604      	mov	r4, r0
  sdc_lld_start_clk(sdcp);
 8000c6c:	f002 fab8 	bl	80031e0 <sdc_lld_start_clk>
  sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000c70:	2200      	movs	r2, #0
 8000c72:	4620      	mov	r0, r4
 8000c74:	4611      	mov	r1, r2
 8000c76:	f002 fb3b 	bl	80032f0 <sdc_lld_send_cmd_none>
  if (!sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_IF_COND,
 8000c7a:	ab03      	add	r3, sp, #12
 8000c7c:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8000c80:	2108      	movs	r1, #8
 8000c82:	4620      	mov	r0, r4
 8000c84:	f002 fb5c 	bl	8003340 <sdc_lld_send_cmd_short_crc>
 8000c88:	b9e8      	cbnz	r0, 8000cc6 <sdcConnect+0x66>
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000c8a:	9b03      	ldr	r3, [sp, #12]
    sdcp->cardmode = SDC_MODE_CARDTYPE_SDV20;
 8000c8c:	2201      	movs	r2, #1
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000c8e:	f3c3 2303 	ubfx	r3, r3, #8, #4
    sdcp->cardmode = SDC_MODE_CARDTYPE_SDV20;
 8000c92:	6322      	str	r2, [r4, #48]	; 0x30
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d009      	beq.n	8000cac <sdcConnect+0x4c>
  sdc_lld_stop_clk(sdcp);
 8000c98:	4620      	mov	r0, r4
  return HAL_FAILED;
 8000c9a:	2501      	movs	r5, #1
  sdc_lld_stop_clk(sdcp);
 8000c9c:	f002 fb08 	bl	80032b0 <sdc_lld_stop_clk>
  return HAL_FAILED;
 8000ca0:	2302      	movs	r3, #2
}
 8000ca2:	4628      	mov	r0, r5
  sdcp->state = BLK_READY;
 8000ca4:	7123      	strb	r3, [r4, #4]
}
 8000ca6:	b004      	add	sp, #16
 8000ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000cac:	4602      	mov	r2, r0
 8000cae:	ab03      	add	r3, sp, #12
 8000cb0:	2137      	movs	r1, #55	; 0x37
 8000cb2:	4620      	mov	r0, r4
 8000cb4:	f002 fb44 	bl	8003340 <sdc_lld_send_cmd_short_crc>
 8000cb8:	2800      	cmp	r0, #0
 8000cba:	d1ed      	bne.n	8000c98 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000cbc:	9a03      	ldr	r2, [sp, #12]
 8000cbe:	4ba6      	ldr	r3, [pc, #664]	; (8000f58 <sdcConnect+0x2f8>)
 8000cc0:	4013      	ands	r3, r2
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000cc2:	b18b      	cbz	r3, 8000ce8 <sdcConnect+0x88>
 8000cc4:	e7e8      	b.n	8000c98 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000cc6:	ab03      	add	r3, sp, #12
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2137      	movs	r1, #55	; 0x37
 8000ccc:	4620      	mov	r0, r4
 8000cce:	f002 fb37 	bl	8003340 <sdc_lld_send_cmd_short_crc>
 8000cd2:	2800      	cmp	r0, #0
 8000cd4:	d135      	bne.n	8000d42 <sdcConnect+0xe2>
        MMCSD_R1_ERROR(resp[0])) {
 8000cd6:	9b03      	ldr	r3, [sp, #12]
 8000cd8:	4a9f      	ldr	r2, [pc, #636]	; (8000f58 <sdcConnect+0x2f8>)
 8000cda:	401a      	ands	r2, r3
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000cdc:	bb8a      	cbnz	r2, 8000d42 <sdcConnect+0xe2>
      sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000cde:	4611      	mov	r1, r2
 8000ce0:	4620      	mov	r0, r4
      sdcp->cardmode = SDC_MODE_CARDTYPE_SDV11;
 8000ce2:	6322      	str	r2, [r4, #48]	; 0x30
      sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000ce4:	f002 fb04 	bl	80032f0 <sdc_lld_send_cmd_none>
  if ((sdcp->cardmode &  SDC_MODE_CARDTYPE_MASK) == SDC_MODE_CARDTYPE_MMC) {
 8000ce8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000cea:	f003 030f 	and.w	r3, r3, #15
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d029      	beq.n	8000d46 <sdcConnect+0xe6>
    ocr = SDC_INIT_OCR;
 8000cf2:	4f9a      	ldr	r7, [pc, #616]	; (8000f5c <sdcConnect+0x2fc>)
 8000cf4:	2564      	movs	r5, #100	; 0x64
 8000cf6:	4a9a      	ldr	r2, [pc, #616]	; (8000f60 <sdcConnect+0x300>)
        MMCSD_R1_ERROR(resp[0])) {
 8000cf8:	f8df 825c 	ldr.w	r8, [pc, #604]	; 8000f58 <sdcConnect+0x2f8>
    ocr = SDC_INIT_OCR;
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	bf18      	it	ne
 8000d00:	4617      	movne	r7, r2
  i = 0;
 8000d02:	e010      	b.n	8000d26 <sdcConnect+0xc6>
        MMCSD_R1_ERROR(resp[0])) {
 8000d04:	9e03      	ldr	r6, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000d06:	ea16 0f08 	tst.w	r6, r8
 8000d0a:	d1c5      	bne.n	8000c98 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_APP_OP_COND, ocr, resp)) {
 8000d0c:	f002 fb00 	bl	8003310 <sdc_lld_send_cmd_short>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2064      	movs	r0, #100	; 0x64
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d1bf      	bne.n	8000c98 <sdcConnect+0x38>
    if ((resp[0] & 0x80000000U) != 0U) {
 8000d18:	9b03      	ldr	r3, [sp, #12]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	db28      	blt.n	8000d70 <sdcConnect+0x110>
    if (++i >= (unsigned)SDC_INIT_RETRY) {
 8000d1e:	3d01      	subs	r5, #1
 8000d20:	d0ba      	beq.n	8000c98 <sdcConnect+0x38>
 8000d22:	f003 ff6d 	bl	8004c00 <chThdSleep>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000d26:	ab03      	add	r3, sp, #12
 8000d28:	2200      	movs	r2, #0
 8000d2a:	2137      	movs	r1, #55	; 0x37
 8000d2c:	4620      	mov	r0, r4
 8000d2e:	f002 fb07 	bl	8003340 <sdc_lld_send_cmd_short_crc>
 8000d32:	4606      	mov	r6, r0
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_APP_OP_COND, ocr, resp)) {
 8000d34:	ab03      	add	r3, sp, #12
 8000d36:	463a      	mov	r2, r7
 8000d38:	2129      	movs	r1, #41	; 0x29
 8000d3a:	4620      	mov	r0, r4
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000d3c:	2e00      	cmp	r6, #0
 8000d3e:	d0e1      	beq.n	8000d04 <sdcConnect+0xa4>
 8000d40:	e7aa      	b.n	8000c98 <sdcConnect+0x38>
      sdcp->cardmode = SDC_MODE_CARDTYPE_MMC;
 8000d42:	2302      	movs	r3, #2
 8000d44:	6323      	str	r3, [r4, #48]	; 0x30
bool sdcConnect(SDCDriver *sdcp) {
 8000d46:	2564      	movs	r5, #100	; 0x64
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_INIT, ocr, resp)) {
 8000d48:	4e86      	ldr	r6, [pc, #536]	; (8000f64 <sdcConnect+0x304>)
 8000d4a:	e006      	b.n	8000d5a <sdcConnect+0xfa>
    if ((resp[0] & 0x80000000U) != 0U) {
 8000d4c:	9b03      	ldr	r3, [sp, #12]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	db0e      	blt.n	8000d70 <sdcConnect+0x110>
    if (++i >= (unsigned)SDC_INIT_RETRY) {
 8000d52:	3d01      	subs	r5, #1
 8000d54:	d0a0      	beq.n	8000c98 <sdcConnect+0x38>
 8000d56:	f003 ff53 	bl	8004c00 <chThdSleep>
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_INIT, ocr, resp)) {
 8000d5a:	ab03      	add	r3, sp, #12
 8000d5c:	4632      	mov	r2, r6
 8000d5e:	2101      	movs	r1, #1
 8000d60:	4620      	mov	r0, r4
 8000d62:	f002 fad5 	bl	8003310 <sdc_lld_send_cmd_short>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2064      	movs	r0, #100	; 0x64
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d0ee      	beq.n	8000d4c <sdcConnect+0xec>
 8000d6e:	e793      	b.n	8000c98 <sdcConnect+0x38>
      if ((resp[0] & 0x40000000U) != 0U) {
 8000d70:	005a      	lsls	r2, r3, #1
 8000d72:	d503      	bpl.n	8000d7c <sdcConnect+0x11c>
        sdcp->cardmode |= SDC_MODE_HIGH_CAPACITY;
 8000d74:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000d76:	f043 0310 	orr.w	r3, r3, #16
 8000d7a:	6323      	str	r3, [r4, #48]	; 0x30
  if (sdc_lld_send_cmd_long_crc(sdcp, MMCSD_CMD_ALL_SEND_CID, 0, sdcp->cid)) {
 8000d7c:	f104 0308 	add.w	r3, r4, #8
 8000d80:	2200      	movs	r2, #0
 8000d82:	2102      	movs	r1, #2
 8000d84:	4620      	mov	r0, r4
 8000d86:	f002 faf3 	bl	8003370 <sdc_lld_send_cmd_long_crc>
 8000d8a:	2800      	cmp	r0, #0
 8000d8c:	d184      	bne.n	8000c98 <sdcConnect+0x38>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_RELATIVE_ADDR,
 8000d8e:	4602      	mov	r2, r0
 8000d90:	f104 0338 	add.w	r3, r4, #56	; 0x38
 8000d94:	2103      	movs	r1, #3
 8000d96:	4620      	mov	r0, r4
 8000d98:	f002 fad2 	bl	8003340 <sdc_lld_send_cmd_short_crc>
 8000d9c:	2800      	cmp	r0, #0
 8000d9e:	f47f af7b 	bne.w	8000c98 <sdcConnect+0x38>
                                sdcp->rca, sdcp->csd)) {
 8000da2:	f104 0618 	add.w	r6, r4, #24
  if (sdc_lld_send_cmd_long_crc(sdcp, MMCSD_CMD_SEND_CSD,
 8000da6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000da8:	2109      	movs	r1, #9
 8000daa:	4620      	mov	r0, r4
 8000dac:	4633      	mov	r3, r6
 8000dae:	f002 fadf 	bl	8003370 <sdc_lld_send_cmd_long_crc>
 8000db2:	2800      	cmp	r0, #0
 8000db4:	f47f af70 	bne.w	8000c98 <sdcConnect+0x38>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEL_DESEL_CARD,
 8000db8:	ab02      	add	r3, sp, #8
 8000dba:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000dbc:	2107      	movs	r1, #7
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	f002 fabe 	bl	8003340 <sdc_lld_send_cmd_short_crc>
 8000dc4:	4605      	mov	r5, r0
 8000dc6:	2800      	cmp	r0, #0
 8000dc8:	f47f af66 	bne.w	8000c98 <sdcConnect+0x38>
  if (SDC_MODE_CARDTYPE_MMC == (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK)) {
 8000dcc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000dce:	f003 030f 	and.w	r3, r3, #15
 8000dd2:	2b02      	cmp	r3, #2
 8000dd4:	d065      	beq.n	8000ea2 <sdcConnect+0x242>
  if (0U == _mmcsd_get_slice(sdcp->csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000dd6:	227e      	movs	r2, #126	; 0x7e
 8000dd8:	217f      	movs	r1, #127	; 0x7f
 8000dda:	4630      	mov	r0, r6
  uint8_t *tmp = sdcp->buf;
 8000ddc:	6be7      	ldr	r7, [r4, #60]	; 0x3c
  if (0U == _mmcsd_get_slice(sdcp->csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000dde:	f7ff fe37 	bl	8000a50 <_mmcsd_get_slice>
 8000de2:	b170      	cbz	r0, 8000e02 <sdcConnect+0x1a2>
  if (sdc_lld_read_special(sdcp, tmp, N, MMCSD_CMD_SWITCH, 0)) {
 8000de4:	2306      	movs	r3, #6
 8000de6:	2240      	movs	r2, #64	; 0x40
 8000de8:	4639      	mov	r1, r7
 8000dea:	4620      	mov	r0, r4
 8000dec:	9500      	str	r5, [sp, #0]
 8000dee:	f002 fadf 	bl	80033b0 <sdc_lld_read_special>
 8000df2:	2800      	cmp	r0, #0
 8000df4:	f47f af50 	bne.w	8000c98 <sdcConnect+0x38>
  if ((sdc_cmd6_extract_info(SD_SWITCH_FUNCTION_SPEED, tmp) & 2U) == 2U) {
 8000df8:	89bb      	ldrh	r3, [r7, #12]
 8000dfa:	ba5b      	rev16	r3, r3
 8000dfc:	079b      	lsls	r3, r3, #30
 8000dfe:	f100 8094 	bmi.w	8000f2a <sdcConnect+0x2ca>
    *clk = SDC_CLK_25MHz;
 8000e02:	2100      	movs	r1, #0
  sdc_lld_set_data_clk(sdcp, clk);
 8000e04:	4620      	mov	r0, r4
 8000e06:	f002 fa13 	bl	8003230 <sdc_lld_set_data_clk>
  return _sdc_wait_for_transfer_state_internal(sdcp, false);
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	4620      	mov	r0, r4
 8000e0e:	f7ff fe9f 	bl	8000b50 <_sdc_wait_for_transfer_state_internal>
  if (_sdc_wait_for_transfer_state_nocrc(sdcp) != HAL_SUCCESS) {
 8000e12:	4605      	mov	r5, r0
 8000e14:	2800      	cmp	r0, #0
 8000e16:	f47f af3f 	bne.w	8000c98 <sdcConnect+0x38>
  if (SDC_MODE_CARDTYPE_MMC == (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK)) {
 8000e1a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000e1c:	f003 030f 	and.w	r3, r3, #15
 8000e20:	2b02      	cmp	r3, #2
 8000e22:	d06b      	beq.n	8000efc <sdcConnect+0x29c>
    sdcp->capacity = _mmcsd_get_capacity(sdcp->csd);
 8000e24:	4630      	mov	r0, r6
 8000e26:	f7ff fe3b 	bl	8000aa0 <_mmcsd_get_capacity>
      sdcp->capacity = _mmcsd_get_capacity(sdcp->csd);
 8000e2a:	62a0      	str	r0, [r4, #40]	; 0x28
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BLOCKLEN,
 8000e2c:	ab02      	add	r3, sp, #8
 8000e2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e32:	2110      	movs	r1, #16
 8000e34:	4620      	mov	r0, r4
 8000e36:	f002 fa83 	bl	8003340 <sdc_lld_send_cmd_short_crc>
 8000e3a:	4605      	mov	r5, r0
 8000e3c:	2800      	cmp	r0, #0
 8000e3e:	f47f af2b 	bne.w	8000c98 <sdcConnect+0x38>
      MMCSD_R1_ERROR(resp[0])) {
 8000e42:	9b02      	ldr	r3, [sp, #8]
 8000e44:	4e44      	ldr	r6, [pc, #272]	; (8000f58 <sdcConnect+0x2f8>)
                                 MMCSD_BLOCK_SIZE, resp) ||
 8000e46:	4233      	tst	r3, r6
 8000e48:	f47f af26 	bne.w	8000c98 <sdcConnect+0x38>
  switch (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK) {
 8000e4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000e4e:	f013 0f0e 	tst.w	r3, #14
 8000e52:	f003 020f 	and.w	r2, r3, #15
 8000e56:	d133      	bne.n	8000ec0 <sdcConnect+0x260>
  if (SDC_MODE_1BIT == sdcp->config->bus_width) {
 8000e58:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e5a:	7819      	ldrb	r1, [r3, #0]
 8000e5c:	b1f9      	cbz	r1, 8000e9e <sdcConnect+0x23e>
  else if (SDC_MODE_4BIT == sdcp->config->bus_width) {
 8000e5e:	2901      	cmp	r1, #1
 8000e60:	f47f af1a 	bne.w	8000c98 <sdcConnect+0x38>
    sdc_lld_set_bus_mode(sdcp, SDC_MODE_4BIT);
 8000e64:	4620      	mov	r0, r4
 8000e66:	f002 fa2b 	bl	80032c0 <sdc_lld_set_bus_mode>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, sdcp->rca, resp) ||
 8000e6a:	ab03      	add	r3, sp, #12
 8000e6c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000e6e:	2137      	movs	r1, #55	; 0x37
 8000e70:	4620      	mov	r0, r4
 8000e72:	f002 fa65 	bl	8003340 <sdc_lld_send_cmd_short_crc>
 8000e76:	2800      	cmp	r0, #0
 8000e78:	f47f af0e 	bne.w	8000c98 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000e7c:	9b03      	ldr	r3, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, sdcp->rca, resp) ||
 8000e7e:	4233      	tst	r3, r6
 8000e80:	f47f af0a 	bne.w	8000c98 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BUS_WIDTH, 2, resp) ||
 8000e84:	ab03      	add	r3, sp, #12
 8000e86:	2202      	movs	r2, #2
 8000e88:	2106      	movs	r1, #6
 8000e8a:	4620      	mov	r0, r4
 8000e8c:	f002 fa58 	bl	8003340 <sdc_lld_send_cmd_short_crc>
 8000e90:	2800      	cmp	r0, #0
 8000e92:	f47f af01 	bne.w	8000c98 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000e96:	9b03      	ldr	r3, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BUS_WIDTH, 2, resp) ||
 8000e98:	4233      	tst	r3, r6
 8000e9a:	f47f aefd 	bne.w	8000c98 <sdcConnect+0x38>
  return HAL_SUCCESS;
 8000e9e:	2305      	movs	r3, #5
 8000ea0:	e6ff      	b.n	8000ca2 <sdcConnect+0x42>
  if (!(sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000ea2:	ab03      	add	r3, sp, #12
 8000ea4:	4a30      	ldr	r2, [pc, #192]	; (8000f68 <sdcConnect+0x308>)
 8000ea6:	2106      	movs	r1, #6
 8000ea8:	4620      	mov	r0, r4
 8000eaa:	f002 fa49 	bl	8003340 <sdc_lld_send_cmd_short_crc>
 8000eae:	2800      	cmp	r0, #0
 8000eb0:	d1a7      	bne.n	8000e02 <sdcConnect+0x1a2>
                                   MMCSD_R1_ERROR(resp[0]))) {
 8000eb2:	9b03      	ldr	r3, [sp, #12]
 8000eb4:	4928      	ldr	r1, [pc, #160]	; (8000f58 <sdcConnect+0x2f8>)
 8000eb6:	4019      	ands	r1, r3
  *clk = SDC_CLK_25MHz;
 8000eb8:	fab1 f181 	clz	r1, r1
 8000ebc:	0949      	lsrs	r1, r1, #5
 8000ebe:	e7a1      	b.n	8000e04 <sdcConnect+0x1a4>
  switch (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK) {
 8000ec0:	2a02      	cmp	r2, #2
 8000ec2:	f47f aee9 	bne.w	8000c98 <sdcConnect+0x38>
  switch (sdcp->config->bus_width) {
 8000ec6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000ec8:	7819      	ldrb	r1, [r3, #0]
 8000eca:	2901      	cmp	r1, #1
 8000ecc:	d041      	beq.n	8000f52 <sdcConnect+0x2f2>
 8000ece:	2902      	cmp	r1, #2
 8000ed0:	d03d      	beq.n	8000f4e <sdcConnect+0x2ee>
 8000ed2:	2900      	cmp	r1, #0
 8000ed4:	d0e3      	beq.n	8000e9e <sdcConnect+0x23e>
 8000ed6:	4e25      	ldr	r6, [pc, #148]	; (8000f6c <sdcConnect+0x30c>)
  sdc_lld_set_bus_mode(sdcp, sdcp->config->bus_width);
 8000ed8:	4620      	mov	r0, r4
 8000eda:	f002 f9f1 	bl	80032c0 <sdc_lld_set_bus_mode>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000ede:	ab03      	add	r3, sp, #12
 8000ee0:	4632      	mov	r2, r6
 8000ee2:	2106      	movs	r1, #6
 8000ee4:	4620      	mov	r0, r4
 8000ee6:	f002 fa2b 	bl	8003340 <sdc_lld_send_cmd_short_crc>
 8000eea:	2800      	cmp	r0, #0
 8000eec:	f47f aed4 	bne.w	8000c98 <sdcConnect+0x38>
      MMCSD_R1_ERROR(resp[0])) {
 8000ef0:	9a03      	ldr	r2, [sp, #12]
 8000ef2:	4b19      	ldr	r3, [pc, #100]	; (8000f58 <sdcConnect+0x2f8>)
 8000ef4:	4013      	ands	r3, r2
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d0d1      	beq.n	8000e9e <sdcConnect+0x23e>
 8000efa:	e6cd      	b.n	8000c98 <sdcConnect+0x38>
    if (_mmcsd_get_slice(sdcp->csd, MMCSD_CSD_MMC_CSD_STRUCTURE_SLICE) > 1U) {
 8000efc:	227e      	movs	r2, #126	; 0x7e
 8000efe:	217f      	movs	r1, #127	; 0x7f
 8000f00:	4630      	mov	r0, r6
 8000f02:	f7ff fda5 	bl	8000a50 <_mmcsd_get_slice>
 8000f06:	2801      	cmp	r0, #1
 8000f08:	d98c      	bls.n	8000e24 <sdcConnect+0x1c4>
      uint8_t *ext_csd = sdcp->buf;
 8000f0a:	6be6      	ldr	r6, [r4, #60]	; 0x3c
      if (sdc_lld_read_special(sdcp, ext_csd, 512, MMCSD_CMD_SEND_EXT_CSD, 0)) {
 8000f0c:	2308      	movs	r3, #8
 8000f0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f12:	4620      	mov	r0, r4
 8000f14:	4631      	mov	r1, r6
 8000f16:	9500      	str	r5, [sp, #0]
 8000f18:	f002 fa4a 	bl	80033b0 <sdc_lld_read_special>
 8000f1c:	2800      	cmp	r0, #0
 8000f1e:	f47f aebb 	bne.w	8000c98 <sdcConnect+0x38>
      sdcp->capacity = _mmcsd_get_capacity_ext(ext_csd);
 8000f22:	4630      	mov	r0, r6
 8000f24:	f7ff fddc 	bl	8000ae0 <_mmcsd_get_capacity_ext>
 8000f28:	e77f      	b.n	8000e2a <sdcConnect+0x1ca>
    if (sdc_lld_read_special(sdcp, tmp, N, MMCSD_CMD_SWITCH, cmdarg)) {
 8000f2a:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <sdcConnect+0x310>)
 8000f2c:	2240      	movs	r2, #64	; 0x40
 8000f2e:	4639      	mov	r1, r7
 8000f30:	4620      	mov	r0, r4
 8000f32:	9300      	str	r3, [sp, #0]
 8000f34:	2306      	movs	r3, #6
 8000f36:	f002 fa3b 	bl	80033b0 <sdc_lld_read_special>
 8000f3a:	2800      	cmp	r0, #0
 8000f3c:	f47f aeac 	bne.w	8000c98 <sdcConnect+0x38>
        (uint32_t)buf[16];
 8000f40:	7c39      	ldrb	r1, [r7, #16]
  status = (tmp >> ((uint32_t)function * 4U)) & 0xFU;
 8000f42:	f001 010f 	and.w	r1, r1, #15
  *clk = SDC_CLK_25MHz;
 8000f46:	390f      	subs	r1, #15
 8000f48:	bf18      	it	ne
 8000f4a:	2101      	movne	r1, #1
 8000f4c:	e75a      	b.n	8000e04 <sdcConnect+0x1a4>
    cmdarg = mmc_cmd6_construct(MMC_SWITCH_WRITE_BYTE, 183, 2, 0);
 8000f4e:	4e09      	ldr	r6, [pc, #36]	; (8000f74 <sdcConnect+0x314>)
 8000f50:	e7c2      	b.n	8000ed8 <sdcConnect+0x278>
    cmdarg = mmc_cmd6_construct(MMC_SWITCH_WRITE_BYTE, 183, 1, 0);
 8000f52:	4e09      	ldr	r6, [pc, #36]	; (8000f78 <sdcConnect+0x318>)
 8000f54:	e7c0      	b.n	8000ed8 <sdcConnect+0x278>
 8000f56:	bf00      	nop
 8000f58:	fdffe008 	.word	0xfdffe008
 8000f5c:	50ff8000 	.word	0x50ff8000
 8000f60:	80100000 	.word	0x80100000
 8000f64:	c0ff8000 	.word	0xc0ff8000
 8000f68:	03b90100 	.word	0x03b90100
 8000f6c:	03b70000 	.word	0x03b70000
 8000f70:	80fffff1 	.word	0x80fffff1
 8000f74:	03b70200 	.word	0x03b70200
 8000f78:	03b70100 	.word	0x03b70100
 8000f7c:	00000000 	.word	0x00000000

08000f80 <_sdc_wait_for_transfer_state>:
bool _sdc_wait_for_transfer_state(SDCDriver *sdcp) {
 8000f80:	b530      	push	{r4, r5, lr}
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000f82:	4d10      	ldr	r5, [pc, #64]	; (8000fc4 <_sdc_wait_for_transfer_state+0x44>)
bool _sdc_wait_for_transfer_state(SDCDriver *sdcp) {
 8000f84:	b083      	sub	sp, #12
 8000f86:	4604      	mov	r4, r0
static bool _sdc_wait_for_transfer_state_internal(SDCDriver *sdcp,
 8000f88:	e003      	b.n	8000f92 <_sdc_wait_for_transfer_state+0x12>
    switch (MMCSD_R1_STS(resp[0])) {
 8000f8a:	2a02      	cmp	r2, #2
 8000f8c:	d816      	bhi.n	8000fbc <_sdc_wait_for_transfer_state+0x3c>
 8000f8e:	f003 fe37 	bl	8004c00 <chThdSleep>
      cmd_fail = sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000f92:	ab01      	add	r3, sp, #4
 8000f94:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000f96:	210d      	movs	r1, #13
 8000f98:	4620      	mov	r0, r4
 8000f9a:	f002 f9d1 	bl	8003340 <sdc_lld_send_cmd_short_crc>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	200a      	movs	r0, #10
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000fa2:	b943      	cbnz	r3, 8000fb6 <_sdc_wait_for_transfer_state+0x36>
 8000fa4:	9a01      	ldr	r2, [sp, #4]
    switch (MMCSD_R1_STS(resp[0])) {
 8000fa6:	f3c2 2143 	ubfx	r1, r2, #9, #4
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000faa:	422a      	tst	r2, r5
    switch (MMCSD_R1_STS(resp[0])) {
 8000fac:	f1a1 0205 	sub.w	r2, r1, #5
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000fb0:	d104      	bne.n	8000fbc <_sdc_wait_for_transfer_state+0x3c>
    switch (MMCSD_R1_STS(resp[0])) {
 8000fb2:	2904      	cmp	r1, #4
 8000fb4:	d1e9      	bne.n	8000f8a <_sdc_wait_for_transfer_state+0xa>
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	b003      	add	sp, #12
 8000fba:	bd30      	pop	{r4, r5, pc}
    switch (MMCSD_R1_STS(resp[0])) {
 8000fbc:	2301      	movs	r3, #1
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	b003      	add	sp, #12
 8000fc2:	bd30      	pop	{r4, r5, pc}
 8000fc4:	fdffe008 	.word	0xfdffe008
	...

08000fd0 <sdcInit>:
  sdc_lld_init();
 8000fd0:	f002 b8e6 	b.w	80031a0 <sdc_lld_init>
	...

08000fe0 <sdcObjectInit>:
  sdcp->errors   = SDC_NO_ERROR;
 8000fe0:	2300      	movs	r3, #0
  sdcp->vmt      = &sdc_vmt;
 8000fe2:	4904      	ldr	r1, [pc, #16]	; (8000ff4 <sdcObjectInit+0x14>)
  sdcp->state    = BLK_STOP;
 8000fe4:	2201      	movs	r2, #1
  sdcp->vmt      = &sdc_vmt;
 8000fe6:	6001      	str	r1, [r0, #0]
  sdcp->state    = BLK_STOP;
 8000fe8:	7102      	strb	r2, [r0, #4]
  sdcp->errors   = SDC_NO_ERROR;
 8000fea:	6343      	str	r3, [r0, #52]	; 0x34
  sdcp->capacity = 0;
 8000fec:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
}
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	080059b8 	.word	0x080059b8
	...

08001000 <_readt>:
}

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8001000:	300c      	adds	r0, #12
 8001002:	f7ff bc45 	b.w	8000890 <iqReadTimeout>
 8001006:	bf00      	nop
	...

08001010 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8001010:	f04f 33ff 	mov.w	r3, #4294967295
 8001014:	300c      	adds	r0, #12
 8001016:	f7ff bc3b 	b.w	8000890 <iqReadTimeout>
 800101a:	bf00      	nop
 800101c:	0000      	movs	r0, r0
	...

08001020 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8001020:	3030      	adds	r0, #48	; 0x30
 8001022:	f7ff bcd5 	b.w	80009d0 <oqWriteTimeout>
 8001026:	bf00      	nop
	...

08001030 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8001030:	f04f 33ff 	mov.w	r3, #4294967295
 8001034:	3030      	adds	r0, #48	; 0x30
 8001036:	f7ff bccb 	b.w	80009d0 <oqWriteTimeout>
 800103a:	bf00      	nop
 800103c:	0000      	movs	r0, r0
	...

08001040 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8001040:	300c      	adds	r0, #12
 8001042:	f7ff bbfd 	b.w	8000840 <iqGetTimeout>
 8001046:	bf00      	nop
	...

08001050 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8001050:	f04f 31ff 	mov.w	r1, #4294967295
 8001054:	300c      	adds	r0, #12
 8001056:	f7ff bbf3 	b.w	8000840 <iqGetTimeout>
 800105a:	bf00      	nop
 800105c:	0000      	movs	r0, r0
	...

08001060 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8001060:	3030      	adds	r0, #48	; 0x30
 8001062:	f7ff bc65 	b.w	8000930 <oqPutTimeout>
 8001066:	bf00      	nop
	...

08001070 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8001070:	f04f 32ff 	mov.w	r2, #4294967295
 8001074:	3030      	adds	r0, #48	; 0x30
 8001076:	f7ff bc5b 	b.w	8000930 <oqPutTimeout>
 800107a:	bf00      	nop
 800107c:	0000      	movs	r0, r0
	...

08001080 <_ctl>:
 8001080:	2901      	cmp	r1, #1
 8001082:	bf14      	ite	ne
 8001084:	f06f 0013 	mvnne.w	r0, #19
 8001088:	2000      	moveq	r0, #0
 800108a:	4770      	bx	lr
 800108c:	0000      	movs	r0, r0
	...

08001090 <sdInit>:
 *
 * @init
 */
void sdInit(void) {

  sd_lld_init();
 8001090:	f002 bebe 	b.w	8003e10 <sd_lld_init>
	...

080010a0 <sdObjectInit>:
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {

  sdp->vmt = &vmt;
 80010a0:	4603      	mov	r3, r0
 80010a2:	4903      	ldr	r1, [pc, #12]	; (80010b0 <sdObjectInit+0x10>)
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 80010a4:	2201      	movs	r2, #1
  sdp->vmt = &vmt;
 80010a6:	f843 1b04 	str.w	r1, [r3], #4
  sdp->state = SD_STOP;
 80010aa:	7202      	strb	r2, [r0, #8]
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
 80010ac:	6043      	str	r3, [r0, #4]
}
 80010ae:	4770      	bx	lr
 80010b0:	080059dc 	.word	0x080059dc
	...

080010c0 <sdStart>:
 *                      configuration is used.
 * @return              The operation status.
 *
 * @api
 */
msg_t sdStart(SerialDriver *sdp, const SerialConfig *config) {
 80010c0:	b510      	push	{r4, lr}
 80010c2:	2330      	movs	r3, #48	; 0x30
 80010c4:	4604      	mov	r4, r0
 80010c6:	f383 8811 	msr	BASEPRI, r3
  }
  else {
    sdp->state = SD_STOP;
  }
#else
  sd_lld_start(sdp, config);
 80010ca:	f002 fef1 	bl	8003eb0 <sd_lld_start>
  sdp->state = SD_READY;
 80010ce:	2302      	movs	r3, #2
 80010d0:	2000      	movs	r0, #0
 80010d2:	7223      	strb	r3, [r4, #8]
 80010d4:	f380 8811 	msr	BASEPRI, r0
#endif

  osalSysUnlock();

  return msg;
}
 80010d8:	bd10      	pop	{r4, pc}
 80010da:	bf00      	nop
 80010dc:	0000      	movs	r0, r0
	...

080010e0 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 80010e0:	b538      	push	{r3, r4, r5, lr}

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 80010e2:	6943      	ldr	r3, [r0, #20]
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 80010e4:	4604      	mov	r4, r0
 80010e6:	460d      	mov	r5, r1
  if (iqIsEmptyI(&sdp->iqueue))
 80010e8:	b13b      	cbz	r3, 80010fa <sdIncomingDataI+0x1a>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 80010ea:	4629      	mov	r1, r5
 80010ec:	f104 000c 	add.w	r0, r4, #12
 80010f0:	f7ff fb86 	bl	8000800 <iqPutI>
 80010f4:	2800      	cmp	r0, #0
 80010f6:	db0b      	blt.n	8001110 <sdIncomingDataI+0x30>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
}
 80010f8:	bd38      	pop	{r3, r4, r5, pc}
  chEvtBroadcastFlagsI(esp, flags);
 80010fa:	2104      	movs	r1, #4
 80010fc:	4408      	add	r0, r1
 80010fe:	f003 fecf 	bl	8004ea0 <chEvtBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8001102:	4629      	mov	r1, r5
 8001104:	f104 000c 	add.w	r0, r4, #12
 8001108:	f7ff fb7a 	bl	8000800 <iqPutI>
 800110c:	2800      	cmp	r0, #0
 800110e:	daf3      	bge.n	80010f8 <sdIncomingDataI+0x18>
 8001110:	1d20      	adds	r0, r4, #4
 8001112:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8001116:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800111a:	f003 bec1 	b.w	8004ea0 <chEvtBroadcastFlagsI>
 800111e:	bf00      	nop

08001120 <spiInit>:
 *
 * @init
 */
void spiInit(void) {

  spi_lld_init();
 8001120:	f002 bda6 	b.w	8003c70 <spi_lld_init>
	...

08001130 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 8001130:	4603      	mov	r3, r0

  spip->state           = SPI_STOP;
  spip->config          = NULL;
 8001132:	2200      	movs	r2, #0
  spip->state           = SPI_STOP;
 8001134:	2101      	movs	r1, #1
  chMtxObjectInit(mp);
 8001136:	300c      	adds	r0, #12
 8001138:	7019      	strb	r1, [r3, #0]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 800113a:	e9c3 2201 	strd	r2, r2, [r3, #4]
 800113e:	f003 bdf7 	b.w	8004d30 <chMtxObjectInit>
 8001142:	bf00      	nop
	...

08001150 <usbInit>:
 *
 * @init
 */
void usbInit(void) {

  usb_lld_init();
 8001150:	f001 bb5e 	b.w	8002810 <usb_lld_init>
	...

08001160 <usbObjectInit>:
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
 8001160:	2301      	movs	r3, #1
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 8001162:	2240      	movs	r2, #64	; 0x40
 8001164:	2100      	movs	r1, #0
void usbObjectInit(USBDriver *usbp) {
 8001166:	b510      	push	{r4, lr}
 8001168:	4604      	mov	r4, r0
  usbp->state        = USB_STOP;
 800116a:	f800 3b30 	strb.w	r3, [r0], #48
    usbp->in_params[i]  = NULL;
 800116e:	f004 fb91 	bl	8005894 <memset>
  usbp->config       = NULL;
 8001172:	2300      	movs	r3, #0
    usbp->out_params[i] = NULL;
  }
  usbp->transmitting = 0;
 8001174:	e9c4 3301 	strd	r3, r3, [r4, #4]
  usbp->receiving    = 0;
}
 8001178:	bd10      	pop	{r4, pc}
 800117a:	bf00      	nop
 800117c:	0000      	movs	r0, r0
	...

08001180 <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 8001180:	b570      	push	{r4, r5, r6, lr}
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 8001182:	2302      	movs	r3, #2

  /* Resetting internal state.*/
  usbp->status        = 0;
 8001184:	2500      	movs	r5, #0
void _usb_reset(USBDriver *usbp) {
 8001186:	4604      	mov	r4, r0
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 8001188:	2224      	movs	r2, #36	; 0x24
  usbp->state         = USB_READY;
 800118a:	7003      	strb	r3, [r0, #0]
    usbp->epc[i] = NULL;
 800118c:	4629      	mov	r1, r5
  usbp->status        = 0;
 800118e:	f8c0 5088 	str.w	r5, [r0, #136]	; 0x88
    usbp->epc[i] = NULL;
 8001192:	300c      	adds	r0, #12
  usbp->transmitting  = 0;
 8001194:	f840 5c04 	str.w	r5, [r0, #-4]
    usbp->epc[i] = NULL;
 8001198:	f004 fb7c 	bl	8005894 <memset>

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;

  /* Low level reset.*/
  usb_lld_reset(usbp);
 800119c:	4620      	mov	r0, r4
  usbp->ep0state = USB_EP0_STP_WAITING;
 800119e:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
  usb_lld_reset(usbp);
 80011a2:	f001 fb45 	bl	8002830 <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 80011a6:	6863      	ldr	r3, [r4, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	b123      	cbz	r3, 80011b6 <_usb_reset+0x36>
 80011ac:	4629      	mov	r1, r5
 80011ae:	4620      	mov	r0, r4
}
 80011b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 80011b4:	4718      	bx	r3
}
 80011b6:	bd70      	pop	{r4, r5, r6, pc}
	...

080011c0 <_usb_suspend>:
 * @notapi
 */
void _usb_suspend(USBDriver *usbp) {

  /* It could happen that multiple suspend events are triggered.*/
  if (usbp->state != USB_SUSPENDED) {
 80011c0:	7803      	ldrb	r3, [r0, #0]
 80011c2:	2b05      	cmp	r3, #5
 80011c4:	d00d      	beq.n	80011e2 <_usb_suspend+0x22>

    /* State transition, saving the current state.*/
    usbp->saved_state = usbp->state;
    usbp->state       = USB_SUSPENDED;
 80011c6:	2105      	movs	r1, #5

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 80011c8:	6842      	ldr	r2, [r0, #4]
    usbp->saved_state = usbp->state;
 80011ca:	f880 308c 	strb.w	r3, [r0, #140]	; 0x8c
    usbp->state       = USB_SUSPENDED;
 80011ce:	7001      	strb	r1, [r0, #0]
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 80011d0:	6813      	ldr	r3, [r2, #0]
void _usb_suspend(USBDriver *usbp) {
 80011d2:	b510      	push	{r4, lr}
 80011d4:	4604      	mov	r4, r0
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 80011d6:	b10b      	cbz	r3, 80011dc <_usb_suspend+0x1c>
 80011d8:	2104      	movs	r1, #4
 80011da:	4798      	blx	r3

    /* Terminating all pending transactions.*/
    usbp->transmitting  = 0;
 80011dc:	2300      	movs	r3, #0
 80011de:	60a3      	str	r3, [r4, #8]
        }
      }
    }
  #endif
  }
}
 80011e0:	bd10      	pop	{r4, pc}
 80011e2:	4770      	bx	lr
	...

080011f0 <_usb_wakeup>:
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {

  /* It could happen that multiple waakeup events are triggered.*/
  if (usbp->state == USB_SUSPENDED) {
 80011f0:	7801      	ldrb	r1, [r0, #0]
 80011f2:	2905      	cmp	r1, #5
 80011f4:	d000      	beq.n	80011f8 <_usb_wakeup+0x8>
    usbp->state = usbp->saved_state;

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
  }
}
 80011f6:	4770      	bx	lr
    usbp->state = usbp->saved_state;
 80011f8:	f890 c08c 	ldrb.w	ip, [r0, #140]	; 0x8c
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 80011fc:	6842      	ldr	r2, [r0, #4]
    usbp->state = usbp->saved_state;
 80011fe:	f880 c000 	strb.w	ip, [r0]
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 8001202:	6813      	ldr	r3, [r2, #0]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d0f6      	beq.n	80011f6 <_usb_wakeup+0x6>
 8001208:	4718      	bx	r3
 800120a:	bf00      	nop
 800120c:	0000      	movs	r0, r0
	...

08001210 <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 8001210:	b570      	push	{r4, r5, r6, lr}
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8001212:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 8001216:	4604      	mov	r4, r0
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8001218:	b113      	cbz	r3, 8001220 <_usb_ep0setup+0x10>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 800121a:	2300      	movs	r3, #0
 800121c:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 8001220:	f104 0280 	add.w	r2, r4, #128	; 0x80
 8001224:	4620      	mov	r0, r4
 8001226:	f001 fba3 	bl	8002970 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 800122a:	6863      	ldr	r3, [r4, #4]
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	b353      	cbz	r3, 8001286 <_usb_ep0setup+0x76>
      !(usbp->config->requests_hook_cb(usbp))) {
 8001230:	4620      	mov	r0, r4
 8001232:	4798      	blx	r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 8001234:	b338      	cbz	r0, 8001286 <_usb_ep0setup+0x76>
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 8001236:	6fa5      	ldr	r5, [r4, #120]	; 0x78
 8001238:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
  max = (size_t)get_hword(&usbp->setup[6]);
 800123c:	f8b4 2086 	ldrh.w	r2, [r4, #134]	; 0x86
  if (usbp->ep0n > max) {
 8001240:	42aa      	cmp	r2, r5
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001242:	bf2c      	ite	cs
 8001244:	462a      	movcs	r2, r5
    usbp->ep0n = max;
 8001246:	67a2      	strcc	r2, [r4, #120]	; 0x78
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001248:	0619      	lsls	r1, r3, #24
 800124a:	f100 80da 	bmi.w	8001402 <_usb_ep0setup+0x1f2>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 800124e:	2a00      	cmp	r2, #0
 8001250:	f000 808d 	beq.w	800136e <_usb_ep0setup+0x15e>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 8001254:	2215      	movs	r2, #21
 8001256:	2330      	movs	r3, #48	; 0x30
 8001258:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 800125c:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001260:	8962      	ldrh	r2, [r4, #10]
  usb_lld_start_out(usbp, ep);
 8001262:	4620      	mov	r0, r4
  osp = usbp->epc[ep]->out_state;
 8001264:	68e3      	ldr	r3, [r4, #12]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001266:	f042 0201 	orr.w	r2, r2, #1
  osp = usbp->epc[ep]->out_state;
 800126a:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800126c:	8162      	strh	r2, [r4, #10]
      osalSysLockFromISR();
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 800126e:	e9d4 511d 	ldrd	r5, r1, [r4, #116]	; 0x74
  osp->rxcnt  = 0;
 8001272:	2400      	movs	r4, #0
  osp->rxsize = n;
 8001274:	6019      	str	r1, [r3, #0]
  osp->rxbuf  = buf;
 8001276:	609d      	str	r5, [r3, #8]
  usb_lld_start_out(usbp, ep);
 8001278:	4621      	mov	r1, r4
  osp->rxcnt  = 0;
 800127a:	605c      	str	r4, [r3, #4]
  usb_lld_start_out(usbp, ep);
 800127c:	f001 fb88 	bl	8002990 <usb_lld_start_out>
 8001280:	f384 8811 	msr	BASEPRI, r4
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 8001284:	bd70      	pop	{r4, r5, r6, pc}
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8001286:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 800128a:	f013 0660 	ands.w	r6, r3, #96	; 0x60
 800128e:	4618      	mov	r0, r3
 8001290:	d11c      	bne.n	80012cc <_usb_ep0setup+0xbc>
           ((uint32_t)usbp->setup[1] << 8U))) {
 8001292:	f894 2081 	ldrb.w	r2, [r4, #129]	; 0x81
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001296:	f003 057f 	and.w	r5, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
 800129a:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800129e:	f240 3202 	movw	r2, #770	; 0x302
 80012a2:	4295      	cmp	r5, r2
 80012a4:	f000 8151 	beq.w	800154a <_usb_ep0setup+0x33a>
 80012a8:	d840      	bhi.n	800132c <_usb_ep0setup+0x11c>
 80012aa:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80012ae:	f000 8108 	beq.w	80014c2 <_usb_ep0setup+0x2b2>
 80012b2:	d91d      	bls.n	80012f0 <_usb_ep0setup+0xe0>
 80012b4:	f5b5 7f81 	cmp.w	r5, #258	; 0x102
 80012b8:	f000 8112 	beq.w	80014e0 <_usb_ep0setup+0x2d0>
 80012bc:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
 80012c0:	d104      	bne.n	80012cc <_usb_ep0setup+0xbc>
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 80012c2:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	f000 80d3 	beq.w	8001472 <_usb_ep0setup+0x262>
      usb_lld_stall_in(usbp, 0);
 80012cc:	2100      	movs	r1, #0
 80012ce:	4620      	mov	r0, r4
 80012d0:	f001 fed6 	bl	8003080 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 80012d4:	2100      	movs	r1, #0
 80012d6:	4620      	mov	r0, r4
 80012d8:	f001 fec2 	bl	8003060 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80012dc:	6863      	ldr	r3, [r4, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	b113      	cbz	r3, 80012e8 <_usb_ep0setup+0xd8>
 80012e2:	2106      	movs	r1, #6
 80012e4:	4620      	mov	r0, r4
 80012e6:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 80012e8:	2306      	movs	r3, #6
 80012ea:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80012ee:	bd70      	pop	{r4, r5, r6, pc}
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80012f0:	2d01      	cmp	r5, #1
 80012f2:	d061      	beq.n	80013b8 <_usb_ep0setup+0x1a8>
 80012f4:	2d02      	cmp	r5, #2
 80012f6:	d151      	bne.n	800139c <_usb_ep0setup+0x18c>
    if ((usbp->setup[4] & 0x80U) != 0U) {
 80012f8:	f994 3084 	ldrsb.w	r3, [r4, #132]	; 0x84
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 80012fc:	4620      	mov	r0, r4
    if ((usbp->setup[4] & 0x80U) != 0U) {
 80012fe:	f894 1084 	ldrb.w	r1, [r4, #132]	; 0x84
 8001302:	2b00      	cmp	r3, #0
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8001304:	f001 010f 	and.w	r1, r1, #15
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8001308:	f2c0 80ac 	blt.w	8001464 <_usb_ep0setup+0x254>
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 800130c:	f001 fb10 	bl	8002930 <usb_lld_get_status_out>
 8001310:	2801      	cmp	r0, #1
 8001312:	f000 80ac 	beq.w	800146e <_usb_ep0setup+0x25e>
 8001316:	2802      	cmp	r0, #2
 8001318:	d1d8      	bne.n	80012cc <_usb_ep0setup+0xbc>
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 800131a:	499a      	ldr	r1, [pc, #616]	; (8001584 <_usb_ep0setup+0x374>)
 800131c:	2302      	movs	r3, #2
 800131e:	2200      	movs	r2, #0
 8001320:	e9c4 131d 	strd	r1, r3, [r4, #116]	; 0x74
 8001324:	67e2      	str	r2, [r4, #124]	; 0x7c
        return true;
 8001326:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 800132a:	e787      	b.n	800123c <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800132c:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8001330:	f000 8103 	beq.w	800153a <_usb_ep0setup+0x32a>
 8001334:	d947      	bls.n	80013c6 <_usb_ep0setup+0x1b6>
 8001336:	f5b5 6f10 	cmp.w	r5, #2304	; 0x900
 800133a:	d139      	bne.n	80013b0 <_usb_ep0setup+0x1a0>
      if (usbp->state == USB_ACTIVE) {
 800133c:	7823      	ldrb	r3, [r4, #0]
 800133e:	2b04      	cmp	r3, #4
 8001340:	f000 80a1 	beq.w	8001486 <_usb_ep0setup+0x276>
      if (usbp->setup[2] != 0U) {
 8001344:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8001348:	b14b      	cbz	r3, 800135e <_usb_ep0setup+0x14e>
        usbp->state = USB_ACTIVE;
 800134a:	2104      	movs	r1, #4
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 800134c:	6862      	ldr	r2, [r4, #4]
        usbp->configuration = usbp->setup[2];
 800134e:	f884 308b 	strb.w	r3, [r4, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 8001352:	7021      	strb	r1, [r4, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8001354:	6813      	ldr	r3, [r2, #0]
 8001356:	b113      	cbz	r3, 800135e <_usb_ep0setup+0x14e>
 8001358:	2102      	movs	r1, #2
 800135a:	4620      	mov	r0, r4
 800135c:	4798      	blx	r3
    usbSetupTransfer(usbp, NULL, 0, NULL);
 800135e:	2300      	movs	r3, #0
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001360:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001364:	e9c4 331d 	strd	r3, r3, [r4, #116]	; 0x74
 8001368:	67e3      	str	r3, [r4, #124]	; 0x7c
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800136a:	0603      	lsls	r3, r0, #24
 800136c:	d463      	bmi.n	8001436 <_usb_ep0setup+0x226>
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 800136e:	220b      	movs	r2, #11
 8001370:	2330      	movs	r3, #48	; 0x30
 8001372:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8001376:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800137a:	8922      	ldrh	r2, [r4, #8]
  isp->txbuf  = buf;
 800137c:	2500      	movs	r5, #0
  isp = usbp->epc[ep]->in_state;
 800137e:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_in(usbp, ep);
 8001380:	4620      	mov	r0, r4
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001382:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_in(usbp, ep);
 8001386:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 8001388:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800138a:	8122      	strh	r2, [r4, #8]
  isp->txbuf  = buf;
 800138c:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 800138e:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8001392:	f001 fb95 	bl	8002ac0 <usb_lld_start_in>
 8001396:	f385 8811 	msr	BASEPRI, r5
}
 800139a:	bd70      	pop	{r4, r5, r6, pc}
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800139c:	2d00      	cmp	r5, #0
 800139e:	d195      	bne.n	80012cc <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 80013a0:	2202      	movs	r2, #2
 80013a2:	f104 0188 	add.w	r1, r4, #136	; 0x88
 80013a6:	67e5      	str	r5, [r4, #124]	; 0x7c
 80013a8:	6761      	str	r1, [r4, #116]	; 0x74
 80013aa:	4615      	mov	r5, r2
 80013ac:	67a2      	str	r2, [r4, #120]	; 0x78
    return true;
 80013ae:	e745      	b.n	800123c <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80013b0:	f640 4202 	movw	r2, #3074	; 0xc02
 80013b4:	4295      	cmp	r5, r2
 80013b6:	d189      	bne.n	80012cc <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 80013b8:	2502      	movs	r5, #2
 80013ba:	4973      	ldr	r1, [pc, #460]	; (8001588 <_usb_ep0setup+0x378>)
 80013bc:	2200      	movs	r2, #0
 80013be:	e9c4 151d 	strd	r1, r5, [r4, #116]	; 0x74
 80013c2:	67e2      	str	r2, [r4, #124]	; 0x7c
    return true;
 80013c4:	e73a      	b.n	800123c <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80013c6:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
 80013ca:	f000 809f 	beq.w	800150c <_usb_ep0setup+0x2fc>
 80013ce:	f5a5 65c0 	sub.w	r5, r5, #1536	; 0x600
 80013d2:	2d01      	cmp	r5, #1
 80013d4:	f63f af7a 	bhi.w	80012cc <_usb_ep0setup+0xbc>
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 80013d8:	6861      	ldr	r1, [r4, #4]
 80013da:	4620      	mov	r0, r4
 80013dc:	f8b4 3084 	ldrh.w	r3, [r4, #132]	; 0x84
 80013e0:	684d      	ldr	r5, [r1, #4]
 80013e2:	f894 2082 	ldrb.w	r2, [r4, #130]	; 0x82
 80013e6:	f894 1083 	ldrb.w	r1, [r4, #131]	; 0x83
 80013ea:	47a8      	blx	r5
    if (dp == NULL) {
 80013ec:	2800      	cmp	r0, #0
 80013ee:	f43f af6d 	beq.w	80012cc <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 80013f2:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 80013f6:	e9d0 5200 	ldrd	r5, r2, [r0]
 80013fa:	67e6      	str	r6, [r4, #124]	; 0x7c
 80013fc:	e9c4 251d 	strd	r2, r5, [r4, #116]	; 0x74
    return true;
 8001400:	e71c      	b.n	800123c <_usb_ep0setup+0x2c>
    if (usbp->ep0n != 0U) {
 8001402:	b1c2      	cbz	r2, 8001436 <_usb_ep0setup+0x226>
      usbp->ep0state = USB_EP0_IN_TX;
 8001404:	2209      	movs	r2, #9
 8001406:	2330      	movs	r3, #48	; 0x30
 8001408:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 800140c:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001410:	8922      	ldrh	r2, [r4, #8]
  usb_lld_start_in(usbp, ep);
 8001412:	4620      	mov	r0, r4
  isp = usbp->epc[ep]->in_state;
 8001414:	68e3      	ldr	r3, [r4, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001416:	f042 0201 	orr.w	r2, r2, #1
  isp = usbp->epc[ep]->in_state;
 800141a:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800141c:	8122      	strh	r2, [r4, #8]
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 800141e:	e9d4 511d 	ldrd	r5, r1, [r4, #116]	; 0x74
  isp->txcnt  = 0;
 8001422:	2400      	movs	r4, #0
  isp->txsize = n;
 8001424:	6019      	str	r1, [r3, #0]
  isp->txbuf  = buf;
 8001426:	609d      	str	r5, [r3, #8]
  usb_lld_start_in(usbp, ep);
 8001428:	4621      	mov	r1, r4
  isp->txcnt  = 0;
 800142a:	605c      	str	r4, [r3, #4]
  usb_lld_start_in(usbp, ep);
 800142c:	f001 fb48 	bl	8002ac0 <usb_lld_start_in>
 8001430:	f384 8811 	msr	BASEPRI, r4
}
 8001434:	bd70      	pop	{r4, r5, r6, pc}
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 8001436:	2214      	movs	r2, #20
 8001438:	2330      	movs	r3, #48	; 0x30
 800143a:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 800143e:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001442:	8962      	ldrh	r2, [r4, #10]
  osp->rxbuf  = buf;
 8001444:	2500      	movs	r5, #0
  osp = usbp->epc[ep]->out_state;
 8001446:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_out(usbp, ep);
 8001448:	4620      	mov	r0, r4
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800144a:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_out(usbp, ep);
 800144e:	4629      	mov	r1, r5
  osp = usbp->epc[ep]->out_state;
 8001450:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001452:	8162      	strh	r2, [r4, #10]
  osp->rxbuf  = buf;
 8001454:	609d      	str	r5, [r3, #8]
  osp->rxcnt  = 0;
 8001456:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_out(usbp, ep);
 800145a:	f001 fa99 	bl	8002990 <usb_lld_start_out>
 800145e:	f385 8811 	msr	BASEPRI, r5
}
 8001462:	bd70      	pop	{r4, r5, r6, pc}
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8001464:	f001 fa74 	bl	8002950 <usb_lld_get_status_in>
 8001468:	2801      	cmp	r0, #1
 800146a:	f47f af54 	bne.w	8001316 <_usb_ep0setup+0x106>
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 800146e:	4947      	ldr	r1, [pc, #284]	; (800158c <_usb_ep0setup+0x37c>)
 8001470:	e754      	b.n	800131c <_usb_ep0setup+0x10c>
      usbp->status |= 2U;
 8001472:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001476:	67e6      	str	r6, [r4, #124]	; 0x7c
      usbp->status |= 2U;
 8001478:	f043 0302 	orr.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800147c:	e9c4 661d 	strd	r6, r6, [r4, #116]	; 0x74
      usbp->status |= 2U;
 8001480:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
      return true;
 8001484:	e771      	b.n	800136a <_usb_ep0setup+0x15a>
 8001486:	2330      	movs	r3, #48	; 0x30
 8001488:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting &= 1U;
 800148c:	68a3      	ldr	r3, [r4, #8]
    usbp->epc[i] = NULL;
 800148e:	2220      	movs	r2, #32
 8001490:	4631      	mov	r1, r6
 8001492:	f104 0010 	add.w	r0, r4, #16
  usbp->transmitting &= 1U;
 8001496:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 800149a:	60a3      	str	r3, [r4, #8]
    usbp->epc[i] = NULL;
 800149c:	f004 f9fa 	bl	8005894 <memset>
  usb_lld_disable_endpoints(usbp);
 80014a0:	4620      	mov	r0, r4
 80014a2:	f001 fa3d 	bl	8002920 <usb_lld_disable_endpoints>
 80014a6:	f386 8811 	msr	BASEPRI, r6
        usbp->state = USB_SELECTED;
 80014aa:	2103      	movs	r1, #3
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 80014ac:	6863      	ldr	r3, [r4, #4]
        usbp->configuration = 0U;
 80014ae:	f884 608b 	strb.w	r6, [r4, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 80014b2:	7021      	strb	r1, [r4, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	f43f af44 	beq.w	8001344 <_usb_ep0setup+0x134>
 80014bc:	4620      	mov	r0, r4
 80014be:	4798      	blx	r3
 80014c0:	e740      	b.n	8001344 <_usb_ep0setup+0x134>
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 80014c2:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	f47f af00 	bne.w	80012cc <_usb_ep0setup+0xbc>
      usbp->status &= ~2U;
 80014cc:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 80014d0:	67e6      	str	r6, [r4, #124]	; 0x7c
      usbp->status &= ~2U;
 80014d2:	f023 0302 	bic.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 80014d6:	e9c4 661d 	strd	r6, r6, [r4, #116]	; 0x74
      usbp->status &= ~2U;
 80014da:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
      return true;
 80014de:	e744      	b.n	800136a <_usb_ep0setup+0x15a>
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 80014e0:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	f47f aef1 	bne.w	80012cc <_usb_ep0setup+0xbc>
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 80014ea:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
 80014ee:	f013 010f 	ands.w	r1, r3, #15
 80014f2:	d006      	beq.n	8001502 <_usb_ep0setup+0x2f2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80014f4:	061e      	lsls	r6, r3, #24
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 80014f6:	4620      	mov	r0, r4
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80014f8:	d439      	bmi.n	800156e <_usb_ep0setup+0x35e>
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 80014fa:	f001 fdd1 	bl	80030a0 <usb_lld_clear_out>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80014fe:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001502:	2300      	movs	r3, #0
 8001504:	e9c4 331d 	strd	r3, r3, [r4, #116]	; 0x74
 8001508:	67e3      	str	r3, [r4, #124]	; 0x7c
    return true;
 800150a:	e72e      	b.n	800136a <_usb_ep0setup+0x15a>
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 800150c:	f8b4 3080 	ldrh.w	r3, [r4, #128]	; 0x80
 8001510:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001514:	d1f5      	bne.n	8001502 <_usb_ep0setup+0x2f2>
  usbp->address = usbp->setup[2];
 8001516:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
  usb_lld_set_address(usbp);
 800151a:	4620      	mov	r0, r4
  usbp->address = usbp->setup[2];
 800151c:	f884 308a 	strb.w	r3, [r4, #138]	; 0x8a
  usb_lld_set_address(usbp);
 8001520:	f001 f9ee 	bl	8002900 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8001524:	6863      	ldr	r3, [r4, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	b113      	cbz	r3, 8001530 <_usb_ep0setup+0x320>
 800152a:	2101      	movs	r1, #1
 800152c:	4620      	mov	r0, r4
 800152e:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 8001530:	2303      	movs	r3, #3
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001532:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
  usbp->state = USB_SELECTED;
 8001536:	7023      	strb	r3, [r4, #0]
}
 8001538:	e7e3      	b.n	8001502 <_usb_ep0setup+0x2f2>
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 800153a:	2201      	movs	r2, #1
 800153c:	f104 018b 	add.w	r1, r4, #139	; 0x8b
 8001540:	67e6      	str	r6, [r4, #124]	; 0x7c
 8001542:	4615      	mov	r5, r2
 8001544:	e9c4 121d 	strd	r1, r2, [r4, #116]	; 0x74
    return true;
 8001548:	e678      	b.n	800123c <_usb_ep0setup+0x2c>
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 800154a:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 800154e:	2b00      	cmp	r3, #0
 8001550:	f47f aebc 	bne.w	80012cc <_usb_ep0setup+0xbc>
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 8001554:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
 8001558:	f013 010f 	ands.w	r1, r3, #15
 800155c:	d0d1      	beq.n	8001502 <_usb_ep0setup+0x2f2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800155e:	061d      	lsls	r5, r3, #24
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8001560:	4620      	mov	r0, r4
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8001562:	d409      	bmi.n	8001578 <_usb_ep0setup+0x368>
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 8001564:	f001 fd7c 	bl	8003060 <usb_lld_stall_out>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001568:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 800156c:	e7c9      	b.n	8001502 <_usb_ep0setup+0x2f2>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 800156e:	f001 fda7 	bl	80030c0 <usb_lld_clear_in>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001572:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 8001576:	e7c4      	b.n	8001502 <_usb_ep0setup+0x2f2>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8001578:	f001 fd82 	bl	8003080 <usb_lld_stall_in>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800157c:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 8001580:	e7bf      	b.n	8001502 <_usb_ep0setup+0x2f2>
 8001582:	bf00      	nop
 8001584:	08005a04 	.word	0x08005a04
 8001588:	08005a0c 	.word	0x08005a0c
 800158c:	08005a08 	.word	0x08005a08

08001590 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8001590:	b538      	push	{r3, r4, r5, lr}
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8001592:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8001596:	4604      	mov	r4, r0
  switch (usbp->ep0state) {
 8001598:	2b15      	cmp	r3, #21
 800159a:	d827      	bhi.n	80015ec <_usb_ep0in+0x5c>
 800159c:	e8df f003 	tbb	[pc, r3]
 80015a0:	26262627 	.word	0x26262627
 80015a4:	26272626 	.word	0x26272626
 80015a8:	38100b26 	.word	0x38100b26
 80015ac:	26262626 	.word	0x26262626
 80015b0:	26262626 	.word	0x26262626
 80015b4:	2727      	.short	0x2727
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 80015b6:	6f85      	ldr	r5, [r0, #120]	; 0x78
    max = (size_t)get_hword(&usbp->setup[6]);
 80015b8:	f8b0 3086 	ldrh.w	r3, [r0, #134]	; 0x86
    if ((usbp->ep0n < max) &&
 80015bc:	429d      	cmp	r5, r3
 80015be:	d32e      	bcc.n	800161e <_usb_ep0in+0x8e>
      return;
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 80015c0:	2214      	movs	r2, #20
 80015c2:	2330      	movs	r3, #48	; 0x30
 80015c4:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 80015c8:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80015cc:	8962      	ldrh	r2, [r4, #10]
  osp->rxbuf  = buf;
 80015ce:	2500      	movs	r5, #0
  osp = usbp->epc[ep]->out_state;
 80015d0:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_out(usbp, ep);
 80015d2:	4620      	mov	r0, r4
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80015d4:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_out(usbp, ep);
 80015d8:	4629      	mov	r1, r5
  osp = usbp->epc[ep]->out_state;
 80015da:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80015dc:	8162      	strh	r2, [r4, #10]
  osp->rxbuf  = buf;
 80015de:	609d      	str	r5, [r3, #8]
  osp->rxcnt  = 0;
 80015e0:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_out(usbp, ep);
 80015e4:	f001 f9d4 	bl	8002990 <usb_lld_start_out>
 80015e8:	f385 8811 	msr	BASEPRI, r5
    usbp->ep0state = USB_EP0_ERROR;
    return;
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 80015ec:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_stall_in(usbp, 0);
 80015ee:	2100      	movs	r1, #0
 80015f0:	f001 fd46 	bl	8003080 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 80015f4:	2100      	movs	r1, #0
 80015f6:	4620      	mov	r0, r4
 80015f8:	f001 fd32 	bl	8003060 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80015fc:	6863      	ldr	r3, [r4, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	b113      	cbz	r3, 8001608 <_usb_ep0in+0x78>
 8001602:	2106      	movs	r1, #6
 8001604:	4620      	mov	r0, r4
 8001606:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 8001608:	2306      	movs	r3, #6
 800160a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 800160e:	bd38      	pop	{r3, r4, r5, pc}
    if (usbp->ep0endcb != NULL) {
 8001610:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8001612:	b103      	cbz	r3, 8001616 <_usb_ep0in+0x86>
      usbp->ep0endcb(usbp);
 8001614:	4798      	blx	r3
    usbp->ep0state = USB_EP0_STP_WAITING;
 8001616:	2300      	movs	r3, #0
 8001618:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 800161c:	bd38      	pop	{r3, r4, r5, pc}
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 800161e:	68c3      	ldr	r3, [r0, #12]
 8001620:	8a1b      	ldrh	r3, [r3, #16]
 8001622:	fbb5 f2f3 	udiv	r2, r5, r3
 8001626:	fb03 5512 	mls	r5, r3, r2, r5
    if ((usbp->ep0n < max) &&
 800162a:	2d00      	cmp	r5, #0
 800162c:	d1c8      	bne.n	80015c0 <_usb_ep0in+0x30>
 800162e:	2330      	movs	r3, #48	; 0x30
 8001630:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001634:	8902      	ldrh	r2, [r0, #8]
  usb_lld_start_in(usbp, ep);
 8001636:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 8001638:	68c3      	ldr	r3, [r0, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800163a:	f042 0201 	orr.w	r2, r2, #1
  isp = usbp->epc[ep]->in_state;
 800163e:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001640:	8102      	strh	r2, [r0, #8]
  isp->txbuf  = buf;
 8001642:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 8001644:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8001648:	f001 fa3a 	bl	8002ac0 <usb_lld_start_in>
 800164c:	f385 8811 	msr	BASEPRI, r5
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 8001650:	230a      	movs	r3, #10
 8001652:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 8001656:	bd38      	pop	{r3, r4, r5, pc}
	...

08001660 <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 8001660:	b538      	push	{r3, r4, r5, lr}

  (void)ep;
  switch (usbp->ep0state) {
 8001662:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 8001666:	4604      	mov	r4, r0
  switch (usbp->ep0state) {
 8001668:	2b15      	cmp	r3, #21
 800166a:	d821      	bhi.n	80016b0 <_usb_ep0out+0x50>
 800166c:	e8df f003 	tbb	[pc, r3]
 8001670:	20202021 	.word	0x20202021
 8001674:	20212020 	.word	0x20212020
 8001678:	21212120 	.word	0x21212120
 800167c:	20202020 	.word	0x20202020
 8001680:	20202020 	.word	0x20202020
 8001684:	0b32      	.short	0x0b32
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8001686:	220b      	movs	r2, #11
 8001688:	2330      	movs	r3, #48	; 0x30
 800168a:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
 800168e:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001692:	8902      	ldrh	r2, [r0, #8]
  isp->txbuf  = buf;
 8001694:	2500      	movs	r5, #0
  isp = usbp->epc[ep]->in_state;
 8001696:	68c3      	ldr	r3, [r0, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001698:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_in(usbp, ep);
 800169c:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 800169e:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80016a0:	8102      	strh	r2, [r0, #8]
  isp->txbuf  = buf;
 80016a2:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 80016a4:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 80016a8:	f001 fa0a 	bl	8002ac0 <usb_lld_start_in>
 80016ac:	f385 8811 	msr	BASEPRI, r5
    usbp->ep0state = USB_EP0_ERROR;
    return;
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 80016b0:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_stall_in(usbp, 0);
 80016b2:	2100      	movs	r1, #0
 80016b4:	f001 fce4 	bl	8003080 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 80016b8:	2100      	movs	r1, #0
 80016ba:	4620      	mov	r0, r4
 80016bc:	f001 fcd0 	bl	8003060 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80016c0:	6863      	ldr	r3, [r4, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	b113      	cbz	r3, 80016cc <_usb_ep0out+0x6c>
 80016c6:	2106      	movs	r1, #6
 80016c8:	4620      	mov	r0, r4
 80016ca:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 80016cc:	2306      	movs	r3, #6
 80016ce:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80016d2:	bd38      	pop	{r3, r4, r5, pc}
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 80016d4:	68c3      	ldr	r3, [r0, #12]
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1e8      	bne.n	80016b0 <_usb_ep0out+0x50>
    if (usbp->ep0endcb != NULL) {
 80016de:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80016e0:	b103      	cbz	r3, 80016e4 <_usb_ep0out+0x84>
      usbp->ep0endcb(usbp);
 80016e2:	4798      	blx	r3
    usbp->ep0state = USB_EP0_STP_WAITING;
 80016e4:	2300      	movs	r3, #0
 80016e6:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80016ea:	bd38      	pop	{r3, r4, r5, pc}
 80016ec:	0000      	movs	r0, r0
	...

080016f0 <chvprintf>:
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (true) {
    c = *fmt++;
 80016f0:	460b      	mov	r3, r1
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 80016f2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016f6:	460e      	mov	r6, r1
 80016f8:	b087      	sub	sp, #28
    c = *fmt++;
 80016fa:	f813 1b01 	ldrb.w	r1, [r3], #1
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 80016fe:	9201      	str	r2, [sp, #4]
    if (c == 0) {
 8001700:	2900      	cmp	r1, #0
 8001702:	f000 820f 	beq.w	8001b24 <chvprintf+0x434>
 8001706:	4604      	mov	r4, r0
  int n = 0;
 8001708:	f04f 0900 	mov.w	r9, #0
 800170c:	e00c      	b.n	8001728 <chvprintf+0x38>
      return n;
    }
    
    if (c != '%') {
      streamPut(chp, (uint8_t)c);
 800170e:	6822      	ldr	r2, [r4, #0]
 8001710:	4620      	mov	r0, r4
      n++;
 8001712:	f109 0901 	add.w	r9, r9, #1
      continue;
 8001716:	461e      	mov	r6, r3
      streamPut(chp, (uint8_t)c);
 8001718:	68d2      	ldr	r2, [r2, #12]
 800171a:	4790      	blx	r2
    c = *fmt++;
 800171c:	4633      	mov	r3, r6
 800171e:	f813 1b01 	ldrb.w	r1, [r3], #1
    if (c == 0) {
 8001722:	2900      	cmp	r1, #0
 8001724:	f000 80df 	beq.w	80018e6 <chvprintf+0x1f6>
    if (c != '%') {
 8001728:	2925      	cmp	r1, #37	; 0x25
 800172a:	d1f0      	bne.n	800170e <chvprintf+0x1e>
    p = tmpbuf;
    s = tmpbuf;

    /* Alignment mode.*/
    left_align = false;
    if (*fmt == '-') {
 800172c:	7872      	ldrb	r2, [r6, #1]
 800172e:	2a2d      	cmp	r2, #45	; 0x2d
 8001730:	f000 80c5 	beq.w	80018be <chvprintf+0x1ce>
    left_align = false;
 8001734:	f04f 0e00 	mov.w	lr, #0
      left_align = true;
    }

    /* Sign mode.*/
    do_sign = false;
    if (*fmt == '+') {
 8001738:	7819      	ldrb	r1, [r3, #0]
 800173a:	292b      	cmp	r1, #43	; 0x2b
 800173c:	f000 80bb 	beq.w	80018b6 <chvprintf+0x1c6>
    do_sign = false;
 8001740:	2500      	movs	r5, #0
      do_sign = true;
    }

    /* Filler mode.*/
    filler = ' ';
    if (*fmt == '0') {
 8001742:	2930      	cmp	r1, #48	; 0x30
 8001744:	f000 80b3 	beq.w	80018ae <chvprintf+0x1be>
    filler = ' ';
 8001748:	2720      	movs	r7, #32
      fmt++;
      filler = '0';
    }
    
    /* Width modifier.*/
    if ( *fmt == '*') {
 800174a:	292a      	cmp	r1, #42	; 0x2a
 800174c:	d14d      	bne.n	80017ea <chvprintf+0xfa>
      width = va_arg(ap, int);
      ++fmt;
      c = *fmt++;
 800174e:	7859      	ldrb	r1, [r3, #1]
 8001750:	1c9e      	adds	r6, r3, #2
      width = va_arg(ap, int);
 8001752:	f8dd a004 	ldr.w	sl, [sp, #4]
      }
    }
    
    /* Precision modifier.*/
    precision = 0;
    if (c == '.') {
 8001756:	292e      	cmp	r1, #46	; 0x2e
      width = va_arg(ap, int);
 8001758:	f85a 2b04 	ldr.w	r2, [sl], #4
    if (c == '.') {
 800175c:	d05b      	beq.n	8001816 <chvprintf+0x126>
    precision = 0;
 800175e:	2000      	movs	r0, #0
        }
      }
    }
    
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
 8001760:	f001 03df 	and.w	r3, r1, #223	; 0xdf
 8001764:	2b4c      	cmp	r3, #76	; 0x4c
 8001766:	d163      	bne.n	8001830 <chvprintf+0x140>
      is_long = true;
      c = *fmt++;
 8001768:	f816 1b01 	ldrb.w	r1, [r6], #1
      if (c == 0) {
 800176c:	2900      	cmp	r1, #0
 800176e:	f000 80ba 	beq.w	80018e6 <chvprintf+0x1f6>
    else {
      is_long = (c >= 'A') && (c <= 'Z');
    }

    /* Command decoding.*/
    switch (c) {
 8001772:	f1a1 0344 	sub.w	r3, r1, #68	; 0x44
 8001776:	2b34      	cmp	r3, #52	; 0x34
 8001778:	f200 80b9 	bhi.w	80018ee <chvprintf+0x1fe>
 800177c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001780:	00b701a0 	.word	0x00b701a0
 8001784:	00b700b7 	.word	0x00b700b7
 8001788:	01a000b7 	.word	0x01a000b7
 800178c:	00b700b7 	.word	0x00b700b7
 8001790:	00b700b7 	.word	0x00b700b7
 8001794:	013600b7 	.word	0x013600b7
 8001798:	00b700e7 	.word	0x00b700e7
 800179c:	00b700b7 	.word	0x00b700b7
 80017a0:	01c600b7 	.word	0x01c600b7
 80017a4:	00b700b7 	.word	0x00b700b7
 80017a8:	00b700e7 	.word	0x00b700e7
 80017ac:	00b700b7 	.word	0x00b700b7
 80017b0:	00b700b7 	.word	0x00b700b7
 80017b4:	00b700b7 	.word	0x00b700b7
 80017b8:	00b700b7 	.word	0x00b700b7
 80017bc:	015900b7 	.word	0x015900b7
 80017c0:	00b701a0 	.word	0x00b701a0
 80017c4:	00b700b7 	.word	0x00b700b7
 80017c8:	01a000b7 	.word	0x01a000b7
 80017cc:	00b700b7 	.word	0x00b700b7
 80017d0:	00b700b7 	.word	0x00b700b7
 80017d4:	013600b7 	.word	0x013600b7
 80017d8:	00b700e7 	.word	0x00b700e7
 80017dc:	013900b7 	.word	0x013900b7
 80017e0:	01c600b7 	.word	0x01c600b7
 80017e4:	00b700b7 	.word	0x00b700b7
 80017e8:	00e7      	.short	0x00e7
        c = *fmt++;
 80017ea:	1c5e      	adds	r6, r3, #1
        if (c == 0) {
 80017ec:	2900      	cmp	r1, #0
 80017ee:	d07a      	beq.n	80018e6 <chvprintf+0x1f6>
      width = 0;
 80017f0:	2200      	movs	r2, #0
 80017f2:	e005      	b.n	8001800 <chvprintf+0x110>
        c = *fmt++;
 80017f4:	f816 1b01 	ldrb.w	r1, [r6], #1
          width = width * 10 + c;
 80017f8:	eb03 0240 	add.w	r2, r3, r0, lsl #1
        if (c == 0) {
 80017fc:	2900      	cmp	r1, #0
 80017fe:	d072      	beq.n	80018e6 <chvprintf+0x1f6>
        if (c >= '0' && c <= '9') {
 8001800:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
          width = width * 10 + c;
 8001804:	eb02 0082 	add.w	r0, r2, r2, lsl #2
        if (c >= '0' && c <= '9') {
 8001808:	b2db      	uxtb	r3, r3
 800180a:	2b09      	cmp	r3, #9
 800180c:	d9f2      	bls.n	80017f4 <chvprintf+0x104>
    if (c == '.') {
 800180e:	292e      	cmp	r1, #46	; 0x2e
 8001810:	f8dd a004 	ldr.w	sl, [sp, #4]
 8001814:	d1a3      	bne.n	800175e <chvprintf+0x6e>
      c = *fmt++;
 8001816:	7831      	ldrb	r1, [r6, #0]
      if (c == 0) {
 8001818:	2900      	cmp	r1, #0
 800181a:	d064      	beq.n	80018e6 <chvprintf+0x1f6>
      if (c == '*') {
 800181c:	292a      	cmp	r1, #42	; 0x2a
 800181e:	d152      	bne.n	80018c6 <chvprintf+0x1d6>
        c = *fmt++;
 8001820:	7871      	ldrb	r1, [r6, #1]
 8001822:	3602      	adds	r6, #2
        precision = va_arg(ap, int);
 8001824:	f85a 0b04 	ldr.w	r0, [sl], #4
    if (c == 'l' || c == 'L') {
 8001828:	f001 03df 	and.w	r3, r1, #223	; 0xdf
 800182c:	2b4c      	cmp	r3, #76	; 0x4c
 800182e:	d09b      	beq.n	8001768 <chvprintf+0x78>
      is_long = (c >= 'A') && (c <= 'Z');
 8001830:	f1a1 0341 	sub.w	r3, r1, #65	; 0x41
    switch (c) {
 8001834:	f1a1 0c44 	sub.w	ip, r1, #68	; 0x44
      is_long = (c >= 'A') && (c <= 'Z');
 8001838:	b2db      	uxtb	r3, r3
    switch (c) {
 800183a:	f1bc 0f34 	cmp.w	ip, #52	; 0x34
 800183e:	d856      	bhi.n	80018ee <chvprintf+0x1fe>
 8001840:	e8df f01c 	tbh	[pc, ip, lsl #1]
 8001844:	00550109 	.word	0x00550109
 8001848:	00550055 	.word	0x00550055
 800184c:	01090055 	.word	0x01090055
 8001850:	00550055 	.word	0x00550055
 8001854:	00550055 	.word	0x00550055
 8001858:	00d40055 	.word	0x00d40055
 800185c:	00550085 	.word	0x00550085
 8001860:	00550055 	.word	0x00550055
 8001864:	01640055 	.word	0x01640055
 8001868:	00550055 	.word	0x00550055
 800186c:	00550085 	.word	0x00550085
 8001870:	00550055 	.word	0x00550055
 8001874:	00550055 	.word	0x00550055
 8001878:	00550055 	.word	0x00550055
 800187c:	00550055 	.word	0x00550055
 8001880:	00f70055 	.word	0x00f70055
 8001884:	00550109 	.word	0x00550109
 8001888:	00550055 	.word	0x00550055
 800188c:	01090055 	.word	0x01090055
 8001890:	00550055 	.word	0x00550055
 8001894:	00550055 	.word	0x00550055
 8001898:	00d40055 	.word	0x00d40055
 800189c:	00550085 	.word	0x00550085
 80018a0:	00d70055 	.word	0x00d70055
 80018a4:	01640055 	.word	0x01640055
 80018a8:	00550055 	.word	0x00550055
 80018ac:	0085      	.short	0x0085
      fmt++;
 80018ae:	3301      	adds	r3, #1
      filler = '0';
 80018b0:	460f      	mov	r7, r1
    if ( *fmt == '*') {
 80018b2:	7819      	ldrb	r1, [r3, #0]
 80018b4:	e749      	b.n	800174a <chvprintf+0x5a>
    if (*fmt == '0') {
 80018b6:	7859      	ldrb	r1, [r3, #1]
      do_sign = true;
 80018b8:	2501      	movs	r5, #1
      fmt++;
 80018ba:	3301      	adds	r3, #1
 80018bc:	e741      	b.n	8001742 <chvprintf+0x52>
      fmt++;
 80018be:	1cb3      	adds	r3, r6, #2
      left_align = true;
 80018c0:	f04f 0e01 	mov.w	lr, #1
 80018c4:	e738      	b.n	8001738 <chvprintf+0x48>
      c = *fmt++;
 80018c6:	3601      	adds	r6, #1
    precision = 0;
 80018c8:	2000      	movs	r0, #0
        while (c >= '0' && c <= '9') {
 80018ca:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
          precision = precision * 10 + c;
 80018ce:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
        while (c >= '0' && c <= '9') {
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	2b09      	cmp	r3, #9
 80018d6:	f63f af43 	bhi.w	8001760 <chvprintf+0x70>
          c = *fmt++;
 80018da:	f816 1b01 	ldrb.w	r1, [r6], #1
          precision = precision * 10 + c;
 80018de:	eb03 004c 	add.w	r0, r3, ip, lsl #1
          if (c == 0) {
 80018e2:	2900      	cmp	r1, #0
 80018e4:	d1f1      	bne.n	80018ca <chvprintf+0x1da>
      streamPut(chp, (uint8_t)filler);
      n++;
      width--;
    }
  }
}
 80018e6:	4648      	mov	r0, r9
 80018e8:	b007      	add	sp, #28
 80018ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      *p++ = c;
 80018ee:	3a01      	subs	r2, #1
 80018f0:	f88d 100c 	strb.w	r1, [sp, #12]
      break;
 80018f4:	f8cd a004 	str.w	sl, [sp, #4]
 80018f8:	ea22 7be2 	bic.w	fp, r2, r2, asr #31
    if (left_align == false) {
 80018fc:	f1be 0f00 	cmp.w	lr, #0
 8001900:	f040 80a5 	bne.w	8001a4e <chvprintf+0x35e>
    if (width < 0) {
 8001904:	2a00      	cmp	r2, #0
    if (left_align == false) {
 8001906:	4675      	mov	r5, lr
 8001908:	f10d 0a0c 	add.w	sl, sp, #12
      width = -width;
 800190c:	f1cb 0b00 	rsb	fp, fp, #0
    if (width < 0) {
 8001910:	dc53      	bgt.n	80019ba <chvprintf+0x2ca>
    while (--i >= 0) {
 8001912:	2d00      	cmp	r5, #0
 8001914:	db0d      	blt.n	8001932 <chvprintf+0x242>
 8001916:	f105 0801 	add.w	r8, r5, #1
 800191a:	44d0      	add	r8, sl
      streamPut(chp, (uint8_t)*s++);
 800191c:	6823      	ldr	r3, [r4, #0]
 800191e:	4620      	mov	r0, r4
 8001920:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8001924:	68db      	ldr	r3, [r3, #12]
 8001926:	4798      	blx	r3
    while (--i >= 0) {
 8001928:	45c2      	cmp	sl, r8
 800192a:	d1f7      	bne.n	800191c <chvprintf+0x22c>
 800192c:	f109 0901 	add.w	r9, r9, #1
      n++;
 8001930:	44a9      	add	r9, r5
    while (width) {
 8001932:	f1bb 0f00 	cmp.w	fp, #0
 8001936:	f43f aef1 	beq.w	800171c <chvprintf+0x2c>
 800193a:	465d      	mov	r5, fp
      streamPut(chp, (uint8_t)filler);
 800193c:	6823      	ldr	r3, [r4, #0]
 800193e:	4639      	mov	r1, r7
 8001940:	4620      	mov	r0, r4
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	4798      	blx	r3
    while (width) {
 8001946:	3d01      	subs	r5, #1
 8001948:	d1f8      	bne.n	800193c <chvprintf+0x24c>
      n++;
 800194a:	44d9      	add	r9, fp
 800194c:	e6e6      	b.n	800171c <chvprintf+0x2c>
    switch (c) {
 800194e:	f04f 0810 	mov.w	r8, #16
        l = va_arg(ap, unsigned int);
 8001952:	4653      	mov	r3, sl
 8001954:	f853 0b04 	ldr.w	r0, [r3], #4
 8001958:	9301      	str	r3, [sp, #4]
  q = p + MAX_FILLER;
 800195a:	f10d 0317 	add.w	r3, sp, #23
 800195e:	e000      	b.n	8001962 <chvprintf+0x272>
 8001960:	462b      	mov	r3, r5
    i = (int)(l % radix);
 8001962:	4684      	mov	ip, r0
    *--q = i;
 8001964:	1e5d      	subs	r5, r3, #1
    i = (int)(l % radix);
 8001966:	fbb0 f0f8 	udiv	r0, r0, r8
 800196a:	fb08 ca10 	mls	sl, r8, r0, ip
    i += '0';
 800196e:	f10a 0130 	add.w	r1, sl, #48	; 0x30
    if (i > '9') {
 8001972:	2939      	cmp	r1, #57	; 0x39
      i += 'A' - '0' - 10;
 8001974:	bfc8      	it	gt
 8001976:	f10a 0137 	addgt.w	r1, sl, #55	; 0x37
  } while ((ll /= radix) != 0);
 800197a:	45c4      	cmp	ip, r8
    *--q = i;
 800197c:	b2c9      	uxtb	r1, r1
 800197e:	f803 1c01 	strb.w	r1, [r3, #-1]
  } while ((ll /= radix) != 0);
 8001982:	d2ed      	bcs.n	8001960 <chvprintf+0x270>
  i = (int)(p + MAX_FILLER - q);
 8001984:	f10d 0017 	add.w	r0, sp, #23
 8001988:	f10d 0817 	add.w	r8, sp, #23
 800198c:	1b45      	subs	r5, r0, r5
 800198e:	4618      	mov	r0, r3
 8001990:	ab03      	add	r3, sp, #12
 8001992:	469c      	mov	ip, r3
 8001994:	e001      	b.n	800199a <chvprintf+0x2aa>
    *p++ = *q++;
 8001996:	f810 1b01 	ldrb.w	r1, [r0], #1
  while (--i);
 800199a:	4540      	cmp	r0, r8
    *p++ = *q++;
 800199c:	f80c 1b01 	strb.w	r1, [ip], #1
  while (--i);
 80019a0:	d1f9      	bne.n	8001996 <chvprintf+0x2a6>
    if ((width -= i) < 0) {
 80019a2:	1b52      	subs	r2, r2, r5
    s = tmpbuf;
 80019a4:	469a      	mov	sl, r3
        i--;
 80019a6:	3d01      	subs	r5, #1
    if ((width -= i) < 0) {
 80019a8:	ea22 7be2 	bic.w	fp, r2, r2, asr #31
    if (left_align == false) {
 80019ac:	f1be 0f00 	cmp.w	lr, #0
 80019b0:	d1af      	bne.n	8001912 <chvprintf+0x222>
    if (width < 0) {
 80019b2:	2a00      	cmp	r2, #0
      width = -width;
 80019b4:	f1cb 0b00 	rsb	fp, fp, #0
    if (width < 0) {
 80019b8:	ddab      	ble.n	8001912 <chvprintf+0x222>
      if ((*s == '-' || *s == '+') && filler == '0') {
 80019ba:	f89a 1000 	ldrb.w	r1, [sl]
 80019be:	292b      	cmp	r1, #43	; 0x2b
 80019c0:	bf18      	it	ne
 80019c2:	292d      	cmpne	r1, #45	; 0x2d
 80019c4:	d102      	bne.n	80019cc <chvprintf+0x2dc>
 80019c6:	2f30      	cmp	r7, #48	; 0x30
 80019c8:	f000 8096 	beq.w	8001af8 <chvprintf+0x408>
    if (width < 0) {
 80019cc:	46d8      	mov	r8, fp
        streamPut(chp, (uint8_t)filler);
 80019ce:	6823      	ldr	r3, [r4, #0]
 80019d0:	4639      	mov	r1, r7
 80019d2:	4620      	mov	r0, r4
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	4798      	blx	r3
      } while (++width != 0);
 80019d8:	f118 0801 	adds.w	r8, r8, #1
 80019dc:	d1f7      	bne.n	80019ce <chvprintf+0x2de>
    while (--i >= 0) {
 80019de:	2d00      	cmp	r5, #0
 80019e0:	eba9 090b 	sub.w	r9, r9, fp
 80019e4:	f6ff ae9a 	blt.w	800171c <chvprintf+0x2c>
      } while (++width != 0);
 80019e8:	46c3      	mov	fp, r8
 80019ea:	e794      	b.n	8001916 <chvprintf+0x226>
    switch (c) {
 80019ec:	f04f 0808 	mov.w	r8, #8
 80019f0:	e7af      	b.n	8001952 <chvprintf+0x262>
      if ((s = va_arg(ap, char *)) == 0) {
 80019f2:	4653      	mov	r3, sl
 80019f4:	f853 ab04 	ldr.w	sl, [r3], #4
 80019f8:	9301      	str	r3, [sp, #4]
 80019fa:	f1ba 0f00 	cmp.w	sl, #0
 80019fe:	f000 8088 	beq.w	8001b12 <chvprintf+0x422>
      for (p = s; *p && (--precision >= 0); p++)
 8001a02:	f89a 1000 	ldrb.w	r1, [sl]
      if (precision == 0) {
 8001a06:	2800      	cmp	r0, #0
 8001a08:	d168      	bne.n	8001adc <chvprintf+0x3ec>
      for (p = s; *p && (--precision >= 0); p++)
 8001a0a:	2900      	cmp	r1, #0
 8001a0c:	d069      	beq.n	8001ae2 <chvprintf+0x3f2>
 8001a0e:	f647 70fe 	movw	r0, #32766	; 0x7ffe
 8001a12:	4651      	mov	r1, sl
 8001a14:	e001      	b.n	8001a1a <chvprintf+0x32a>
 8001a16:	42c5      	cmn	r5, r0
 8001a18:	d405      	bmi.n	8001a26 <chvprintf+0x336>
 8001a1a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8001a1e:	ebaa 0501 	sub.w	r5, sl, r1
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d1f7      	bne.n	8001a16 <chvprintf+0x326>
    i = (int)(p - s);
 8001a26:	eba1 010a 	sub.w	r1, r1, sl
      filler = ' ';
 8001a2a:	2720      	movs	r7, #32
    if ((width -= i) < 0) {
 8001a2c:	1a52      	subs	r2, r2, r1
        i--;
 8001a2e:	1e4d      	subs	r5, r1, #1
 8001a30:	e7ba      	b.n	80019a8 <chvprintf+0x2b8>
      *p++ = va_arg(ap, int);
 8001a32:	f85a 3b04 	ldr.w	r3, [sl], #4
 8001a36:	3a01      	subs	r2, #1
      filler = ' ';
 8001a38:	2720      	movs	r7, #32
 8001a3a:	ea22 7be2 	bic.w	fp, r2, r2, asr #31
      *p++ = va_arg(ap, int);
 8001a3e:	f8cd a004 	str.w	sl, [sp, #4]
 8001a42:	f88d 300c 	strb.w	r3, [sp, #12]
    if (left_align == false) {
 8001a46:	f1be 0f00 	cmp.w	lr, #0
 8001a4a:	f43f af5b 	beq.w	8001904 <chvprintf+0x214>
 8001a4e:	2500      	movs	r5, #0
 8001a50:	f10d 0a0c 	add.w	sl, sp, #12
 8001a54:	e75f      	b.n	8001916 <chvprintf+0x226>
      if (is_long) {
 8001a56:	2b19      	cmp	r3, #25
 8001a58:	d932      	bls.n	8001ac0 <chvprintf+0x3d0>
        l = va_arg(ap, int);
 8001a5a:	4653      	mov	r3, sl
 8001a5c:	f853 0b04 	ldr.w	r0, [r3], #4
      if (l < 0) {
 8001a60:	2800      	cmp	r0, #0
        l = va_arg(ap, int);
 8001a62:	9301      	str	r3, [sp, #4]
      if (l < 0) {
 8001a64:	db32      	blt.n	8001acc <chvprintf+0x3dc>
        if (do_sign) {
 8001a66:	2d00      	cmp	r5, #0
 8001a68:	d059      	beq.n	8001b1e <chvprintf+0x42e>
          *p++ = '+';
 8001a6a:	232b      	movs	r3, #43	; 0x2b
 8001a6c:	f10d 0c0d 	add.w	ip, sp, #13
 8001a70:	f88d 300c 	strb.w	r3, [sp, #12]
 8001a74:	ab03      	add	r3, sp, #12
  q = p + MAX_FILLER;
 8001a76:	f10c 0a0b 	add.w	sl, ip, #11
 8001a7a:	4655      	mov	r5, sl
    i = (int)(l % radix);
 8001a7c:	492c      	ldr	r1, [pc, #176]	; (8001b30 <chvprintf+0x440>)
 8001a7e:	fba1 8100 	umull	r8, r1, r1, r0
 8001a82:	4680      	mov	r8, r0
 8001a84:	08c9      	lsrs	r1, r1, #3
  } while ((ll /= radix) != 0);
 8001a86:	f1b8 0f09 	cmp.w	r8, #9
    i = (int)(l % radix);
 8001a8a:	eb01 0b81 	add.w	fp, r1, r1, lsl #2
 8001a8e:	4608      	mov	r0, r1
 8001a90:	eba8 014b 	sub.w	r1, r8, fp, lsl #1
    i += '0';
 8001a94:	f101 0130 	add.w	r1, r1, #48	; 0x30
    *--q = i;
 8001a98:	b2c9      	uxtb	r1, r1
 8001a9a:	f805 1d01 	strb.w	r1, [r5, #-1]!
  } while ((ll /= radix) != 0);
 8001a9e:	dced      	bgt.n	8001a7c <chvprintf+0x38c>
  i = (int)(p + MAX_FILLER - q);
 8001aa0:	ebaa 0005 	sub.w	r0, sl, r5
 8001aa4:	4460      	add	r0, ip
 8001aa6:	e001      	b.n	8001aac <chvprintf+0x3bc>
    *p++ = *q++;
 8001aa8:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8001aac:	f80c 1b01 	strb.w	r1, [ip], #1
  while (--i);
 8001ab0:	4584      	cmp	ip, r0
 8001ab2:	d1f9      	bne.n	8001aa8 <chvprintf+0x3b8>
    i = (int)(p - s);
 8001ab4:	ebac 0503 	sub.w	r5, ip, r3
    s = tmpbuf;
 8001ab8:	469a      	mov	sl, r3
    if ((width -= i) < 0) {
 8001aba:	1b52      	subs	r2, r2, r5
        i--;
 8001abc:	3d01      	subs	r5, #1
 8001abe:	e773      	b.n	80019a8 <chvprintf+0x2b8>
        l = va_arg(ap, long);
 8001ac0:	f85a 0b04 	ldr.w	r0, [sl], #4
      if (l < 0) {
 8001ac4:	2800      	cmp	r0, #0
        l = va_arg(ap, long);
 8001ac6:	f8cd a004 	str.w	sl, [sp, #4]
      if (l < 0) {
 8001aca:	dacc      	bge.n	8001a66 <chvprintf+0x376>
        *p++ = '-';
 8001acc:	232d      	movs	r3, #45	; 0x2d
        l = -l;
 8001ace:	4240      	negs	r0, r0
        *p++ = '-';
 8001ad0:	f10d 0c0d 	add.w	ip, sp, #13
 8001ad4:	f88d 300c 	strb.w	r3, [sp, #12]
        l = -l;
 8001ad8:	ab03      	add	r3, sp, #12
 8001ada:	e7cc      	b.n	8001a76 <chvprintf+0x386>
      for (p = s; *p && (--precision >= 0); p++)
 8001adc:	b109      	cbz	r1, 8001ae2 <chvprintf+0x3f2>
 8001ade:	3801      	subs	r0, #1
 8001ae0:	d597      	bpl.n	8001a12 <chvprintf+0x322>
    if ((width -= i) < 0) {
 8001ae2:	ea22 7be2 	bic.w	fp, r2, r2, asr #31
    if (left_align == false) {
 8001ae6:	f1be 0f00 	cmp.w	lr, #0
 8001aea:	d103      	bne.n	8001af4 <chvprintf+0x404>
    if (width < 0) {
 8001aec:	2a00      	cmp	r2, #0
      width = -width;
 8001aee:	f1cb 0b00 	rsb	fp, fp, #0
    if (width < 0) {
 8001af2:	dc19      	bgt.n	8001b28 <chvprintf+0x438>
    if (left_align == false) {
 8001af4:	2720      	movs	r7, #32
 8001af6:	e71c      	b.n	8001932 <chvprintf+0x242>
        streamPut(chp, (uint8_t)*s++);
 8001af8:	6822      	ldr	r2, [r4, #0]
 8001afa:	4620      	mov	r0, r4
 8001afc:	f10a 0a01 	add.w	sl, sl, #1
        n++;
 8001b00:	f109 0901 	add.w	r9, r9, #1
        streamPut(chp, (uint8_t)*s++);
 8001b04:	68d2      	ldr	r2, [r2, #12]
    while (--i >= 0) {
 8001b06:	3d01      	subs	r5, #1
        streamPut(chp, (uint8_t)*s++);
 8001b08:	4790      	blx	r2
        i--;
 8001b0a:	e75f      	b.n	80019cc <chvprintf+0x2dc>
    switch (c) {
 8001b0c:	f04f 080a 	mov.w	r8, #10
 8001b10:	e71f      	b.n	8001952 <chvprintf+0x262>
        s = "(null)";
 8001b12:	f8df a020 	ldr.w	sl, [pc, #32]	; 8001b34 <chvprintf+0x444>
      if (precision == 0) {
 8001b16:	2800      	cmp	r0, #0
 8001b18:	f43f af79 	beq.w	8001a0e <chvprintf+0x31e>
 8001b1c:	e7df      	b.n	8001ade <chvprintf+0x3ee>
    p = tmpbuf;
 8001b1e:	ab03      	add	r3, sp, #12
 8001b20:	469c      	mov	ip, r3
 8001b22:	e7a8      	b.n	8001a76 <chvprintf+0x386>
  int n = 0;
 8001b24:	4689      	mov	r9, r1
 8001b26:	e6de      	b.n	80018e6 <chvprintf+0x1f6>
    if (width < 0) {
 8001b28:	2720      	movs	r7, #32
 8001b2a:	f04f 35ff 	mov.w	r5, #4294967295
 8001b2e:	e74d      	b.n	80019cc <chvprintf+0x2dc>
 8001b30:	cccccccd 	.word	0xcccccccd
 8001b34:	08005a10 	.word	0x08005a10
	...

08001b40 <chprintf>:
 * @return              The number of bytes that would have been
 *                      written to @p chp if no stream error occurs
 *
 * @api
 */
int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
 8001b40:	b40e      	push	{r1, r2, r3}
 8001b42:	b500      	push	{lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	aa03      	add	r2, sp, #12
 8001b48:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
 8001b4c:	9201      	str	r2, [sp, #4]
  formatted_bytes = chvprintf(chp, fmt, ap);
 8001b4e:	f7ff fdcf 	bl	80016f0 <chvprintf>
  va_end(ap);

  return formatted_bytes;
}
 8001b52:	b002      	add	sp, #8
 8001b54:	f85d eb04 	ldr.w	lr, [sp], #4
 8001b58:	b003      	add	sp, #12
 8001b5a:	4770      	bx	lr
 8001b5c:	0000      	movs	r0, r0
	...

08001b60 <nvicEnableVector>:
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001b60:	4a0a      	ldr	r2, [pc, #40]	; (8001b8c <nvicEnableVector+0x2c>)
 8001b62:	0109      	lsls	r1, r1, #4
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001b64:	ea4f 1c50 	mov.w	ip, r0, lsr #5
 8001b68:	2301      	movs	r3, #1
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001b6a:	b2c9      	uxtb	r1, r1
void nvicEnableVector(uint32_t n, uint32_t prio) {
 8001b6c:	b500      	push	{lr}
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001b6e:	f000 0e1f 	and.w	lr, r0, #31
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001b72:	4410      	add	r0, r2
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001b74:	fa03 f30e 	lsl.w	r3, r3, lr
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001b78:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001b7c:	eb02 018c 	add.w	r1, r2, ip, lsl #2
 8001b80:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8001b84:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 8001b88:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b8c:	e000e100 	.word	0xe000e100

08001b90 <Vector104>:
/**
 * @brief   SDMMC1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SDMMC1_HANDLER) {
 8001b90:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001b92:	4c07      	ldr	r4, [pc, #28]	; (8001bb0 <Vector104+0x20>)
 8001b94:	4620      	mov	r0, r4
 8001b96:	f002 fca3 	bl	80044e0 <__trace_isr_enter>

#if HAL_USE_SDC
#if STM32_SDC_USE_SDMMC1
  sdc_lld_serve_interrupt(&SDCD1);
 8001b9a:	4806      	ldr	r0, [pc, #24]	; (8001bb4 <Vector104+0x24>)
 8001b9c:	f001 fe58 	bl	8003850 <sdc_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001ba0:	4620      	mov	r0, r4
 8001ba2:	f002 fcb5 	bl	8004510 <__trace_isr_leave>
}
 8001ba6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001baa:	f003 ba81 	b.w	80050b0 <__port_irq_epilogue>
 8001bae:	bf00      	nop
 8001bb0:	08005a3c 	.word	0x08005a3c
 8001bb4:	240001c4 	.word	0x240001c4
	...

08001bc0 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8001bc0:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001bc2:	4c07      	ldr	r4, [pc, #28]	; (8001be0 <VectorD4+0x20>)
 8001bc4:	4620      	mov	r0, r4
 8001bc6:	f002 fc8b 	bl	80044e0 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 8001bca:	4806      	ldr	r0, [pc, #24]	; (8001be4 <VectorD4+0x24>)
 8001bcc:	f002 fa18 	bl	8004000 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001bd0:	4620      	mov	r0, r4
 8001bd2:	f002 fc9d 	bl	8004510 <__trace_isr_leave>
}
 8001bd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001bda:	f003 ba69 	b.w	80050b0 <__port_irq_epilogue>
 8001bde:	bf00      	nop
 8001be0:	08005a30 	.word	0x08005a30
 8001be4:	24000340 	.word	0x24000340
	...

08001bf0 <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 8001bf0:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001bf2:	4c07      	ldr	r4, [pc, #28]	; (8001c10 <Vector114+0x20>)
 8001bf4:	4620      	mov	r0, r4
 8001bf6:	f002 fc73 	bl	80044e0 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 8001bfa:	4806      	ldr	r0, [pc, #24]	; (8001c14 <Vector114+0x24>)
 8001bfc:	f002 fa00 	bl	8004000 <sd_lld_serve_interrupt>
#if STM32_UART_USE_UART5
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001c00:	4620      	mov	r0, r4
 8001c02:	f002 fc85 	bl	8004510 <__trace_isr_leave>
}
 8001c06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001c0a:	f003 ba51 	b.w	80050b0 <__port_irq_epilogue>
 8001c0e:	bf00      	nop
 8001c10:	08005a24 	.word	0x08005a24
 8001c14:	240003a0 	.word	0x240003a0
	...

08001c20 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8001c20:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001c22:	4c06      	ldr	r4, [pc, #24]	; (8001c3c <VectorB0+0x1c>)
 8001c24:	4620      	mov	r0, r4
 8001c26:	f002 fc5b 	bl	80044e0 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 8001c2a:	f002 f8c9 	bl	8003dc0 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001c2e:	4620      	mov	r0, r4
 8001c30:	f002 fc6e 	bl	8004510 <__trace_isr_leave>
}
 8001c34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001c38:	f003 ba3a 	b.w	80050b0 <__port_irq_epilogue>
 8001c3c:	08005a18 	.word	0x08005a18

08001c40 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8001c40:	b508      	push	{r3, lr}

  fdcan1_irq_init();
  fdcan2_irq_init();
  fdcan3_irq_init();

  mdma_irq_init();
 8001c42:	2109      	movs	r1, #9
 8001c44:	207a      	movs	r0, #122	; 0x7a
 8001c46:	f7ff ff8b 	bl	8001b60 <nvicEnableVector>
  nvicEnableVector(STM32_SDMMC1_NUMBER, STM32_IRQ_SDMMC1_PRIORITY);
 8001c4a:	2109      	movs	r1, #9
 8001c4c:	2031      	movs	r0, #49	; 0x31
 8001c4e:	f7ff ff87 	bl	8001b60 <nvicEnableVector>
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 8001c52:	2107      	movs	r1, #7
 8001c54:	201c      	movs	r0, #28
 8001c56:	f7ff ff83 	bl	8001b60 <nvicEnableVector>
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 8001c5a:	210c      	movs	r1, #12
 8001c5c:	2025      	movs	r0, #37	; 0x25
 8001c5e:	f7ff ff7f 	bl	8001b60 <nvicEnableVector>
  nvicEnableVector(STM32_UART5_NUMBER, STM32_IRQ_UART5_PRIORITY);
 8001c62:	210c      	movs	r1, #12
 8001c64:	2035      	movs	r0, #53	; 0x35
  uart7_irq_init();
  uart8_irq_init();
  uart9_irq_init();
  usart10_irq_init();
  lpuart1_irq_init();
}
 8001c66:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001c6a:	f7ff bf79 	b.w	8001b60 <nvicEnableVector>
 8001c6e:	bf00      	nop

08001c70 <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 8001c70:	b538      	push	{r3, r4, r5, lr}
}

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 8001c72:	4b36      	ldr	r3, [pc, #216]	; (8001d4c <hal_lld_init+0xdc>)

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
  RCC->AHB2RSTR &= ~mask;
 8001c74:	2200      	movs	r2, #0
  RCC->AHB2RSTR |= mask;
 8001c76:	f04f 31ff 	mov.w	r1, #4294967295
}

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 8001c7a:	4c35      	ldr	r4, [pc, #212]	; (8001d50 <hal_lld_init+0xe0>)
  RCC->AHB1RSTR |= mask;
 8001c7c:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
  RCC->AHB3RSTR &= ~mask;
 8001c80:	4d34      	ldr	r5, [pc, #208]	; (8001d54 <hal_lld_init+0xe4>)
  RCC->AHB1RSTR |= mask;
 8001c82:	f060 4000 	orn	r0, r0, #2147483648	; 0x80000000
 8001c86:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8001c8a:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8001c8e:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001c92:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8001c96:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
  RCC->AHB2RSTR |= mask;
 8001c9a:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8001c9e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 8001ca2:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8001ca6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 8001caa:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
  RCC->AHB3RSTR |= mask;
 8001cae:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8001cb0:	4320      	orrs	r0, r4
 8001cb2:	67d8      	str	r0, [r3, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 8001cb4:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
}

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 8001cb6:	4828      	ldr	r0, [pc, #160]	; (8001d58 <hal_lld_init+0xe8>)
  RCC->AHB3RSTR &= ~mask;
 8001cb8:	402c      	ands	r4, r5
 8001cba:	67dc      	str	r4, [r3, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 8001cbc:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
  RCC->AHB4RSTR |= mask;
 8001cbe:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 8001cc2:	4320      	orrs	r0, r4
 8001cc4:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8001cc8:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 8001ccc:	f3c0 000a 	ubfx	r0, r0, #0, #11
 8001cd0:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8001cd4:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
  RCC->APB1LRSTR |= mask;
 8001cd8:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001cdc:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8001ce0:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001ce4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8001ce8:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
  RCC->APB1HRSTR |= mask;
 8001cec:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 8001cf0:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 8001cf4:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 8001cf8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 8001cfc:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
  RCC->APB2RSTR |= mask;
 8001d00:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 8001d04:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8001d08:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 8001d0c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8001d10:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
  RCC->APB3RSTR |= mask;
 8001d14:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8001d18:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 8001d1c:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8001d20:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 8001d24:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
  RCC->APB4RSTR |= mask;
 8001d28:	f8d3 009c 	ldr.w	r0, [r3, #156]	; 0x9c
 8001d2c:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8001d30:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 8001d34:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8001d38:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
  __rccResetAPB4(~0);
#endif /* STM32_NO_INIT == FALSE */

  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
 8001d3c:	f000 fac0 	bl	80022c0 <bdmaInit>
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 8001d40:	f000 fcde 	bl	8002700 <dmaInit>
       immediately.*/
    SCB_CleanInvalidateDCache();
#endif
  }
#endif
}
 8001d44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  irqInit();
 8001d48:	f7ff bf7a 	b.w	8001c40 <irqInit>
 8001d4c:	58024400 	.word	0x58024400
 8001d50:	7fffefff 	.word	0x7fffefff
 8001d54:	80001000 	.word	0x80001000
 8001d58:	fffff800 	.word	0xfffff800
 8001d5c:	00000000 	.word	0x00000000

08001d60 <stm32_clock_init>:
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 8001d60:	4b66      	ldr	r3, [pc, #408]	; (8001efc <stm32_clock_init+0x19c>)
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8001d62:	2002      	movs	r0, #2

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 8001d64:	4966      	ldr	r1, [pc, #408]	; (8001f00 <stm32_clock_init+0x1a0>)
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8001d66:	4a67      	ldr	r2, [pc, #412]	; (8001f04 <stm32_clock_init+0x1a4>)
void stm32_clock_init(void) {
 8001d68:	b410      	push	{r4}
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 8001d6a:	2401      	movs	r4, #1
 8001d6c:	f8c1 4108 	str.w	r4, [r1, #264]	; 0x108
 8001d70:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
 8001d74:	4301      	orrs	r1, r0
 8001d76:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
  if (lp) {
    RCC_C1->APB4LPENR |= mask;
 8001d7a:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
 8001d7e:	4301      	orrs	r1, r0
 8001d80:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
  }
  (void)RCC_C1->APB4LPENR;
 8001d84:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8001d88:	60d0      	str	r0, [r2, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 8001d8a:	6853      	ldr	r3, [r2, #4]
 8001d8c:	0499      	lsls	r1, r3, #18
 8001d8e:	d5fc      	bpl.n	8001d8a <stm32_clock_init+0x2a>
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8001d90:	495d      	ldr	r1, [pc, #372]	; (8001f08 <stm32_clock_init+0x1a8>)
  PWR->CR2   = STM32_PWR_CR2;
 8001d92:	2301      	movs	r3, #1
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8001d94:	4c5d      	ldr	r4, [pc, #372]	; (8001f0c <stm32_clock_init+0x1ac>)
  PWR->CPUCR = STM32_PWR_CPUCR;
 8001d96:	2000      	movs	r0, #0
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8001d98:	6011      	str	r1, [r2, #0]
  PWR->CR2   = STM32_PWR_CR2;
 8001d9a:	6093      	str	r3, [r2, #8]
  PWR->D3CR  = STM32_VOS;
 8001d9c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8001da0:	4958      	ldr	r1, [pc, #352]	; (8001f04 <stm32_clock_init+0x1a4>)
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8001da2:	60d4      	str	r4, [r2, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 8001da4:	6110      	str	r0, [r2, #16]
  PWR->D3CR  = STM32_VOS;
 8001da6:	6193      	str	r3, [r2, #24]
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8001da8:	698b      	ldr	r3, [r1, #24]
 8001daa:	049b      	lsls	r3, r3, #18
 8001dac:	d5fc      	bpl.n	8001da8 <stm32_clock_init+0x48>
  PWR->CR1 |= PWR_CR1_DBP;
 8001dae:	680b      	ldr	r3, [r1, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8001db0:	4a52      	ldr	r2, [pc, #328]	; (8001efc <stm32_clock_init+0x19c>)
  PWR->CR1 |= PWR_CR1_DBP;
 8001db2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001db6:	600b      	str	r3, [r1, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8001db8:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001dba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dc2:	d004      	beq.n	8001dce <stm32_clock_init+0x6e>
    RCC->BDCR = RCC_BDCR_BDRST;
 8001dc4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    RCC->BDCR = 0;
 8001dc8:	2300      	movs	r3, #0
    RCC->BDCR = RCC_BDCR_BDRST;
 8001dca:	6711      	str	r1, [r2, #112]	; 0x70
    RCC->BDCR = 0;
 8001dcc:	6713      	str	r3, [r2, #112]	; 0x70
  /* Backup domain initialization.*/
  init_bkp_domain();

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8001dce:	494b      	ldr	r1, [pc, #300]	; (8001efc <stm32_clock_init+0x19c>)
 8001dd0:	680b      	ldr	r3, [r1, #0]
 8001dd2:	f043 0301 	orr.w	r3, r3, #1
 8001dd6:	600b      	str	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8001dd8:	680b      	ldr	r3, [r1, #0]
 8001dda:	075c      	lsls	r4, r3, #29
 8001ddc:	d5fc      	bpl.n	8001dd8 <stm32_clock_init+0x78>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 8001dde:	2300      	movs	r3, #0
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001de0:	4a46      	ldr	r2, [pc, #280]	; (8001efc <stm32_clock_init+0x19c>)
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 8001de2:	610b      	str	r3, [r1, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001de4:	6913      	ldr	r3, [r2, #16]
 8001de6:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8001dea:	d1fb      	bne.n	8001de4 <stm32_clock_init+0x84>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8001dec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8001df0:	2401      	movs	r4, #1
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8001df2:	4947      	ldr	r1, [pc, #284]	; (8001f10 <stm32_clock_init+0x1b0>)
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8001df4:	6014      	str	r4, [r2, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8001df6:	6050      	str	r0, [r2, #4]
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
#endif
  RCC->CFGR = cfgr;
 8001df8:	4846      	ldr	r0, [pc, #280]	; (8001f14 <stm32_clock_init+0x1b4>)
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 8001dfa:	6753      	str	r3, [r2, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8001dfc:	62d1      	str	r1, [r2, #44]	; 0x2c
  RCC->CFGR = cfgr;
 8001dfe:	6110      	str	r0, [r2, #16]
  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  RCC->CR |= RCC_CR_HSEON;
 8001e00:	6813      	ldr	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8001e02:	493e      	ldr	r1, [pc, #248]	; (8001efc <stm32_clock_init+0x19c>)
  RCC->CR |= RCC_CR_HSEON;
 8001e04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e08:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8001e0a:	680b      	ldr	r3, [r1, #0]
 8001e0c:	0398      	lsls	r0, r3, #14
 8001e0e:	d5fc      	bpl.n	8001e0a <stm32_clock_init+0xaa>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 8001e10:	680a      	ldr	r2, [r1, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8001e12:	4b3a      	ldr	r3, [pc, #232]	; (8001efc <stm32_clock_init+0x19c>)
  RCC->CR |= RCC_CR_HSI48ON;
 8001e14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001e18:	600a      	str	r2, [r1, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	0492      	lsls	r2, r2, #18
 8001e1e:	d5fc      	bpl.n	8001e1a <stm32_clock_init+0xba>
    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 8001e20:	2200      	movs	r2, #0
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8001e22:	483d      	ldr	r0, [pc, #244]	; (8001f18 <stm32_clock_init+0x1b8>)
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8001e24:	493d      	ldr	r1, [pc, #244]	; (8001f1c <stm32_clock_init+0x1bc>)
    cfgmask |= RCC_PLLCFGR_DIVR1EN;
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8001e26:	f644 54f0 	movw	r4, #19952	; 0x4df0
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8001e2a:	6298      	str	r0, [r3, #40]	; 0x28
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 8001e2c:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8001e2e:	6319      	str	r1, [r3, #48]	; 0x30
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8001e30:	f5a1 21fe 	sub.w	r1, r1, #520192	; 0x7f000
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8001e34:	63dc      	str	r4, [r3, #60]	; 0x3c
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8001e36:	393e      	subs	r1, #62	; 0x3e
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 8001e38:	4839      	ldr	r0, [pc, #228]	; (8001f20 <stm32_clock_init+0x1c0>)
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8001e3a:	6399      	str	r1, [r3, #56]	; 0x38
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 8001e3c:	4939      	ldr	r1, [pc, #228]	; (8001f24 <stm32_clock_init+0x1c4>)
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 8001e3e:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 8001e40:	6418      	str	r0, [r3, #64]	; 0x40
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 8001e42:	62d9      	str	r1, [r3, #44]	; 0x2c
    RCC->CR     |= onmask;
 8001e44:	6819      	ldr	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 8001e46:	4a2d      	ldr	r2, [pc, #180]	; (8001efc <stm32_clock_init+0x19c>)
    RCC->CR     |= onmask;
 8001e48:	f041 51a8 	orr.w	r1, r1, #352321536	; 0x15000000
 8001e4c:	6019      	str	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 8001e4e:	6813      	ldr	r3, [r2, #0]
 8001e50:	f003 5328 	and.w	r3, r3, #704643072	; 0x2a000000
 8001e54:	f1b3 5f28 	cmp.w	r3, #704643072	; 0x2a000000
 8001e58:	d1f9      	bne.n	8001e4e <stm32_clock_init+0xee>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 8001e5a:	2448      	movs	r4, #72	; 0x48
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8001e5c:	f44f 6388 	mov.w	r3, #1088	; 0x440
  RCC->D3CFGR = STM32_D3PPRE4;
 8001e60:	2040      	movs	r0, #64	; 0x40
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 8001e62:	2100      	movs	r1, #0
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 8001e64:	6194      	str	r4, [r2, #24]
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 8001e66:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8001e6a:	61d3      	str	r3, [r2, #28]
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8001e6c:	f44f 03e0 	mov.w	r3, #7340032	; 0x700000
  RCC->D3CFGR = STM32_D3PPRE4;
 8001e70:	6210      	str	r0, [r2, #32]
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 8001e72:	f44f 3040 	mov.w	r0, #196608	; 0x30000
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 8001e76:	64d1      	str	r1, [r2, #76]	; 0x4c
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 8001e78:	6514      	str	r4, [r2, #80]	; 0x50
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8001e7a:	492b      	ldr	r1, [pc, #172]	; (8001f28 <stm32_clock_init+0x1c8>)
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8001e7c:	6553      	str	r3, [r2, #84]	; 0x54
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8001e7e:	2332      	movs	r3, #50	; 0x32
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 8001e80:	6590      	str	r0, [r2, #88]	; 0x58
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8001e82:	600b      	str	r3, [r1, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 8001e84:	680b      	ldr	r3, [r1, #0]
 8001e86:	f003 030f 	and.w	r3, r3, #15
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	d1fa      	bne.n	8001e84 <stm32_clock_init+0x124>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 8001e8e:	4a1b      	ldr	r2, [pc, #108]	; (8001efc <stm32_clock_init+0x19c>)
 8001e90:	6913      	ldr	r3, [r2, #16]
 8001e92:	f043 0303 	orr.w	r3, r3, #3
 8001e96:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 8001e98:	6913      	ldr	r3, [r2, #16]
 8001e9a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001e9e:	2b18      	cmp	r3, #24
 8001ea0:	d1fa      	bne.n	8001e98 <stm32_clock_init+0x138>
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 8001ea2:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
  rccEnableSRAM2(true);
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
#endif
#endif /* STM32_NO_INIT */
}
 8001ea6:	bc10      	pop	{r4}
 8001ea8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001eac:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
  if (lp) {
    RCC_C1->AHB2LPENR |= mask;
 8001eb0:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001eb4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001eb8:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
  }
  (void)RCC_C1->AHB2LPENR;
 8001ebc:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 8001ec0:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 8001ec4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001ec8:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 8001ecc:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001ed0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001ed4:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 8001ed8:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 8001edc:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 8001ee0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001ee4:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 8001ee8:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001eec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001ef0:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 8001ef4:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	58024400 	.word	0x58024400
 8001f00:	51008000 	.word	0x51008000
 8001f04:	58024800 	.word	0x58024800
 8001f08:	f000c000 	.word	0xf000c000
 8001f0c:	01000002 	.word	0x01000002
 8001f10:	01ff0000 	.word	0x01ff0000
 8001f14:	08108800 	.word	0x08108800
 8001f18:	01905052 	.word	0x01905052
 8001f1c:	0109029f 	.word	0x0109029f
 8001f20:	0705071f 	.word	0x0705071f
 8001f24:	014b0399 	.word	0x014b0399
 8001f28:	52002000 	.word	0x52002000
 8001f2c:	00000000 	.word	0x00000000

08001f30 <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 8001f30:	b570      	push	{r4, r5, r6, lr}

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 8001f32:	4c1e      	ldr	r4, [pc, #120]	; (8001fac <adc_lld_init+0x7c>)
  ADCD1.adcc        = ADC12_COMMON;
  ADCD1.adcm        = ADC1;
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 8001f34:	2600      	movs	r6, #0
  ADCD1.adcc        = ADC12_COMMON;
 8001f36:	4d1e      	ldr	r5, [pc, #120]	; (8001fb0 <adc_lld_init+0x80>)
  adcObjectInit(&ADCD1);
 8001f38:	4620      	mov	r0, r4
 8001f3a:	f7fe fde9 	bl	8000b10 <adcObjectInit>
  ADCD1.adcm        = ADC1;
 8001f3e:	4a1d      	ldr	r2, [pc, #116]	; (8001fb4 <adc_lld_init+0x84>)
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8001f40:	4b1d      	ldr	r3, [pc, #116]	; (8001fb8 <adc_lld_init+0x88>)
                      STM32_DMA_CR_PL(STM32_ADC_ADC12_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8001f42:	2105      	movs	r1, #5
 8001f44:	2012      	movs	r0, #18
  ADCD1.adcm        = ADC1;
 8001f46:	e9c4 250a 	strd	r2, r5, [r4, #40]	; 0x28
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8001f4a:	e9c4 630c 	strd	r6, r3, [r4, #48]	; 0x30
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8001f4e:	f7ff fe07 	bl	8001b60 <nvicEnableVector>
  RCC_C1->AHB1ENR |= mask;
 8001f52:	4b1a      	ldr	r3, [pc, #104]	; (8001fbc <adc_lld_init+0x8c>)
 8001f54:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8001f58:	f042 0220 	orr.w	r2, r2, #32
 8001f5c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 8001f60:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001f64:	f042 0220 	orr.w	r2, r2, #32
 8001f68:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8001f6c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  RCC->AHB1RSTR |= mask;
 8001f70:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001f74:	f042 0220 	orr.w	r2, r2, #32
 8001f78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8001f7c:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001f80:	f022 0220 	bic.w	r2, r2, #32
 8001f84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8001f88:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
  rccResetADC12();
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF;
 8001f8c:	60ae      	str	r6, [r5, #8]
  RCC_C1->AHB1ENR &= ~mask;
 8001f8e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8001f92:	f022 0220 	bic.w	r2, r2, #32
 8001f96:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8001f9a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001f9e:	f022 0220 	bic.w	r2, r2, #32
 8001fa2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8001fa6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  rccResetADC3();
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
  rccDisableADC3();
#endif
#endif
}
 8001faa:	bd70      	pop	{r4, r5, r6, pc}
 8001fac:	24000010 	.word	0x24000010
 8001fb0:	40022300 	.word	0x40022300
 8001fb4:	40022000 	.word	0x40022000
 8001fb8:	00022c16 	.word	0x00022c16
 8001fbc:	58024400 	.word	0x58024400

08001fc0 <adc_lld_stop_conversion>:
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 8001fc0:	4b10      	ldr	r3, [pc, #64]	; (8002004 <adc_lld_stop_conversion+0x44>)
 8001fc2:	4298      	cmp	r0, r3
 8001fc4:	d00d      	beq.n	8001fe2 <adc_lld_stop_conversion+0x22>
    dmaStreamDisable(adcp->data.dma);
#endif
  }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  adc_lld_stop_adc(adcp);
 8001fc6:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 8001fc8:	6893      	ldr	r3, [r2, #8]
 8001fca:	0759      	lsls	r1, r3, #29
 8001fcc:	d506      	bpl.n	8001fdc <adc_lld_stop_conversion+0x1c>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 8001fce:	6893      	ldr	r3, [r2, #8]
 8001fd0:	f043 0310 	orr.w	r3, r3, #16
 8001fd4:	6093      	str	r3, [r2, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 8001fd6:	6893      	ldr	r3, [r2, #8]
 8001fd8:	06db      	lsls	r3, r3, #27
 8001fda:	d4fc      	bmi.n	8001fd6 <adc_lld_stop_conversion+0x16>
  adcp->adcm->PCSEL = 0U;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	61d3      	str	r3, [r2, #28]
}
 8001fe0:	4770      	bx	lr
    dmaStreamDisable(adcp->data.dma);
 8001fe2:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8001fe4:	680a      	ldr	r2, [r1, #0]
 8001fe6:	6813      	ldr	r3, [r2, #0]
 8001fe8:	f023 031f 	bic.w	r3, r3, #31
 8001fec:	6013      	str	r3, [r2, #0]
 8001fee:	6813      	ldr	r3, [r2, #0]
 8001ff0:	07db      	lsls	r3, r3, #31
 8001ff2:	d4fc      	bmi.n	8001fee <adc_lld_stop_conversion+0x2e>
 8001ff4:	f891 c00c 	ldrb.w	ip, [r1, #12]
 8001ff8:	233d      	movs	r3, #61	; 0x3d
 8001ffa:	684a      	ldr	r2, [r1, #4]
 8001ffc:	fa03 f30c 	lsl.w	r3, r3, ip
 8002000:	6013      	str	r3, [r2, #0]
 8002002:	e7e0      	b.n	8001fc6 <adc_lld_stop_conversion+0x6>
 8002004:	24000010 	.word	0x24000010
	...

08002010 <Vector88>:
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 8002010:	b570      	push	{r4, r5, r6, lr}
  OSAL_IRQ_PROLOGUE();
 8002012:	4826      	ldr	r0, [pc, #152]	; (80020ac <Vector88+0x9c>)
 8002014:	f002 fa64 	bl	80044e0 <__trace_isr_enter>
  if (adcp->grpp != NULL) {
 8002018:	4d25      	ldr	r5, [pc, #148]	; (80020b0 <Vector88+0xa0>)
  isr  = ADC1->ISR;
 800201a:	4a26      	ldr	r2, [pc, #152]	; (80020b4 <Vector88+0xa4>)
  if (adcp->grpp != NULL) {
 800201c:	692e      	ldr	r6, [r5, #16]
  isr  = ADC1->ISR;
 800201e:	6813      	ldr	r3, [r2, #0]
  ADC1->ISR = isr;
 8002020:	6013      	str	r3, [r2, #0]
  if (adcp->grpp != NULL) {
 8002022:	b366      	cbz	r6, 800207e <Vector88+0x6e>
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 8002024:	f013 0410 	ands.w	r4, r3, #16
 8002028:	d006      	beq.n	8002038 <Vector88+0x28>
 800202a:	782c      	ldrb	r4, [r5, #0]
 800202c:	f1a4 0403 	sub.w	r4, r4, #3
 8002030:	fab4 f484 	clz	r4, r4
 8002034:	0964      	lsrs	r4, r4, #5
 8002036:	0064      	lsls	r4, r4, #1
    if (isr & ADC_ISR_AWD1) {
 8002038:	0618      	lsls	r0, r3, #24
      emask |= ADC_ERR_AWD1;
 800203a:	bf48      	it	mi
 800203c:	f044 0404 	orrmi.w	r4, r4, #4
    if (isr & ADC_ISR_AWD2) {
 8002040:	05d9      	lsls	r1, r3, #23
 8002042:	d523      	bpl.n	800208c <Vector88+0x7c>
    if (isr & ADC_ISR_AWD3) {
 8002044:	059a      	lsls	r2, r3, #22
      emask |= ADC_ERR_AWD2;
 8002046:	f044 0408 	orr.w	r4, r4, #8
    if (isr & ADC_ISR_AWD3) {
 800204a:	d501      	bpl.n	8002050 <Vector88+0x40>
      emask |= ADC_ERR_AWD3;
 800204c:	f044 0410 	orr.w	r4, r4, #16
      _adc_isr_error_code(adcp, emask);
 8002050:	4817      	ldr	r0, [pc, #92]	; (80020b0 <Vector88+0xa0>)
 8002052:	f7ff ffb5 	bl	8001fc0 <adc_lld_stop_conversion>
 8002056:	68f3      	ldr	r3, [r6, #12]
 8002058:	b31b      	cbz	r3, 80020a2 <Vector88+0x92>
 800205a:	2205      	movs	r2, #5
 800205c:	4621      	mov	r1, r4
 800205e:	702a      	strb	r2, [r5, #0]
 8002060:	4798      	blx	r3
 8002062:	782b      	ldrb	r3, [r5, #0]
 8002064:	2b05      	cmp	r3, #5
 8002066:	d01c      	beq.n	80020a2 <Vector88+0x92>
 8002068:	2330      	movs	r3, #48	; 0x30
 800206a:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 800206e:	f04f 31ff 	mov.w	r1, #4294967295
 8002072:	4811      	ldr	r0, [pc, #68]	; (80020b8 <Vector88+0xa8>)
 8002074:	f002 fde4 	bl	8004c40 <chThdResumeI>
 8002078:	2300      	movs	r3, #0
 800207a:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 800207e:	480b      	ldr	r0, [pc, #44]	; (80020ac <Vector88+0x9c>)
 8002080:	f002 fa46 	bl	8004510 <__trace_isr_leave>
}
 8002084:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8002088:	f003 b812 	b.w	80050b0 <__port_irq_epilogue>
    if (isr & ADC_ISR_AWD3) {
 800208c:	059b      	lsls	r3, r3, #22
 800208e:	d4dd      	bmi.n	800204c <Vector88+0x3c>
    if (emask != 0U) {
 8002090:	2c00      	cmp	r4, #0
 8002092:	d1dd      	bne.n	8002050 <Vector88+0x40>
  OSAL_IRQ_EPILOGUE();
 8002094:	4805      	ldr	r0, [pc, #20]	; (80020ac <Vector88+0x9c>)
 8002096:	f002 fa3b 	bl	8004510 <__trace_isr_leave>
}
 800209a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 800209e:	f003 b807 	b.w	80050b0 <__port_irq_epilogue>
      _adc_isr_error_code(adcp, emask);
 80020a2:	2202      	movs	r2, #2
 80020a4:	2300      	movs	r3, #0
 80020a6:	702a      	strb	r2, [r5, #0]
 80020a8:	612b      	str	r3, [r5, #16]
 80020aa:	e7dd      	b.n	8002068 <Vector88+0x58>
 80020ac:	08005a48 	.word	0x08005a48
 80020b0:	24000010 	.word	0x24000010
 80020b4:	40022000 	.word	0x40022000
 80020b8:	24000024 	.word	0x24000024
 80020bc:	00000000 	.word	0x00000000

080020c0 <Vector244>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80020c0:	480a      	ldr	r0, [pc, #40]	; (80020ec <Vector244+0x2c>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
 80020c2:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 80020c4:	f002 fa0c 	bl	80044e0 <__trace_isr_enter>

  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 80020c8:	4b09      	ldr	r3, [pc, #36]	; (80020f0 <Vector244+0x30>)
  BDMA->IFCR = flags << 0U;
  if (bdma.streams[0].func)
 80020ca:	480a      	ldr	r0, [pc, #40]	; (80020f4 <Vector244+0x34>)
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 80020cc:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[0].func)
 80020ce:	6842      	ldr	r2, [r0, #4]
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 80020d0:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 0U;
 80020d4:	6059      	str	r1, [r3, #4]
  if (bdma.streams[0].func)
 80020d6:	b10a      	cbz	r2, 80020dc <Vector244+0x1c>
    bdma.streams[0].func(bdma.streams[0].param, flags);
 80020d8:	6880      	ldr	r0, [r0, #8]
 80020da:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80020dc:	4803      	ldr	r0, [pc, #12]	; (80020ec <Vector244+0x2c>)
 80020de:	f002 fa17 	bl	8004510 <__trace_isr_leave>
}
 80020e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 80020e6:	f002 bfe3 	b.w	80050b0 <__port_irq_epilogue>
 80020ea:	bf00      	nop
 80020ec:	08005aa8 	.word	0x08005aa8
 80020f0:	58025400 	.word	0x58025400
 80020f4:	24000048 	.word	0x24000048
	...

08002100 <Vector248>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002100:	480b      	ldr	r0, [pc, #44]	; (8002130 <Vector248+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
 8002102:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002104:	f002 f9ec 	bl	80044e0 <__trace_isr_enter>

  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8002108:	4b0a      	ldr	r3, [pc, #40]	; (8002134 <Vector248+0x34>)
  BDMA->IFCR = flags << 4U;
  if (bdma.streams[1].func)
 800210a:	480b      	ldr	r0, [pc, #44]	; (8002138 <Vector248+0x38>)
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 800210c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[1].func)
 800210e:	68c2      	ldr	r2, [r0, #12]
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8002110:	0909      	lsrs	r1, r1, #4
 8002112:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 4U;
 8002116:	010c      	lsls	r4, r1, #4
 8002118:	605c      	str	r4, [r3, #4]
  if (bdma.streams[1].func)
 800211a:	b10a      	cbz	r2, 8002120 <Vector248+0x20>
    bdma.streams[1].func(bdma.streams[1].param, flags);
 800211c:	6900      	ldr	r0, [r0, #16]
 800211e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002120:	4803      	ldr	r0, [pc, #12]	; (8002130 <Vector248+0x30>)
 8002122:	f002 f9f5 	bl	8004510 <__trace_isr_leave>
}
 8002126:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800212a:	f002 bfc1 	b.w	80050b0 <__port_irq_epilogue>
 800212e:	bf00      	nop
 8002130:	08005a9c 	.word	0x08005a9c
 8002134:	58025400 	.word	0x58025400
 8002138:	24000048 	.word	0x24000048
 800213c:	00000000 	.word	0x00000000

08002140 <Vector24C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002140:	480b      	ldr	r0, [pc, #44]	; (8002170 <Vector24C+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
 8002142:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002144:	f002 f9cc 	bl	80044e0 <__trace_isr_enter>

  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8002148:	4b0a      	ldr	r3, [pc, #40]	; (8002174 <Vector24C+0x34>)
  BDMA->IFCR = flags << 8U;
  if (bdma.streams[2].func)
 800214a:	480b      	ldr	r0, [pc, #44]	; (8002178 <Vector24C+0x38>)
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 800214c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[2].func)
 800214e:	6942      	ldr	r2, [r0, #20]
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8002150:	0a09      	lsrs	r1, r1, #8
 8002152:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 8U;
 8002156:	020c      	lsls	r4, r1, #8
 8002158:	605c      	str	r4, [r3, #4]
  if (bdma.streams[2].func)
 800215a:	b10a      	cbz	r2, 8002160 <Vector24C+0x20>
    bdma.streams[2].func(bdma.streams[2].param, flags);
 800215c:	6980      	ldr	r0, [r0, #24]
 800215e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002160:	4803      	ldr	r0, [pc, #12]	; (8002170 <Vector24C+0x30>)
 8002162:	f002 f9d5 	bl	8004510 <__trace_isr_leave>
}
 8002166:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800216a:	f002 bfa1 	b.w	80050b0 <__port_irq_epilogue>
 800216e:	bf00      	nop
 8002170:	08005a90 	.word	0x08005a90
 8002174:	58025400 	.word	0x58025400
 8002178:	24000048 	.word	0x24000048
 800217c:	00000000 	.word	0x00000000

08002180 <Vector250>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002180:	480b      	ldr	r0, [pc, #44]	; (80021b0 <Vector250+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
 8002182:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002184:	f002 f9ac 	bl	80044e0 <__trace_isr_enter>

  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8002188:	4b0a      	ldr	r3, [pc, #40]	; (80021b4 <Vector250+0x34>)
  BDMA->IFCR = flags << 12U;
  if (bdma.streams[3].func)
 800218a:	480b      	ldr	r0, [pc, #44]	; (80021b8 <Vector250+0x38>)
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 800218c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[3].func)
 800218e:	69c2      	ldr	r2, [r0, #28]
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8002190:	0b09      	lsrs	r1, r1, #12
 8002192:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 12U;
 8002196:	030c      	lsls	r4, r1, #12
 8002198:	605c      	str	r4, [r3, #4]
  if (bdma.streams[3].func)
 800219a:	b10a      	cbz	r2, 80021a0 <Vector250+0x20>
    bdma.streams[3].func(bdma.streams[3].param, flags);
 800219c:	6a00      	ldr	r0, [r0, #32]
 800219e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80021a0:	4803      	ldr	r0, [pc, #12]	; (80021b0 <Vector250+0x30>)
 80021a2:	f002 f9b5 	bl	8004510 <__trace_isr_leave>
}
 80021a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80021aa:	f002 bf81 	b.w	80050b0 <__port_irq_epilogue>
 80021ae:	bf00      	nop
 80021b0:	08005a84 	.word	0x08005a84
 80021b4:	58025400 	.word	0x58025400
 80021b8:	24000048 	.word	0x24000048
 80021bc:	00000000 	.word	0x00000000

080021c0 <Vector254>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80021c0:	480b      	ldr	r0, [pc, #44]	; (80021f0 <Vector254+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
 80021c2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80021c4:	f002 f98c 	bl	80044e0 <__trace_isr_enter>

  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 80021c8:	4b0a      	ldr	r3, [pc, #40]	; (80021f4 <Vector254+0x34>)
  BDMA->IFCR = flags << 16U;
  if (bdma.streams[4].func)
 80021ca:	480b      	ldr	r0, [pc, #44]	; (80021f8 <Vector254+0x38>)
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 80021cc:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[4].func)
 80021ce:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 80021d0:	0c09      	lsrs	r1, r1, #16
 80021d2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 16U;
 80021d6:	040c      	lsls	r4, r1, #16
 80021d8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[4].func)
 80021da:	b10a      	cbz	r2, 80021e0 <Vector254+0x20>
    bdma.streams[4].func(bdma.streams[4].param, flags);
 80021dc:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80021de:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80021e0:	4803      	ldr	r0, [pc, #12]	; (80021f0 <Vector254+0x30>)
 80021e2:	f002 f995 	bl	8004510 <__trace_isr_leave>
}
 80021e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80021ea:	f002 bf61 	b.w	80050b0 <__port_irq_epilogue>
 80021ee:	bf00      	nop
 80021f0:	08005a78 	.word	0x08005a78
 80021f4:	58025400 	.word	0x58025400
 80021f8:	24000048 	.word	0x24000048
 80021fc:	00000000 	.word	0x00000000

08002200 <Vector258>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002200:	480b      	ldr	r0, [pc, #44]	; (8002230 <Vector258+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
 8002202:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002204:	f002 f96c 	bl	80044e0 <__trace_isr_enter>

  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8002208:	4b0a      	ldr	r3, [pc, #40]	; (8002234 <Vector258+0x34>)
  BDMA->IFCR = flags << 20U;
  if (bdma.streams[5].func)
 800220a:	480b      	ldr	r0, [pc, #44]	; (8002238 <Vector258+0x38>)
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 800220c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[5].func)
 800220e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8002210:	0d09      	lsrs	r1, r1, #20
 8002212:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 20U;
 8002216:	050c      	lsls	r4, r1, #20
 8002218:	605c      	str	r4, [r3, #4]
  if (bdma.streams[5].func)
 800221a:	b10a      	cbz	r2, 8002220 <Vector258+0x20>
    bdma.streams[5].func(bdma.streams[5].param, flags);
 800221c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800221e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002220:	4803      	ldr	r0, [pc, #12]	; (8002230 <Vector258+0x30>)
 8002222:	f002 f975 	bl	8004510 <__trace_isr_leave>
}
 8002226:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800222a:	f002 bf41 	b.w	80050b0 <__port_irq_epilogue>
 800222e:	bf00      	nop
 8002230:	08005a6c 	.word	0x08005a6c
 8002234:	58025400 	.word	0x58025400
 8002238:	24000048 	.word	0x24000048
 800223c:	00000000 	.word	0x00000000

08002240 <Vector25C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002240:	480b      	ldr	r0, [pc, #44]	; (8002270 <Vector25C+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
 8002242:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002244:	f002 f94c 	bl	80044e0 <__trace_isr_enter>

  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8002248:	4b0a      	ldr	r3, [pc, #40]	; (8002274 <Vector25C+0x34>)
  BDMA->IFCR = flags << 24U;
  if (bdma.streams[6].func)
 800224a:	480b      	ldr	r0, [pc, #44]	; (8002278 <Vector25C+0x38>)
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 800224c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[6].func)
 800224e:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8002250:	0e09      	lsrs	r1, r1, #24
 8002252:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 24U;
 8002256:	060c      	lsls	r4, r1, #24
 8002258:	605c      	str	r4, [r3, #4]
  if (bdma.streams[6].func)
 800225a:	b10a      	cbz	r2, 8002260 <Vector25C+0x20>
    bdma.streams[6].func(bdma.streams[6].param, flags);
 800225c:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800225e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002260:	4803      	ldr	r0, [pc, #12]	; (8002270 <Vector25C+0x30>)
 8002262:	f002 f955 	bl	8004510 <__trace_isr_leave>
}
 8002266:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800226a:	f002 bf21 	b.w	80050b0 <__port_irq_epilogue>
 800226e:	bf00      	nop
 8002270:	08005a60 	.word	0x08005a60
 8002274:	58025400 	.word	0x58025400
 8002278:	24000048 	.word	0x24000048
 800227c:	00000000 	.word	0x00000000

08002280 <Vector260>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002280:	480b      	ldr	r0, [pc, #44]	; (80022b0 <Vector260+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
 8002282:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002284:	f002 f92c 	bl	80044e0 <__trace_isr_enter>

  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8002288:	4b0a      	ldr	r3, [pc, #40]	; (80022b4 <Vector260+0x34>)
  BDMA->IFCR = flags << 28U;
  if (bdma.streams[7].func)
 800228a:	480b      	ldr	r0, [pc, #44]	; (80022b8 <Vector260+0x38>)
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 800228c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[7].func)
 800228e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8002290:	0f09      	lsrs	r1, r1, #28
 8002292:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 28U;
 8002296:	070c      	lsls	r4, r1, #28
 8002298:	605c      	str	r4, [r3, #4]
  if (bdma.streams[7].func)
 800229a:	b10a      	cbz	r2, 80022a0 <Vector260+0x20>
    bdma.streams[7].func(bdma.streams[7].param, flags);
 800229c:	6c00      	ldr	r0, [r0, #64]	; 0x40
 800229e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80022a0:	4803      	ldr	r0, [pc, #12]	; (80022b0 <Vector260+0x30>)
 80022a2:	f002 f935 	bl	8004510 <__trace_isr_leave>
}
 80022a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80022aa:	f002 bf01 	b.w	80050b0 <__port_irq_epilogue>
 80022ae:	bf00      	nop
 80022b0:	08005a54 	.word	0x08005a54
 80022b4:	58025400 	.word	0x58025400
 80022b8:	24000048 	.word	0x24000048
 80022bc:	00000000 	.word	0x00000000

080022c0 <bdmaInit>:
 * @init
 */
void bdmaInit(void) {
  unsigned i;

  bdma.allocated_mask = 0U;
 80022c0:	480b      	ldr	r0, [pc, #44]	; (80022f0 <bdmaInit+0x30>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	4b0b      	ldr	r3, [pc, #44]	; (80022f4 <bdmaInit+0x34>)
 80022c6:	4601      	mov	r1, r0
 80022c8:	6002      	str	r2, [r0, #0]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 80022ca:	f103 0ca0 	add.w	ip, r3, #160	; 0xa0
  bdma.allocated_mask = 0U;
 80022ce:	480a      	ldr	r0, [pc, #40]	; (80022f8 <bdmaInit+0x38>)
 80022d0:	e001      	b.n	80022d6 <bdmaInit+0x16>
    _stm32_bdma_streams[i].channel->CCR = 0U;
 80022d2:	f853 0c14 	ldr.w	r0, [r3, #-20]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 80022d6:	3314      	adds	r3, #20
    _stm32_bdma_streams[i].channel->CCR = 0U;
 80022d8:	6002      	str	r2, [r0, #0]
    bdma.streams[i].func  = NULL;
 80022da:	604a      	str	r2, [r1, #4]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 80022dc:	4563      	cmp	r3, ip
    bdma.streams[i].param = NULL;
 80022de:	f841 2f08 	str.w	r2, [r1, #8]!
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 80022e2:	d1f6      	bne.n	80022d2 <bdmaInit+0x12>
  }
  BDMA->IFCR = 0xFFFFFFFFU;
 80022e4:	4b05      	ldr	r3, [pc, #20]	; (80022fc <bdmaInit+0x3c>)
 80022e6:	f04f 32ff 	mov.w	r2, #4294967295
 80022ea:	605a      	str	r2, [r3, #4]
}
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	24000048 	.word	0x24000048
 80022f4:	08005acc 	.word	0x08005acc
 80022f8:	58025408 	.word	0x58025408
 80022fc:	58025400 	.word	0x58025400

08002300 <Vector6C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002300:	480a      	ldr	r0, [pc, #40]	; (800232c <Vector6C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 8002302:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8002304:	f002 f8ec 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002308:	4b09      	ldr	r3, [pc, #36]	; (8002330 <Vector6C+0x30>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
 800230a:	480a      	ldr	r0, [pc, #40]	; (8002334 <Vector6C+0x34>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 800230c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
 800230e:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002310:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
 8002314:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
 8002316:	b10a      	cbz	r2, 800231c <Vector6C+0x1c>
    dma.streams[0].func(dma.streams[0].param, flags);
 8002318:	6880      	ldr	r0, [r0, #8]
 800231a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800231c:	4803      	ldr	r0, [pc, #12]	; (800232c <Vector6C+0x2c>)
 800231e:	f002 f8f7 	bl	8004510 <__trace_isr_leave>
}
 8002322:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002326:	f002 bec3 	b.w	80050b0 <__port_irq_epilogue>
 800232a:	bf00      	nop
 800232c:	08005ba8 	.word	0x08005ba8
 8002330:	40020000 	.word	0x40020000
 8002334:	2400008c 	.word	0x2400008c
	...

08002340 <Vector70>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002340:	480b      	ldr	r0, [pc, #44]	; (8002370 <Vector70+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8002342:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002344:	f002 f8cc 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002348:	4b0a      	ldr	r3, [pc, #40]	; (8002374 <Vector70+0x34>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
 800234a:	480b      	ldr	r0, [pc, #44]	; (8002378 <Vector70+0x38>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 800234c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
 800234e:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002350:	0989      	lsrs	r1, r1, #6
 8002352:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 6U;
 8002356:	018c      	lsls	r4, r1, #6
 8002358:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
 800235a:	b10a      	cbz	r2, 8002360 <Vector70+0x20>
    dma.streams[1].func(dma.streams[1].param, flags);
 800235c:	6900      	ldr	r0, [r0, #16]
 800235e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002360:	4803      	ldr	r0, [pc, #12]	; (8002370 <Vector70+0x30>)
 8002362:	f002 f8d5 	bl	8004510 <__trace_isr_leave>
}
 8002366:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800236a:	f002 bea1 	b.w	80050b0 <__port_irq_epilogue>
 800236e:	bf00      	nop
 8002370:	08005b9c 	.word	0x08005b9c
 8002374:	40020000 	.word	0x40020000
 8002378:	2400008c 	.word	0x2400008c
 800237c:	00000000 	.word	0x00000000

08002380 <Vector74>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002380:	480b      	ldr	r0, [pc, #44]	; (80023b0 <Vector74+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8002382:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002384:	f002 f8ac 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002388:	4b0a      	ldr	r3, [pc, #40]	; (80023b4 <Vector74+0x34>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
 800238a:	480b      	ldr	r0, [pc, #44]	; (80023b8 <Vector74+0x38>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 800238c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
 800238e:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002390:	0c09      	lsrs	r1, r1, #16
 8002392:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 16U;
 8002396:	040c      	lsls	r4, r1, #16
 8002398:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
 800239a:	b10a      	cbz	r2, 80023a0 <Vector74+0x20>
    dma.streams[2].func(dma.streams[2].param, flags);
 800239c:	6980      	ldr	r0, [r0, #24]
 800239e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80023a0:	4803      	ldr	r0, [pc, #12]	; (80023b0 <Vector74+0x30>)
 80023a2:	f002 f8b5 	bl	8004510 <__trace_isr_leave>
}
 80023a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80023aa:	f002 be81 	b.w	80050b0 <__port_irq_epilogue>
 80023ae:	bf00      	nop
 80023b0:	08005b90 	.word	0x08005b90
 80023b4:	40020000 	.word	0x40020000
 80023b8:	2400008c 	.word	0x2400008c
 80023bc:	00000000 	.word	0x00000000

080023c0 <Vector78>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80023c0:	480b      	ldr	r0, [pc, #44]	; (80023f0 <Vector78+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 80023c2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80023c4:	f002 f88c 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80023c8:	4b0a      	ldr	r3, [pc, #40]	; (80023f4 <Vector78+0x34>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
 80023ca:	480b      	ldr	r0, [pc, #44]	; (80023f8 <Vector78+0x38>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80023cc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
 80023ce:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80023d0:	0d89      	lsrs	r1, r1, #22
 80023d2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 22U;
 80023d6:	058c      	lsls	r4, r1, #22
 80023d8:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
 80023da:	b10a      	cbz	r2, 80023e0 <Vector78+0x20>
    dma.streams[3].func(dma.streams[3].param, flags);
 80023dc:	6a00      	ldr	r0, [r0, #32]
 80023de:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80023e0:	4803      	ldr	r0, [pc, #12]	; (80023f0 <Vector78+0x30>)
 80023e2:	f002 f895 	bl	8004510 <__trace_isr_leave>
}
 80023e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80023ea:	f002 be61 	b.w	80050b0 <__port_irq_epilogue>
 80023ee:	bf00      	nop
 80023f0:	08005b84 	.word	0x08005b84
 80023f4:	40020000 	.word	0x40020000
 80023f8:	2400008c 	.word	0x2400008c
 80023fc:	00000000 	.word	0x00000000

08002400 <Vector7C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002400:	480a      	ldr	r0, [pc, #40]	; (800242c <Vector7C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8002402:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8002404:	f002 f86c 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002408:	4b09      	ldr	r3, [pc, #36]	; (8002430 <Vector7C+0x30>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
 800240a:	480a      	ldr	r0, [pc, #40]	; (8002434 <Vector7C+0x34>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800240c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
 800240e:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002410:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
 8002414:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
 8002416:	b10a      	cbz	r2, 800241c <Vector7C+0x1c>
    dma.streams[4].func(dma.streams[4].param, flags);
 8002418:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800241a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800241c:	4803      	ldr	r0, [pc, #12]	; (800242c <Vector7C+0x2c>)
 800241e:	f002 f877 	bl	8004510 <__trace_isr_leave>
}
 8002422:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002426:	f002 be43 	b.w	80050b0 <__port_irq_epilogue>
 800242a:	bf00      	nop
 800242c:	08005b78 	.word	0x08005b78
 8002430:	40020000 	.word	0x40020000
 8002434:	2400008c 	.word	0x2400008c
	...

08002440 <Vector80>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002440:	480b      	ldr	r0, [pc, #44]	; (8002470 <Vector80+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8002442:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002444:	f002 f84c 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002448:	4b0a      	ldr	r3, [pc, #40]	; (8002474 <Vector80+0x34>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
 800244a:	480b      	ldr	r0, [pc, #44]	; (8002478 <Vector80+0x38>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 800244c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
 800244e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002450:	0989      	lsrs	r1, r1, #6
 8002452:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 6U;
 8002456:	018c      	lsls	r4, r1, #6
 8002458:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
 800245a:	b10a      	cbz	r2, 8002460 <Vector80+0x20>
    dma.streams[5].func(dma.streams[5].param, flags);
 800245c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800245e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002460:	4803      	ldr	r0, [pc, #12]	; (8002470 <Vector80+0x30>)
 8002462:	f002 f855 	bl	8004510 <__trace_isr_leave>
}
 8002466:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800246a:	f002 be21 	b.w	80050b0 <__port_irq_epilogue>
 800246e:	bf00      	nop
 8002470:	08005b6c 	.word	0x08005b6c
 8002474:	40020000 	.word	0x40020000
 8002478:	2400008c 	.word	0x2400008c
 800247c:	00000000 	.word	0x00000000

08002480 <Vector84>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002480:	480b      	ldr	r0, [pc, #44]	; (80024b0 <Vector84+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8002482:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002484:	f002 f82c 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002488:	4b0a      	ldr	r3, [pc, #40]	; (80024b4 <Vector84+0x34>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
 800248a:	480b      	ldr	r0, [pc, #44]	; (80024b8 <Vector84+0x38>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 800248c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
 800248e:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002490:	0c09      	lsrs	r1, r1, #16
 8002492:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 16U;
 8002496:	040c      	lsls	r4, r1, #16
 8002498:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
 800249a:	b10a      	cbz	r2, 80024a0 <Vector84+0x20>
    dma.streams[6].func(dma.streams[6].param, flags);
 800249c:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800249e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80024a0:	4803      	ldr	r0, [pc, #12]	; (80024b0 <Vector84+0x30>)
 80024a2:	f002 f835 	bl	8004510 <__trace_isr_leave>
}
 80024a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80024aa:	f002 be01 	b.w	80050b0 <__port_irq_epilogue>
 80024ae:	bf00      	nop
 80024b0:	08005c08 	.word	0x08005c08
 80024b4:	40020000 	.word	0x40020000
 80024b8:	2400008c 	.word	0x2400008c
 80024bc:	00000000 	.word	0x00000000

080024c0 <VectorFC>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80024c0:	480b      	ldr	r0, [pc, #44]	; (80024f0 <VectorFC+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 80024c2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80024c4:	f002 f80c 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80024c8:	4b0a      	ldr	r3, [pc, #40]	; (80024f4 <VectorFC+0x34>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
 80024ca:	480b      	ldr	r0, [pc, #44]	; (80024f8 <VectorFC+0x38>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80024cc:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
 80024ce:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80024d0:	0d89      	lsrs	r1, r1, #22
 80024d2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 22U;
 80024d6:	058c      	lsls	r4, r1, #22
 80024d8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
 80024da:	b10a      	cbz	r2, 80024e0 <VectorFC+0x20>
    dma.streams[7].func(dma.streams[7].param, flags);
 80024dc:	6c00      	ldr	r0, [r0, #64]	; 0x40
 80024de:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80024e0:	4803      	ldr	r0, [pc, #12]	; (80024f0 <VectorFC+0x30>)
 80024e2:	f002 f815 	bl	8004510 <__trace_isr_leave>
}
 80024e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80024ea:	f002 bde1 	b.w	80050b0 <__port_irq_epilogue>
 80024ee:	bf00      	nop
 80024f0:	08005bfc 	.word	0x08005bfc
 80024f4:	40020000 	.word	0x40020000
 80024f8:	2400008c 	.word	0x2400008c
 80024fc:	00000000 	.word	0x00000000

08002500 <Vector120>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002500:	480a      	ldr	r0, [pc, #40]	; (800252c <Vector120+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8002502:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8002504:	f001 ffec 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002508:	4b09      	ldr	r3, [pc, #36]	; (8002530 <Vector120+0x30>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
 800250a:	480a      	ldr	r0, [pc, #40]	; (8002534 <Vector120+0x34>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 800250c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
 800250e:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002510:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
 8002514:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
 8002516:	b10a      	cbz	r2, 800251c <Vector120+0x1c>
    dma.streams[8].func(dma.streams[8].param, flags);
 8002518:	6c80      	ldr	r0, [r0, #72]	; 0x48
 800251a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800251c:	4803      	ldr	r0, [pc, #12]	; (800252c <Vector120+0x2c>)
 800251e:	f001 fff7 	bl	8004510 <__trace_isr_leave>
}
 8002522:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002526:	f002 bdc3 	b.w	80050b0 <__port_irq_epilogue>
 800252a:	bf00      	nop
 800252c:	08005bf0 	.word	0x08005bf0
 8002530:	40020400 	.word	0x40020400
 8002534:	2400008c 	.word	0x2400008c
	...

08002540 <Vector124>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002540:	480b      	ldr	r0, [pc, #44]	; (8002570 <Vector124+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8002542:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002544:	f001 ffcc 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002548:	4b0a      	ldr	r3, [pc, #40]	; (8002574 <Vector124+0x34>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
 800254a:	480b      	ldr	r0, [pc, #44]	; (8002578 <Vector124+0x38>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 800254c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
 800254e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002550:	0989      	lsrs	r1, r1, #6
 8002552:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 6U;
 8002556:	018c      	lsls	r4, r1, #6
 8002558:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
 800255a:	b10a      	cbz	r2, 8002560 <Vector124+0x20>
    dma.streams[9].func(dma.streams[9].param, flags);
 800255c:	6d00      	ldr	r0, [r0, #80]	; 0x50
 800255e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002560:	4803      	ldr	r0, [pc, #12]	; (8002570 <Vector124+0x30>)
 8002562:	f001 ffd5 	bl	8004510 <__trace_isr_leave>
}
 8002566:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800256a:	f002 bda1 	b.w	80050b0 <__port_irq_epilogue>
 800256e:	bf00      	nop
 8002570:	08005be4 	.word	0x08005be4
 8002574:	40020400 	.word	0x40020400
 8002578:	2400008c 	.word	0x2400008c
 800257c:	00000000 	.word	0x00000000

08002580 <Vector128>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002580:	480b      	ldr	r0, [pc, #44]	; (80025b0 <Vector128+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8002582:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002584:	f001 ffac 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002588:	4b0a      	ldr	r3, [pc, #40]	; (80025b4 <Vector128+0x34>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
 800258a:	480b      	ldr	r0, [pc, #44]	; (80025b8 <Vector128+0x38>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 800258c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
 800258e:	6d42      	ldr	r2, [r0, #84]	; 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002590:	0c09      	lsrs	r1, r1, #16
 8002592:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 16U;
 8002596:	040c      	lsls	r4, r1, #16
 8002598:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
 800259a:	b10a      	cbz	r2, 80025a0 <Vector128+0x20>
    dma.streams[10].func(dma.streams[10].param, flags);
 800259c:	6d80      	ldr	r0, [r0, #88]	; 0x58
 800259e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80025a0:	4803      	ldr	r0, [pc, #12]	; (80025b0 <Vector128+0x30>)
 80025a2:	f001 ffb5 	bl	8004510 <__trace_isr_leave>
}
 80025a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80025aa:	f002 bd81 	b.w	80050b0 <__port_irq_epilogue>
 80025ae:	bf00      	nop
 80025b0:	08005bd8 	.word	0x08005bd8
 80025b4:	40020400 	.word	0x40020400
 80025b8:	2400008c 	.word	0x2400008c
 80025bc:	00000000 	.word	0x00000000

080025c0 <Vector12C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80025c0:	480b      	ldr	r0, [pc, #44]	; (80025f0 <Vector12C+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 80025c2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80025c4:	f001 ff8c 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80025c8:	4b0a      	ldr	r3, [pc, #40]	; (80025f4 <Vector12C+0x34>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
 80025ca:	480b      	ldr	r0, [pc, #44]	; (80025f8 <Vector12C+0x38>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80025cc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
 80025ce:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80025d0:	0d89      	lsrs	r1, r1, #22
 80025d2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 22U;
 80025d6:	058c      	lsls	r4, r1, #22
 80025d8:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
 80025da:	b10a      	cbz	r2, 80025e0 <Vector12C+0x20>
    dma.streams[11].func(dma.streams[11].param, flags);
 80025dc:	6e00      	ldr	r0, [r0, #96]	; 0x60
 80025de:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80025e0:	4803      	ldr	r0, [pc, #12]	; (80025f0 <Vector12C+0x30>)
 80025e2:	f001 ff95 	bl	8004510 <__trace_isr_leave>
}
 80025e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80025ea:	f002 bd61 	b.w	80050b0 <__port_irq_epilogue>
 80025ee:	bf00      	nop
 80025f0:	08005bcc 	.word	0x08005bcc
 80025f4:	40020400 	.word	0x40020400
 80025f8:	2400008c 	.word	0x2400008c
 80025fc:	00000000 	.word	0x00000000

08002600 <Vector130>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002600:	480a      	ldr	r0, [pc, #40]	; (800262c <Vector130+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8002602:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8002604:	f001 ff6c 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002608:	4b09      	ldr	r3, [pc, #36]	; (8002630 <Vector130+0x30>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
 800260a:	480a      	ldr	r0, [pc, #40]	; (8002634 <Vector130+0x34>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800260c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
 800260e:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002610:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
 8002614:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
 8002616:	b10a      	cbz	r2, 800261c <Vector130+0x1c>
    dma.streams[12].func(dma.streams[12].param, flags);
 8002618:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800261a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800261c:	4803      	ldr	r0, [pc, #12]	; (800262c <Vector130+0x2c>)
 800261e:	f001 ff77 	bl	8004510 <__trace_isr_leave>
}
 8002622:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002626:	f002 bd43 	b.w	80050b0 <__port_irq_epilogue>
 800262a:	bf00      	nop
 800262c:	08005bc0 	.word	0x08005bc0
 8002630:	40020400 	.word	0x40020400
 8002634:	2400008c 	.word	0x2400008c
	...

08002640 <Vector150>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002640:	480b      	ldr	r0, [pc, #44]	; (8002670 <Vector150+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8002642:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002644:	f001 ff4c 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002648:	4b0a      	ldr	r3, [pc, #40]	; (8002674 <Vector150+0x34>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
 800264a:	480b      	ldr	r0, [pc, #44]	; (8002678 <Vector150+0x38>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 800264c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
 800264e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002650:	0989      	lsrs	r1, r1, #6
 8002652:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 6U;
 8002656:	018c      	lsls	r4, r1, #6
 8002658:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
 800265a:	b10a      	cbz	r2, 8002660 <Vector150+0x20>
    dma.streams[13].func(dma.streams[13].param, flags);
 800265c:	6f00      	ldr	r0, [r0, #112]	; 0x70
 800265e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002660:	4803      	ldr	r0, [pc, #12]	; (8002670 <Vector150+0x30>)
 8002662:	f001 ff55 	bl	8004510 <__trace_isr_leave>
}
 8002666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800266a:	f002 bd21 	b.w	80050b0 <__port_irq_epilogue>
 800266e:	bf00      	nop
 8002670:	08005bb4 	.word	0x08005bb4
 8002674:	40020400 	.word	0x40020400
 8002678:	2400008c 	.word	0x2400008c
 800267c:	00000000 	.word	0x00000000

08002680 <Vector154>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002680:	480b      	ldr	r0, [pc, #44]	; (80026b0 <Vector154+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8002682:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002684:	f001 ff2c 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002688:	4b0a      	ldr	r3, [pc, #40]	; (80026b4 <Vector154+0x34>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
 800268a:	480b      	ldr	r0, [pc, #44]	; (80026b8 <Vector154+0x38>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 800268c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
 800268e:	6f42      	ldr	r2, [r0, #116]	; 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002690:	0c09      	lsrs	r1, r1, #16
 8002692:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 16U;
 8002696:	040c      	lsls	r4, r1, #16
 8002698:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
 800269a:	b10a      	cbz	r2, 80026a0 <Vector154+0x20>
    dma.streams[14].func(dma.streams[14].param, flags);
 800269c:	6f80      	ldr	r0, [r0, #120]	; 0x78
 800269e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80026a0:	4803      	ldr	r0, [pc, #12]	; (80026b0 <Vector154+0x30>)
 80026a2:	f001 ff35 	bl	8004510 <__trace_isr_leave>
}
 80026a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80026aa:	f002 bd01 	b.w	80050b0 <__port_irq_epilogue>
 80026ae:	bf00      	nop
 80026b0:	08005b60 	.word	0x08005b60
 80026b4:	40020400 	.word	0x40020400
 80026b8:	2400008c 	.word	0x2400008c
 80026bc:	00000000 	.word	0x00000000

080026c0 <Vector158>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80026c0:	480b      	ldr	r0, [pc, #44]	; (80026f0 <Vector158+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 80026c2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80026c4:	f001 ff0c 	bl	80044e0 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80026c8:	4b0a      	ldr	r3, [pc, #40]	; (80026f4 <Vector158+0x34>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
 80026ca:	480b      	ldr	r0, [pc, #44]	; (80026f8 <Vector158+0x38>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80026cc:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
 80026ce:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80026d0:	0d89      	lsrs	r1, r1, #22
 80026d2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 22U;
 80026d6:	058c      	lsls	r4, r1, #22
 80026d8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
 80026da:	b112      	cbz	r2, 80026e2 <Vector158+0x22>
    dma.streams[15].func(dma.streams[15].param, flags);
 80026dc:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 80026e0:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80026e2:	4803      	ldr	r0, [pc, #12]	; (80026f0 <Vector158+0x30>)
 80026e4:	f001 ff14 	bl	8004510 <__trace_isr_leave>
}
 80026e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80026ec:	f002 bce0 	b.w	80050b0 <__port_irq_epilogue>
 80026f0:	08005b54 	.word	0x08005b54
 80026f4:	40020400 	.word	0x40020400
 80026f8:	2400008c 	.word	0x2400008c
 80026fc:	00000000 	.word	0x00000000

08002700 <dmaInit>:
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma.allocated_mask = 0U;
 8002700:	2200      	movs	r2, #0
 8002702:	480d      	ldr	r0, [pc, #52]	; (8002738 <dmaInit+0x38>)
void dmaInit(void) {
 8002704:	b430      	push	{r4, r5}
  dma.allocated_mask = 0U;
 8002706:	4c0d      	ldr	r4, [pc, #52]	; (800273c <dmaInit+0x3c>)
 8002708:	4613      	mov	r3, r2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800270a:	4d0d      	ldr	r5, [pc, #52]	; (8002740 <dmaInit+0x40>)
  dma.allocated_mask = 0U;
 800270c:	6022      	str	r2, [r4, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 800270e:	e001      	b.n	8002714 <dmaInit+0x14>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 8002710:	f855 0033 	ldr.w	r0, [r5, r3, lsl #3]
    dma.streams[i].func = NULL;
 8002714:	eb04 0183 	add.w	r1, r4, r3, lsl #2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8002718:	3302      	adds	r3, #2
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800271a:	6002      	str	r2, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 800271c:	2b20      	cmp	r3, #32
    dma.streams[i].func = NULL;
 800271e:	604a      	str	r2, [r1, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8002720:	d1f6      	bne.n	8002710 <dmaInit+0x10>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 8002722:	f04f 33ff 	mov.w	r3, #4294967295
 8002726:	4907      	ldr	r1, [pc, #28]	; (8002744 <dmaInit+0x44>)
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
 8002728:	4a07      	ldr	r2, [pc, #28]	; (8002748 <dmaInit+0x48>)
  DMA1->LIFCR = 0xFFFFFFFFU;
 800272a:	608b      	str	r3, [r1, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 800272c:	60cb      	str	r3, [r1, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 800272e:	6093      	str	r3, [r2, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8002730:	60d3      	str	r3, [r2, #12]
}
 8002732:	bc30      	pop	{r4, r5}
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	40020010 	.word	0x40020010
 800273c:	2400008c 	.word	0x2400008c
 8002740:	08005c14 	.word	0x08005c14
 8002744:	40020000 	.word	0x40020000
 8002748:	40020400 	.word	0x40020400
 800274c:	00000000 	.word	0x00000000

08002750 <_pal_lld_init>:

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
	...

08002760 <otg_enable_ep.constprop.0>:
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
}

static void otg_enable_ep(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 8002760:	4a12      	ldr	r2, [pc, #72]	; (80027ac <otg_enable_ep.constprop.0+0x4c>)
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002762:	2300      	movs	r3, #0
static void otg_enable_ep(USBDriver *usbp) {
 8002764:	b5f0      	push	{r4, r5, r6, r7, lr}
  stm32_otg_t *otgp = usbp->otg;
 8002766:	e9d2 4124 	ldrd	r4, r1, [r2, #144]	; 0x90
    if (usbp->epc[i]->out_state != NULL) {
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 800276a:	f04f 0e01 	mov.w	lr, #1
 800276e:	f102 0c08 	add.w	ip, r2, #8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002772:	688e      	ldr	r6, [r1, #8]
    if (usbp->epc[i]->out_state != NULL) {
 8002774:	f85c 0f04 	ldr.w	r0, [ip, #4]!
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8002778:	f103 0210 	add.w	r2, r3, #16
    }
    if (usbp->epc[i]->in_state != NULL) {
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 800277c:	fa0e f103 	lsl.w	r1, lr, r3
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002780:	1c5d      	adds	r5, r3, #1
    if (usbp->epc[i]->out_state != NULL) {
 8002782:	6987      	ldr	r7, [r0, #24]
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8002784:	fa0e f202 	lsl.w	r2, lr, r2
    if (usbp->epc[i]->out_state != NULL) {
 8002788:	b127      	cbz	r7, 8002794 <otg_enable_ep.constprop.0+0x34>
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 800278a:	f8d4 781c 	ldr.w	r7, [r4, #2076]	; 0x81c
 800278e:	433a      	orrs	r2, r7
 8002790:	f8c4 281c 	str.w	r2, [r4, #2076]	; 0x81c
    if (usbp->epc[i]->in_state != NULL) {
 8002794:	6942      	ldr	r2, [r0, #20]
 8002796:	b122      	cbz	r2, 80027a2 <otg_enable_ep.constprop.0+0x42>
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 8002798:	f8d4 281c 	ldr.w	r2, [r4, #2076]	; 0x81c
 800279c:	4311      	orrs	r1, r2
 800279e:	f8c4 181c 	str.w	r1, [r4, #2076]	; 0x81c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80027a2:	429e      	cmp	r6, r3
 80027a4:	462b      	mov	r3, r5
 80027a6:	d1e5      	bne.n	8002774 <otg_enable_ep.constprop.0+0x14>
    }
  }
}
 80027a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027aa:	bf00      	nop
 80027ac:	24000110 	.word	0x24000110

080027b0 <otg_disable_ep.isra.0>:
static void otg_disable_ep(USBDriver *usbp) {
 80027b0:	b470      	push	{r4, r5, r6}
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80027b2:	2200      	movs	r2, #0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80027b4:	f04f 34ff 	mov.w	r4, #4294967295
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80027b8:	688e      	ldr	r6, [r1, #8]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80027ba:	eb00 1142 	add.w	r1, r0, r2, lsl #5
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80027be:	f102 0c01 	add.w	ip, r2, #1
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 80027c2:	f8d1 5900 	ldr.w	r5, [r1, #2304]	; 0x900
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80027c6:	460b      	mov	r3, r1
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 80027c8:	2d00      	cmp	r5, #0
 80027ca:	da05      	bge.n	80027d8 <otg_disable_ep.isra.0+0x28>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 80027cc:	f8d1 5900 	ldr.w	r5, [r1, #2304]	; 0x900
 80027d0:	f045 4580 	orr.w	r5, r5, #1073741824	; 0x40000000
 80027d4:	f8c1 5900 	str.w	r5, [r1, #2304]	; 0x900
    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 80027d8:	f8d1 5b00 	ldr.w	r5, [r1, #2816]	; 0xb00
 80027dc:	2d00      	cmp	r5, #0
 80027de:	da05      	bge.n	80027ec <otg_disable_ep.isra.0+0x3c>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 80027e0:	f8d1 5b00 	ldr.w	r5, [r1, #2816]	; 0xb00
 80027e4:	f045 4580 	orr.w	r5, r5, #1073741824	; 0x40000000
 80027e8:	f8c1 5b00 	str.w	r5, [r1, #2816]	; 0xb00
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80027ec:	42b2      	cmp	r2, r6
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80027ee:	f8c3 4908 	str.w	r4, [r3, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80027f2:	4662      	mov	r2, ip
 80027f4:	f8c3 4b08 	str.w	r4, [r3, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80027f8:	d1df      	bne.n	80027ba <otg_disable_ep.isra.0+0xa>
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 80027fa:	f04f 1301 	mov.w	r3, #65537	; 0x10001
}
 80027fe:	bc70      	pop	{r4, r5, r6}
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8002800:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
	...

08002810 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8002810:	b510      	push	{r4, lr}

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8002812:	4c04      	ldr	r4, [pc, #16]	; (8002824 <usb_lld_init+0x14>)
 8002814:	4620      	mov	r0, r4
 8002816:	f7fe fca3 	bl	8001160 <usbObjectInit>
  USBD1.otg       = OTG_FS;
 800281a:	4a03      	ldr	r2, [pc, #12]	; (8002828 <usb_lld_init+0x18>)
  USBD1.otgparams = &fsparams;
 800281c:	4b03      	ldr	r3, [pc, #12]	; (800282c <usb_lld_init+0x1c>)
 800281e:	e9c4 2324 	strd	r2, r3, [r4, #144]	; 0x90
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 8002822:	bd10      	pop	{r4, pc}
 8002824:	24000110 	.word	0x24000110
 8002828:	40080000 	.word	0x40080000
 800282c:	08005d44 	.word	0x08005d44

08002830 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8002830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8002832:	2320      	movs	r3, #32
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 8002834:	f8d0 5090 	ldr.w	r5, [r0, #144]	; 0x90
void usb_lld_reset(USBDriver *usbp) {
 8002838:	4607      	mov	r7, r0
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800283a:	612b      	str	r3, [r5, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 800283c:	692c      	ldr	r4, [r5, #16]
 800283e:	f014 0420 	ands.w	r4, r4, #32
 8002842:	d1fb      	bne.n	800283c <usb_lld_reset+0xc>
  chSysPolledDelayX(cycles);
 8002844:	2012      	movs	r0, #18
  otgp->DIEPEMPMSK = 0;
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8002846:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
 800284a:	f001 fdc9 	bl	80043e0 <chSysPolledDelayX>
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800284e:	f8d7 c094 	ldr.w	ip, [r7, #148]	; 0x94
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8002852:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002856:	f04f 31ff 	mov.w	r1, #4294967295
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800285a:	f8dc 0008 	ldr.w	r0, [ip, #8]
  otgp->DIEPEMPMSK = 0;
 800285e:	f8c5 4834 	str.w	r4, [r5, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8002862:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8002866:	eb05 1344 	add.w	r3, r5, r4, lsl #5
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800286a:	4284      	cmp	r4, r0
 800286c:	f104 0401 	add.w	r4, r4, #1
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8002870:	f8c3 6900 	str.w	r6, [r3, #2304]	; 0x900
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8002874:	f8c3 6b00 	str.w	r6, [r3, #2816]	; 0xb00
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002878:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 800287c:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002880:	d1f1      	bne.n	8002866 <usb_lld_reset+0x36>
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8002882:	f8dc 3000 	ldr.w	r3, [ip]
  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 8002886:	2110      	movs	r1, #16
 8002888:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 800288c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 8002890:	626b      	str	r3, [r5, #36]	; 0x24
  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 8002892:	6111      	str	r1, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 8002894:	6914      	ldr	r4, [r2, #16]
 8002896:	f014 0410 	ands.w	r4, r4, #16
 800289a:	d1fb      	bne.n	8002894 <usb_lld_reset+0x64>
 800289c:	2012      	movs	r0, #18
 800289e:	f001 fd9f 	bl	80043e0 <chSysPolledDelayX>
  otg_rxfifo_flush(usbp);

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 80028a2:	f8d5 2800 	ldr.w	r2, [r5, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 80028a6:	4b12      	ldr	r3, [pc, #72]	; (80028f0 <usb_lld_reset+0xc0>)
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 80028a8:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 80028ac:	4911      	ldr	r1, [pc, #68]	; (80028f4 <usb_lld_reset+0xc4>)
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 80028ae:	f8c5 2800 	str.w	r2, [r5, #2048]	; 0x800
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 80028b2:	69aa      	ldr	r2, [r5, #24]
 80028b4:	4313      	orrs	r3, r2
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 80028b6:	2209      	movs	r2, #9
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 80028b8:	61ab      	str	r3, [r5, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 80028ba:	f8c5 2810 	str.w	r2, [r5, #2064]	; 0x810
  next = usbp->pmnext;
 80028be:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 80028c2:	f8c5 2814 	str.w	r2, [r5, #2068]	; 0x814
  usbp->epc[0] = &ep0config;
 80028c6:	60f9      	str	r1, [r7, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 80028c8:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 80028cc:	4a0a      	ldr	r2, [pc, #40]	; (80028f8 <usb_lld_reset+0xc8>)
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 80028ce:	f8c5 1b10 	str.w	r1, [r5, #2832]	; 0xb10
  usbp->pmnext += size;
 80028d2:	f103 0110 	add.w	r1, r3, #16
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 80028d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 80028da:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 80028de:	f8c5 4910 	str.w	r4, [r5, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 80028e2:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
  usbp->pmnext += size;
 80028e6:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 80028ea:	62ab      	str	r3, [r5, #40]	; 0x28
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
                                                  ep0config.in_maxsize / 4));
}
 80028ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028ee:	bf00      	nop
 80028f0:	000c0010 	.word	0x000c0010
 80028f4:	08005d20 	.word	0x08005d20
 80028f8:	10008040 	.word	0x10008040
 80028fc:	00000000 	.word	0x00000000

08002900 <usb_lld_set_address>:
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 8002900:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8002904:	f890 108a 	ldrb.w	r1, [r0, #138]	; 0x8a
 8002908:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 800290c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002910:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8002914:	f8c2 3800 	str.w	r3, [r2, #2048]	; 0x800
}
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	0000      	movs	r0, r0
	...

08002920 <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 8002920:	4603      	mov	r3, r0

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 8002922:	e9d0 0124 	ldrd	r0, r1, [r0, #144]	; 0x90
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8002926:	680a      	ldr	r2, [r1, #0]
 8002928:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  otg_disable_ep(usbp);
 800292c:	f7ff bf40 	b.w	80027b0 <otg_disable_ep.isra.0>

08002930 <usb_lld_get_status_out>:
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 8002930:	3158      	adds	r1, #88	; 0x58
 8002932:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002936:	0149      	lsls	r1, r1, #5
 8002938:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DOEPCTL_USBAEP))
 800293a:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 800293e:	d004      	beq.n	800294a <usb_lld_get_status_out+0x1a>
    return EP_STATUS_DISABLED;
  if (ctl & DOEPCTL_STALL)
    return EP_STATUS_STALLED;
 8002940:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8002944:	bf0c      	ite	eq
 8002946:	2002      	moveq	r0, #2
 8002948:	2001      	movne	r0, #1
  return EP_STATUS_ACTIVE;
}
 800294a:	4770      	bx	lr
 800294c:	0000      	movs	r0, r0
	...

08002950 <usb_lld_get_status_in>:
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 8002950:	3148      	adds	r1, #72	; 0x48
 8002952:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002956:	0149      	lsls	r1, r1, #5
 8002958:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DIEPCTL_USBAEP))
 800295a:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 800295e:	d004      	beq.n	800296a <usb_lld_get_status_in+0x1a>
    return EP_STATUS_DISABLED;
  if (ctl & DIEPCTL_STALL)
    return EP_STATUS_STALLED;
 8002960:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8002964:	bf0c      	ite	eq
 8002966:	2002      	moveq	r0, #2
 8002968:	2001      	movne	r0, #1
  return EP_STATUS_ACTIVE;
}
 800296a:	4770      	bx	lr
 800296c:	0000      	movs	r0, r0
	...

08002970 <usb_lld_read_setup>:
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 8002970:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8002974:	68c3      	ldr	r3, [r0, #12]
 8002976:	6a1b      	ldr	r3, [r3, #32]
 8002978:	6819      	ldr	r1, [r3, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	6011      	str	r1, [r2, #0]
 800297e:	6053      	str	r3, [r2, #4]
}
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
	...

08002990 <usb_lld_start_out>:
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8002990:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8002994:	68da      	ldr	r2, [r3, #12]
 8002996:	6993      	ldr	r3, [r2, #24]
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 8002998:	b410      	push	{r4}

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 800299a:	681c      	ldr	r4, [r3, #0]
 800299c:	60dc      	str	r4, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 800299e:	b909      	cbnz	r1, 80029a4 <usb_lld_start_out+0x14>
 80029a0:	2c40      	cmp	r4, #64	; 0x40
 80029a2:	d825      	bhi.n	80029f0 <usb_lld_start_out+0x60>
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 80029a4:	8a53      	ldrh	r3, [r2, #18]
  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80029a6:	6812      	ldr	r2, [r2, #0]
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 80029a8:	f8d0 0090 	ldr.w	r0, [r0, #144]	; 0x90
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80029ac:	f002 0c03 	and.w	ip, r2, #3
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 80029b0:	1e5a      	subs	r2, r3, #1
 80029b2:	4422      	add	r2, r4
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80029b4:	f1bc 0f01 	cmp.w	ip, #1
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 80029b8:	fbb2 f2f3 	udiv	r2, r2, r3
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 80029bc:	fb02 f303 	mul.w	r3, r2, r3
 80029c0:	f103 0303 	add.w	r3, r3, #3
 80029c4:	f023 0303 	bic.w	r3, r3, #3
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 80029c8:	ea43 43c2 	orr.w	r3, r3, r2, lsl #19
 80029cc:	eb00 1241 	add.w	r2, r0, r1, lsl #5
 80029d0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80029d4:	f8c2 3b10 	str.w	r3, [r2, #2832]	; 0xb10
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80029d8:	d00d      	beq.n	80029f6 <usb_lld_start_out+0x66>
 80029da:	b209      	sxth	r1, r1
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 80029dc:	eb00 1041 	add.w	r0, r0, r1, lsl #5
}
 80029e0:	bc10      	pop	{r4}
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 80029e2:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80029e6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80029ea:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 80029ee:	4770      	bx	lr
    osp->rxsize = EP0_MAX_OUTSIZE;
 80029f0:	2440      	movs	r4, #64	; 0x40
 80029f2:	601c      	str	r4, [r3, #0]
 80029f4:	e7d6      	b.n	80029a4 <usb_lld_start_out+0x14>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 80029f6:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 80029fa:	eb00 1241 	add.w	r2, r0, r1, lsl #5
 80029fe:	b209      	sxth	r1, r1
 8002a00:	f413 7f80 	tst.w	r3, #256	; 0x100
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8002a04:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8002a08:	bf14      	ite	ne
 8002a0a:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 8002a0e:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
 8002a12:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
 8002a16:	e7e1      	b.n	80029dc <usb_lld_start_out+0x4c>
	...

08002a20 <otg_epout_handler.constprop.0>:
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8002a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  stm32_otg_t *otgp = usbp->otg;
 8002a24:	4f24      	ldr	r7, [pc, #144]	; (8002ab8 <otg_epout_handler.constprop.0+0x98>)
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8002a26:	4604      	mov	r4, r0
  stm32_otg_t *otgp = usbp->otg;
 8002a28:	f8d7 6090 	ldr.w	r6, [r7, #144]	; 0x90
  uint32_t epint = otgp->oe[ep].DOEPINT;
 8002a2c:	eb06 1340 	add.w	r3, r6, r0, lsl #5
 8002a30:	f8d3 5b08 	ldr.w	r5, [r3, #2824]	; 0xb08
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 8002a34:	0728      	lsls	r0, r5, #28
  otgp->oe[ep].DOEPINT = epint;
 8002a36:	f8c3 5b08 	str.w	r5, [r3, #2824]	; 0xb08
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 8002a3a:	d503      	bpl.n	8002a44 <otg_epout_handler.constprop.0+0x24>
 8002a3c:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 8002a40:	0719      	lsls	r1, r3, #28
 8002a42:	d431      	bmi.n	8002aa8 <otg_epout_handler.constprop.0+0x88>
  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 8002a44:	07ea      	lsls	r2, r5, #31
 8002a46:	d52d      	bpl.n	8002aa4 <otg_epout_handler.constprop.0+0x84>
 8002a48:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 8002a4c:	07db      	lsls	r3, r3, #31
 8002a4e:	d529      	bpl.n	8002aa4 <otg_epout_handler.constprop.0+0x84>
    osp = usbp->epc[ep]->out_state;
 8002a50:	eb07 0384 	add.w	r3, r7, r4, lsl #2
 8002a54:	68d9      	ldr	r1, [r3, #12]
 8002a56:	698a      	ldr	r2, [r1, #24]
    if (ep == 0) {
 8002a58:	b954      	cbnz	r4, 8002a70 <otg_epout_handler.constprop.0+0x50>
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8002a5a:	8a48      	ldrh	r0, [r1, #18]
 8002a5c:	6853      	ldr	r3, [r2, #4]
 8002a5e:	fbb3 f5f0 	udiv	r5, r3, r0
 8002a62:	fb00 3315 	mls	r3, r0, r5, r3
 8002a66:	b91b      	cbnz	r3, 8002a70 <otg_epout_handler.constprop.0+0x50>
          (osp->rxsize < osp->totsize)) {
 8002a68:	6810      	ldr	r0, [r2, #0]
 8002a6a:	68d3      	ldr	r3, [r2, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8002a6c:	4298      	cmp	r0, r3
 8002a6e:	d30d      	bcc.n	8002a8c <otg_epout_handler.constprop.0+0x6c>
    _usb_isr_invoke_out_cb(usbp, ep);
 8002a70:	2201      	movs	r2, #1
 8002a72:	897b      	ldrh	r3, [r7, #10]
 8002a74:	68cd      	ldr	r5, [r1, #12]
 8002a76:	40a2      	lsls	r2, r4
 8002a78:	ea23 0302 	bic.w	r3, r3, r2
 8002a7c:	817b      	strh	r3, [r7, #10]
 8002a7e:	b18d      	cbz	r5, 8002aa4 <otg_epout_handler.constprop.0+0x84>
 8002a80:	4621      	mov	r1, r4
 8002a82:	462b      	mov	r3, r5
 8002a84:	480c      	ldr	r0, [pc, #48]	; (8002ab8 <otg_epout_handler.constprop.0+0x98>)
}
 8002a86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    _usb_isr_invoke_out_cb(usbp, ep);
 8002a8a:	4718      	bx	r3
        osp->rxsize = osp->totsize - osp->rxsize;
 8002a8c:	1a1b      	subs	r3, r3, r0
        osp->rxcnt  = 0;
 8002a8e:	6054      	str	r4, [r2, #4]
 8002a90:	2130      	movs	r1, #48	; 0x30
        osp->rxsize = osp->totsize - osp->rxsize;
 8002a92:	6013      	str	r3, [r2, #0]
 8002a94:	f381 8811 	msr	BASEPRI, r1
        usb_lld_start_out(usbp, ep);
 8002a98:	4807      	ldr	r0, [pc, #28]	; (8002ab8 <otg_epout_handler.constprop.0+0x98>)
 8002a9a:	4621      	mov	r1, r4
 8002a9c:	f7ff ff78 	bl	8002990 <usb_lld_start_out>
 8002aa0:	f384 8811 	msr	BASEPRI, r4
}
 8002aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    _usb_isr_invoke_setup_cb(usbp, ep);
 8002aa8:	eb07 0384 	add.w	r3, r7, r4, lsl #2
 8002aac:	4621      	mov	r1, r4
 8002aae:	4638      	mov	r0, r7
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	4798      	blx	r3
 8002ab6:	e7c5      	b.n	8002a44 <otg_epout_handler.constprop.0+0x24>
 8002ab8:	24000110 	.word	0x24000110
 8002abc:	00000000 	.word	0x00000000

08002ac0 <usb_lld_start_in>:
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002ac0:	eb00 0381 	add.w	r3, r0, r1, lsl #2
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8002ac4:	b410      	push	{r4}
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002ac6:	68dc      	ldr	r4, [r3, #12]
 8002ac8:	6962      	ldr	r2, [r4, #20]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 8002aca:	6813      	ldr	r3, [r2, #0]
 8002acc:	60d3      	str	r3, [r2, #12]
  if (isp->txsize == 0) {
 8002ace:	b9f3      	cbnz	r3, 8002b0e <usb_lld_start_in+0x4e>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8002ad0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8002ad4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002ad8:	eb02 1341 	add.w	r3, r2, r1, lsl #5
 8002adc:	f8c3 0910 	str.w	r0, [r3, #2320]	; 0x910
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002ae0:	6823      	ldr	r3, [r4, #0]
 8002ae2:	f003 0303 	and.w	r3, r3, #3
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d02a      	beq.n	8002b40 <usb_lld_start_in+0x80>
 8002aea:	b208      	sxth	r0, r1
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8002aec:	eb02 1040 	add.w	r0, r2, r0, lsl #5
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002af0:	2301      	movs	r3, #1
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8002af2:	f8d0 4900 	ldr.w	r4, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002af6:	408b      	lsls	r3, r1
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8002af8:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8002afc:	f8c0 4900 	str.w	r4, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002b00:	f8d2 1834 	ldr.w	r1, [r2, #2100]	; 0x834
}
 8002b04:	bc10      	pop	{r4}
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002b06:	430b      	orrs	r3, r1
 8002b08:	f8c2 3834 	str.w	r3, [r2, #2100]	; 0x834
}
 8002b0c:	4770      	bx	lr
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 8002b0e:	b909      	cbnz	r1, 8002b14 <usb_lld_start_in+0x54>
 8002b10:	2b40      	cmp	r3, #64	; 0x40
 8002b12:	d826      	bhi.n	8002b62 <usb_lld_start_in+0xa2>
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8002b14:	f8b4 c010 	ldrh.w	ip, [r4, #16]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8002b18:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8002b1c:	f10c 30ff 	add.w	r0, ip, #4294967295
 8002b20:	4418      	add	r0, r3
 8002b22:	fbb0 f0fc 	udiv	r0, r0, ip
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8002b26:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 8002b2a:	eb02 1041 	add.w	r0, r2, r1, lsl #5
 8002b2e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002b32:	f8c0 3910 	str.w	r3, [r0, #2320]	; 0x910
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002b36:	6823      	ldr	r3, [r4, #0]
 8002b38:	f003 0303 	and.w	r3, r3, #3
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d1d4      	bne.n	8002aea <usb_lld_start_in+0x2a>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8002b40:	f8d2 3808 	ldr.w	r3, [r2, #2056]	; 0x808
 8002b44:	b208      	sxth	r0, r1
 8002b46:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002b4a:	eb02 1341 	add.w	r3, r2, r1, lsl #5
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 8002b4e:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 8002b52:	bf14      	ite	ne
 8002b54:	f044 5480 	orrne.w	r4, r4, #268435456	; 0x10000000
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 8002b58:	f044 5400 	orreq.w	r4, r4, #536870912	; 0x20000000
 8002b5c:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
 8002b60:	e7c4      	b.n	8002aec <usb_lld_start_in+0x2c>
      isp->txsize = EP0_MAX_INSIZE;
 8002b62:	2340      	movs	r3, #64	; 0x40
 8002b64:	6013      	str	r3, [r2, #0]
 8002b66:	e7d5      	b.n	8002b14 <usb_lld_start_in+0x54>
	...

08002b70 <otg_epin_handler.constprop.0>:
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 8002b70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  stm32_otg_t *otgp = usbp->otg;
 8002b74:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8002c7c <otg_epin_handler.constprop.0+0x10c>
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 8002b78:	4604      	mov	r4, r0
  uint32_t epint = otgp->ie[ep].DIEPINT;
 8002b7a:	ea4f 1b40 	mov.w	fp, r0, lsl #5
  stm32_otg_t *otgp = usbp->otg;
 8002b7e:	f8d9 6090 	ldr.w	r6, [r9, #144]	; 0x90
  uint32_t epint = otgp->ie[ep].DIEPINT;
 8002b82:	eb06 1340 	add.w	r3, r6, r0, lsl #5
 8002b86:	f8d3 5908 	ldr.w	r5, [r3, #2312]	; 0x908
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 8002b8a:	07e9      	lsls	r1, r5, #31
  otgp->ie[ep].DIEPINT = epint;
 8002b8c:	f8c3 5908 	str.w	r5, [r3, #2312]	; 0x908
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 8002b90:	d503      	bpl.n	8002b9a <otg_epin_handler.constprop.0+0x2a>
 8002b92:	f8d6 3810 	ldr.w	r3, [r6, #2064]	; 0x810
 8002b96:	07da      	lsls	r2, r3, #31
 8002b98:	d40c      	bmi.n	8002bb4 <otg_epin_handler.constprop.0+0x44>
  if ((epint & DIEPINT_TXFE) &&
 8002b9a:	062b      	lsls	r3, r5, #24
 8002b9c:	d508      	bpl.n	8002bb0 <otg_epin_handler.constprop.0+0x40>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 8002b9e:	f04f 0801 	mov.w	r8, #1
 8002ba2:	f8d6 3834 	ldr.w	r3, [r6, #2100]	; 0x834
 8002ba6:	fa08 f804 	lsl.w	r8, r8, r4
  if ((epint & DIEPINT_TXFE) &&
 8002baa:	ea13 0f08 	tst.w	r3, r8
 8002bae:	d118      	bne.n	8002be2 <otg_epin_handler.constprop.0+0x72>
}
 8002bb0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002bb4:	eb09 0380 	add.w	r3, r9, r0, lsl #2
 8002bb8:	68d9      	ldr	r1, [r3, #12]
 8002bba:	694b      	ldr	r3, [r1, #20]
    if (isp->txsize < isp->totsize) {
 8002bbc:	6818      	ldr	r0, [r3, #0]
 8002bbe:	68da      	ldr	r2, [r3, #12]
 8002bc0:	4290      	cmp	r0, r2
 8002bc2:	d34a      	bcc.n	8002c5a <otg_epin_handler.constprop.0+0xea>
      _usb_isr_invoke_in_cb(usbp, ep);
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 8002bca:	688f      	ldr	r7, [r1, #8]
 8002bcc:	40a2      	lsls	r2, r4
 8002bce:	ea23 0302 	bic.w	r3, r3, r2
 8002bd2:	f8a9 3008 	strh.w	r3, [r9, #8]
 8002bd6:	2f00      	cmp	r7, #0
 8002bd8:	d0df      	beq.n	8002b9a <otg_epin_handler.constprop.0+0x2a>
 8002bda:	4621      	mov	r1, r4
 8002bdc:	4648      	mov	r0, r9
 8002bde:	47b8      	blx	r7
 8002be0:	e7db      	b.n	8002b9a <otg_epin_handler.constprop.0+0x2a>
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002be2:	eb09 0384 	add.w	r3, r9, r4, lsl #2
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	695e      	ldr	r6, [r3, #20]
 8002bea:	e9d6 7500 	ldrd	r7, r5, [r6]
 8002bee:	42af      	cmp	r7, r5
 8002bf0:	d941      	bls.n	8002c76 <otg_epin_handler.constprop.0+0x106>
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002bf2:	3401      	adds	r4, #1
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002bf4:	f8d9 a090 	ldr.w	sl, [r9, #144]	; 0x90
    if (n > usbp->epc[ep]->in_maxsize)
 8002bf8:	f8b3 9010 	ldrh.w	r9, [r3, #16]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002bfc:	b2e4      	uxtb	r4, r4
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002bfe:	eb0a 0e0b 	add.w	lr, sl, fp
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002c02:	eb0a 3004 	add.w	r0, sl, r4, lsl #12
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8002c06:	eba7 0c05 	sub.w	ip, r7, r5
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002c0a:	f8de 3918 	ldr.w	r3, [lr, #2328]	; 0x918
 8002c0e:	45cc      	cmp	ip, r9
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	bf28      	it	cs
 8002c14:	46cc      	movcs	ip, r9
 8002c16:	ebbc 0f83 	cmp.w	ip, r3, lsl #2
 8002c1a:	d8c9      	bhi.n	8002bb0 <otg_epin_handler.constprop.0+0x40>
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002c1c:	68b4      	ldr	r4, [r6, #8]
    if (n <= 4) {
 8002c1e:	f1bc 0f04 	cmp.w	ip, #4
    *fifop = *((uint32_t *)buf);
 8002c22:	6823      	ldr	r3, [r4, #0]
 8002c24:	6003      	str	r3, [r0, #0]
    if (n <= 4) {
 8002c26:	d90b      	bls.n	8002c40 <otg_epin_handler.constprop.0+0xd0>
 8002c28:	f1ac 0105 	sub.w	r1, ip, #5
 8002c2c:	4623      	mov	r3, r4
 8002c2e:	f021 0103 	bic.w	r1, r1, #3
 8002c32:	3104      	adds	r1, #4
 8002c34:	4421      	add	r1, r4
    *fifop = *((uint32_t *)buf);
 8002c36:	f853 2f04 	ldr.w	r2, [r3, #4]!
    if (n <= 4) {
 8002c3a:	4299      	cmp	r1, r3
    *fifop = *((uint32_t *)buf);
 8002c3c:	6002      	str	r2, [r0, #0]
    if (n <= 4) {
 8002c3e:	d1fa      	bne.n	8002c36 <otg_epin_handler.constprop.0+0xc6>
    usbp->epc[ep]->in_state->txcnt += n;
 8002c40:	4465      	add	r5, ip
    usbp->epc[ep]->in_state->txbuf += n;
 8002c42:	4464      	add	r4, ip
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002c44:	42bd      	cmp	r5, r7
    usbp->epc[ep]->in_state->txcnt += n;
 8002c46:	e9c6 5401 	strd	r5, r4, [r6, #4]
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002c4a:	d3dc      	bcc.n	8002c06 <otg_epin_handler.constprop.0+0x96>
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 8002c4c:	f8da 3834 	ldr.w	r3, [sl, #2100]	; 0x834
 8002c50:	ea23 0308 	bic.w	r3, r3, r8
 8002c54:	f8ca 3834 	str.w	r3, [sl, #2100]	; 0x834
      return true;
 8002c58:	e7aa      	b.n	8002bb0 <otg_epin_handler.constprop.0+0x40>
      isp->txsize = isp->totsize - isp->txsize;
 8002c5a:	1a12      	subs	r2, r2, r0
      isp->txcnt  = 0;
 8002c5c:	2700      	movs	r7, #0
      isp->txsize = isp->totsize - isp->txsize;
 8002c5e:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 8002c60:	605f      	str	r7, [r3, #4]
 8002c62:	2330      	movs	r3, #48	; 0x30
 8002c64:	f383 8811 	msr	BASEPRI, r3
      usb_lld_start_in(usbp, ep);
 8002c68:	4621      	mov	r1, r4
 8002c6a:	4648      	mov	r0, r9
 8002c6c:	f7ff ff28 	bl	8002ac0 <usb_lld_start_in>
 8002c70:	f387 8811 	msr	BASEPRI, r7
}
 8002c74:	e791      	b.n	8002b9a <otg_epin_handler.constprop.0+0x2a>
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 8002c76:	f8d9 a090 	ldr.w	sl, [r9, #144]	; 0x90
 8002c7a:	e7e7      	b.n	8002c4c <otg_epin_handler.constprop.0+0xdc>
 8002c7c:	24000110 	.word	0x24000110

08002c80 <Vector1D4>:
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 8002c80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  stm32_otg_t *otgp = usbp->otg;
 8002c84:	4eb2      	ldr	r6, [pc, #712]	; (8002f50 <Vector1D4+0x2d0>)
 8002c86:	f04f 0940 	mov.w	r9, #64	; 0x40
  OSAL_IRQ_PROLOGUE();
 8002c8a:	48b2      	ldr	r0, [pc, #712]	; (8002f54 <Vector1D4+0x2d4>)
 8002c8c:	f001 fc28 	bl	80044e0 <__trace_isr_enter>
  stm32_otg_t *otgp = usbp->otg;
 8002c90:	f8d6 7090 	ldr.w	r7, [r6, #144]	; 0x90
  unsigned retry = 64U;
 8002c94:	e06e      	b.n	8002d74 <Vector1D4+0xf4>
  if (sts & GINTSTS_USBSUSP) {
 8002c96:	0529      	lsls	r1, r5, #20
 8002c98:	f100 808e 	bmi.w	8002db8 <Vector1D4+0x138>
  if (sts & GINTSTS_ENUMDNE) {
 8002c9c:	04aa      	lsls	r2, r5, #18
 8002c9e:	d50c      	bpl.n	8002cba <Vector1D4+0x3a>
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 8002ca0:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 8002ca4:	f013 0f06 	tst.w	r3, #6
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8002cae:	bf0c      	ite	eq
 8002cb0:	f443 5310 	orreq.w	r3, r3, #9216	; 0x2400
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8002cb4:	f443 53a0 	orrne.w	r3, r3, #5120	; 0x1400
 8002cb8:	60fb      	str	r3, [r7, #12]
  if (sts & GINTSTS_SOF) {
 8002cba:	072b      	lsls	r3, r5, #28
 8002cbc:	d50e      	bpl.n	8002cdc <Vector1D4+0x5c>
    if (usbp->config->sof_cb == NULL) {
 8002cbe:	6874      	ldr	r4, [r6, #4]
 8002cc0:	68e3      	ldr	r3, [r4, #12]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	f000 8176 	beq.w	8002fb4 <Vector1D4+0x334>
    if (usbp->state == USB_SUSPENDED) {
 8002cc8:	7833      	ldrb	r3, [r6, #0]
 8002cca:	2b05      	cmp	r3, #5
 8002ccc:	f000 817a 	beq.w	8002fc4 <Vector1D4+0x344>
    otg_enable_ep(usbp);
 8002cd0:	f7ff fd46 	bl	8002760 <otg_enable_ep.constprop.0>
    _usb_isr_invoke_sof_cb(usbp);
 8002cd4:	68e3      	ldr	r3, [r4, #12]
 8002cd6:	b10b      	cbz	r3, 8002cdc <Vector1D4+0x5c>
 8002cd8:	4630      	mov	r0, r6
 8002cda:	4798      	blx	r3
  if (sts & GINTSTS_IISOIXFR) {
 8002cdc:	02ec      	lsls	r4, r5, #11
 8002cde:	d473      	bmi.n	8002dc8 <Vector1D4+0x148>
  if (sts & GINTSTS_IISOOXFR) {
 8002ce0:	02a8      	lsls	r0, r5, #10
 8002ce2:	f100 80b4 	bmi.w	8002e4e <Vector1D4+0x1ce>
  if (sts & GINTSTS_OEPINT) {
 8002ce6:	032b      	lsls	r3, r5, #12
  src = otgp->DAINT;
 8002ce8:	f8d7 4818 	ldr.w	r4, [r7, #2072]	; 0x818
  if (sts & GINTSTS_OEPINT) {
 8002cec:	d51a      	bpl.n	8002d24 <Vector1D4+0xa4>
    if (src & (1 << 16))
 8002cee:	03e0      	lsls	r0, r4, #15
 8002cf0:	f100 813c 	bmi.w	8002f6c <Vector1D4+0x2ec>
    if (src & (1 << 17))
 8002cf4:	03a1      	lsls	r1, r4, #14
 8002cf6:	f100 8135 	bmi.w	8002f64 <Vector1D4+0x2e4>
    if (src & (1 << 18))
 8002cfa:	0362      	lsls	r2, r4, #13
 8002cfc:	f100 812e 	bmi.w	8002f5c <Vector1D4+0x2dc>
    if (src & (1 << 19))
 8002d00:	0323      	lsls	r3, r4, #12
 8002d02:	f100 8120 	bmi.w	8002f46 <Vector1D4+0x2c6>
    if (src & (1 << 20))
 8002d06:	02e0      	lsls	r0, r4, #11
 8002d08:	f100 8119 	bmi.w	8002f3e <Vector1D4+0x2be>
    if (src & (1 << 21))
 8002d0c:	02a1      	lsls	r1, r4, #10
 8002d0e:	f100 8112 	bmi.w	8002f36 <Vector1D4+0x2b6>
    if (src & (1 << 22))
 8002d12:	0262      	lsls	r2, r4, #9
 8002d14:	f100 810b 	bmi.w	8002f2e <Vector1D4+0x2ae>
    if (src & (1 << 23))
 8002d18:	0223      	lsls	r3, r4, #8
 8002d1a:	f100 8104 	bmi.w	8002f26 <Vector1D4+0x2a6>
    if (src & (1 << 24))
 8002d1e:	01e0      	lsls	r0, r4, #7
 8002d20:	f100 80f9 	bmi.w	8002f16 <Vector1D4+0x296>
  if (sts & GINTSTS_IEPINT) {
 8002d24:	0369      	lsls	r1, r5, #13
 8002d26:	d51a      	bpl.n	8002d5e <Vector1D4+0xde>
    if (src & (1 << 0))
 8002d28:	07e2      	lsls	r2, r4, #31
 8002d2a:	f100 813f 	bmi.w	8002fac <Vector1D4+0x32c>
    if (src & (1 << 1))
 8002d2e:	07a3      	lsls	r3, r4, #30
 8002d30:	f100 8138 	bmi.w	8002fa4 <Vector1D4+0x324>
    if (src & (1 << 2))
 8002d34:	0760      	lsls	r0, r4, #29
 8002d36:	f100 8131 	bmi.w	8002f9c <Vector1D4+0x31c>
    if (src & (1 << 3))
 8002d3a:	0721      	lsls	r1, r4, #28
 8002d3c:	f100 812a 	bmi.w	8002f94 <Vector1D4+0x314>
    if (src & (1 << 4))
 8002d40:	06e2      	lsls	r2, r4, #27
 8002d42:	f100 8123 	bmi.w	8002f8c <Vector1D4+0x30c>
    if (src & (1 << 5))
 8002d46:	06a3      	lsls	r3, r4, #26
 8002d48:	f100 811c 	bmi.w	8002f84 <Vector1D4+0x304>
    if (src & (1 << 6))
 8002d4c:	0660      	lsls	r0, r4, #25
 8002d4e:	f100 8115 	bmi.w	8002f7c <Vector1D4+0x2fc>
    if (src & (1 << 7))
 8002d52:	0621      	lsls	r1, r4, #24
 8002d54:	f100 810e 	bmi.w	8002f74 <Vector1D4+0x2f4>
    if (src & (1 << 8))
 8002d58:	05e2      	lsls	r2, r4, #23
 8002d5a:	f100 80e0 	bmi.w	8002f1e <Vector1D4+0x29e>
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 8002d5e:	06eb      	lsls	r3, r5, #27
 8002d60:	f100 80a2 	bmi.w	8002ea8 <Vector1D4+0x228>
  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8002d64:	4b7c      	ldr	r3, [pc, #496]	; (8002f58 <Vector1D4+0x2d8>)
 8002d66:	421d      	tst	r5, r3
 8002d68:	f000 80ce 	beq.w	8002f08 <Vector1D4+0x288>
 8002d6c:	f1b9 0901 	subs.w	r9, r9, #1
 8002d70:	f000 80ca 	beq.w	8002f08 <Vector1D4+0x288>
  sts  = otgp->GINTSTS;
 8002d74:	697d      	ldr	r5, [r7, #20]
  sts &= otgp->GINTMSK;
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	401d      	ands	r5, r3
  if (sts & GINTSTS_USBRST) {
 8002d7a:	f415 5880 	ands.w	r8, r5, #4096	; 0x1000
  otgp->GINTSTS = sts;
 8002d7e:	617d      	str	r5, [r7, #20]
  if (sts & GINTSTS_USBRST) {
 8002d80:	f040 815f 	bne.w	8003042 <Vector1D4+0x3c2>
  if (sts & GINTSTS_WKUPINT) {
 8002d84:	2d00      	cmp	r5, #0
 8002d86:	da86      	bge.n	8002c96 <Vector1D4+0x16>
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 8002d88:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
 8002d8c:	0798      	lsls	r0, r3, #30
 8002d8e:	d005      	beq.n	8002d9c <Vector1D4+0x11c>
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8002d90:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
 8002d94:	f023 0303 	bic.w	r3, r3, #3
 8002d98:	f8c7 3e00 	str.w	r3, [r7, #3584]	; 0xe00
    otg_enable_ep(usbp);
 8002d9c:	f7ff fce0 	bl	8002760 <otg_enable_ep.constprop.0>
    otgp->DCTL &= ~DCTL_RWUSIG;
 8002da0:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
    _usb_wakeup(usbp);
 8002da4:	4630      	mov	r0, r6
    otgp->DCTL &= ~DCTL_RWUSIG;
 8002da6:	f023 0301 	bic.w	r3, r3, #1
 8002daa:	f8c7 3804 	str.w	r3, [r7, #2052]	; 0x804
    _usb_wakeup(usbp);
 8002dae:	f7fe fa1f 	bl	80011f0 <_usb_wakeup>
  if (sts & GINTSTS_USBSUSP) {
 8002db2:	0529      	lsls	r1, r5, #20
 8002db4:	f57f af72 	bpl.w	8002c9c <Vector1D4+0x1c>
    otg_disable_ep(usbp);
 8002db8:	e9d6 0124 	ldrd	r0, r1, [r6, #144]	; 0x90
 8002dbc:	f7ff fcf8 	bl	80027b0 <otg_disable_ep.isra.0>
    _usb_suspend(usbp);
 8002dc0:	4630      	mov	r0, r6
 8002dc2:	f7fe f9fd 	bl	80011c0 <_usb_suspend>
 8002dc6:	e769      	b.n	8002c9c <Vector1D4+0x1c>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002dc8:	2100      	movs	r1, #0
  stm32_otg_t *otgp = usbp->otg;
 8002dca:	f8d6 b090 	ldr.w	fp, [r6, #144]	; 0x90
      _usb_isr_invoke_in_cb(usbp, ep);
 8002dce:	f04f 0a01 	mov.w	sl, #1
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002dd2:	460c      	mov	r4, r1
 8002dd4:	e008      	b.n	8002de8 <Vector1D4+0x168>
 8002dd6:	3401      	adds	r4, #1
 8002dd8:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8002ddc:	b2e4      	uxtb	r4, r4
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	429c      	cmp	r4, r3
 8002de2:	4621      	mov	r1, r4
 8002de4:	f63f af7c 	bhi.w	8002ce0 <Vector1D4+0x60>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8002de8:	eb0b 1244 	add.w	r2, fp, r4, lsl #5
 8002dec:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002df0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002df4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002df8:	d1ed      	bne.n	8002dd6 <Vector1D4+0x156>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 8002dfa:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	dae9      	bge.n	8002dd6 <Vector1D4+0x156>
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 8002e02:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002e06:	f043 4390 	orr.w	r3, r3, #1207959552	; 0x48000000
 8002e0a:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 8002e0e:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	dbfb      	blt.n	8002e0e <Vector1D4+0x18e>
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8002e16:	0189      	lsls	r1, r1, #6
 8002e18:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8002e1c:	f041 0120 	orr.w	r1, r1, #32
 8002e20:	6111      	str	r1, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8002e22:	6913      	ldr	r3, [r2, #16]
 8002e24:	0699      	lsls	r1, r3, #26
 8002e26:	d4fc      	bmi.n	8002e22 <Vector1D4+0x1a2>
  chSysPolledDelayX(cycles);
 8002e28:	2012      	movs	r0, #18
 8002e2a:	f001 fad9 	bl	80043e0 <chSysPolledDelayX>
      _usb_isr_invoke_in_cb(usbp, ep);
 8002e2e:	8933      	ldrh	r3, [r6, #8]
 8002e30:	eb06 0284 	add.w	r2, r6, r4, lsl #2
 8002e34:	fa0a f104 	lsl.w	r1, sl, r4
 8002e38:	68d2      	ldr	r2, [r2, #12]
 8002e3a:	ea23 0301 	bic.w	r3, r3, r1
 8002e3e:	6892      	ldr	r2, [r2, #8]
 8002e40:	8133      	strh	r3, [r6, #8]
 8002e42:	2a00      	cmp	r2, #0
 8002e44:	d0c7      	beq.n	8002dd6 <Vector1D4+0x156>
 8002e46:	4621      	mov	r1, r4
 8002e48:	4630      	mov	r0, r6
 8002e4a:	4790      	blx	r2
 8002e4c:	e7c3      	b.n	8002dd6 <Vector1D4+0x156>
  stm32_otg_t *otgp = usbp->otg;
 8002e4e:	f8d6 a090 	ldr.w	sl, [r6, #144]	; 0x90
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002e52:	2400      	movs	r4, #0
      _usb_isr_invoke_out_cb(usbp, ep);
 8002e54:	f04f 0b01 	mov.w	fp, #1
 8002e58:	e007      	b.n	8002e6a <Vector1D4+0x1ea>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002e5a:	3401      	adds	r4, #1
 8002e5c:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8002e60:	b2e4      	uxtb	r4, r4
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	429c      	cmp	r4, r3
 8002e66:	f63f af3e 	bhi.w	8002ce6 <Vector1D4+0x66>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 8002e6a:	eb0a 1244 	add.w	r2, sl, r4, lsl #5
 8002e6e:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8002e72:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002e76:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002e7a:	d1ee      	bne.n	8002e5a <Vector1D4+0x1da>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 8002e7c:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
      _usb_isr_invoke_out_cb(usbp, ep);
 8002e80:	eb06 0184 	add.w	r1, r6, r4, lsl #2
 8002e84:	fa0b f204 	lsl.w	r2, fp, r4
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	dae6      	bge.n	8002e5a <Vector1D4+0x1da>
      _usb_isr_invoke_out_cb(usbp, ep);
 8002e8c:	8973      	ldrh	r3, [r6, #10]
 8002e8e:	4630      	mov	r0, r6
 8002e90:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8002e94:	4621      	mov	r1, r4
 8002e96:	ea23 0302 	bic.w	r3, r3, r2
 8002e9a:	f8dc 200c 	ldr.w	r2, [ip, #12]
 8002e9e:	8173      	strh	r3, [r6, #10]
 8002ea0:	2a00      	cmp	r2, #0
 8002ea2:	d0da      	beq.n	8002e5a <Vector1D4+0x1da>
 8002ea4:	4790      	blx	r2
 8002ea6:	e7d8      	b.n	8002e5a <Vector1D4+0x1da>
  sts = usbp->otg->GRXSTSP;
 8002ea8:	f8d6 1090 	ldr.w	r1, [r6, #144]	; 0x90
 8002eac:	6a0b      	ldr	r3, [r1, #32]
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8002eae:	f403 10f0 	and.w	r0, r3, #1966080	; 0x1e0000
  n  = (size_t)((sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF);
 8002eb2:	f3c3 120a 	ubfx	r2, r3, #4, #11
  ep = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 8002eb6:	f003 030f 	and.w	r3, r3, #15
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8002eba:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8002ebe:	f000 808c 	beq.w	8002fda <Vector1D4+0x35a>
 8002ec2:	f5b0 2f40 	cmp.w	r0, #786432	; 0xc0000
 8002ec6:	f47f af4d 	bne.w	8002d64 <Vector1D4+0xe4>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 8002eca:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	6a18      	ldr	r0, [r3, #32]
  while (i < n) {
 8002ed2:	2a00      	cmp	r2, #0
 8002ed4:	f43f af46 	beq.w	8002d64 <Vector1D4+0xe4>
      w = *fifop;
 8002ed8:	f501 5480 	add.w	r4, r1, #4096	; 0x1000
  size_t i = 0;
 8002edc:	2300      	movs	r3, #0
    if ((i & 3) == 0) {
 8002ede:	f013 0f03 	tst.w	r3, #3
      *buf++ = (uint8_t)w;
 8002ee2:	4601      	mov	r1, r0
    if ((i & 3) == 0) {
 8002ee4:	d101      	bne.n	8002eea <Vector1D4+0x26a>
      w = *fifop;
 8002ee6:	f8d4 8000 	ldr.w	r8, [r4]
    if (i < max) {
 8002eea:	2b07      	cmp	r3, #7
    i++;
 8002eec:	f103 0301 	add.w	r3, r3, #1
    if (i < max) {
 8002ef0:	d804      	bhi.n	8002efc <Vector1D4+0x27c>
      *buf++ = (uint8_t)w;
 8002ef2:	f801 8b01 	strb.w	r8, [r1], #1
      w >>= 8;
 8002ef6:	ea4f 2818 	mov.w	r8, r8, lsr #8
      *buf++ = (uint8_t)w;
 8002efa:	4608      	mov	r0, r1
  while (i < n) {
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d1ee      	bne.n	8002ede <Vector1D4+0x25e>
  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8002f00:	4b15      	ldr	r3, [pc, #84]	; (8002f58 <Vector1D4+0x2d8>)
 8002f02:	421d      	tst	r5, r3
 8002f04:	f47f af32 	bne.w	8002d6c <Vector1D4+0xec>
  OSAL_IRQ_EPILOGUE();
 8002f08:	4812      	ldr	r0, [pc, #72]	; (8002f54 <Vector1D4+0x2d4>)
 8002f0a:	f001 fb01 	bl	8004510 <__trace_isr_leave>
}
 8002f0e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8002f12:	f002 b8cd 	b.w	80050b0 <__port_irq_epilogue>
      otg_epout_handler(usbp, 8);
 8002f16:	2008      	movs	r0, #8
 8002f18:	f7ff fd82 	bl	8002a20 <otg_epout_handler.constprop.0>
 8002f1c:	e702      	b.n	8002d24 <Vector1D4+0xa4>
      otg_epin_handler(usbp, 8);
 8002f1e:	2008      	movs	r0, #8
 8002f20:	f7ff fe26 	bl	8002b70 <otg_epin_handler.constprop.0>
 8002f24:	e71b      	b.n	8002d5e <Vector1D4+0xde>
      otg_epout_handler(usbp, 7);
 8002f26:	2007      	movs	r0, #7
 8002f28:	f7ff fd7a 	bl	8002a20 <otg_epout_handler.constprop.0>
 8002f2c:	e6f7      	b.n	8002d1e <Vector1D4+0x9e>
      otg_epout_handler(usbp, 6);
 8002f2e:	2006      	movs	r0, #6
 8002f30:	f7ff fd76 	bl	8002a20 <otg_epout_handler.constprop.0>
 8002f34:	e6f0      	b.n	8002d18 <Vector1D4+0x98>
      otg_epout_handler(usbp, 5);
 8002f36:	2005      	movs	r0, #5
 8002f38:	f7ff fd72 	bl	8002a20 <otg_epout_handler.constprop.0>
 8002f3c:	e6e9      	b.n	8002d12 <Vector1D4+0x92>
      otg_epout_handler(usbp, 4);
 8002f3e:	2004      	movs	r0, #4
 8002f40:	f7ff fd6e 	bl	8002a20 <otg_epout_handler.constprop.0>
 8002f44:	e6e2      	b.n	8002d0c <Vector1D4+0x8c>
      otg_epout_handler(usbp, 3);
 8002f46:	2003      	movs	r0, #3
 8002f48:	f7ff fd6a 	bl	8002a20 <otg_epout_handler.constprop.0>
 8002f4c:	e6db      	b.n	8002d06 <Vector1D4+0x86>
 8002f4e:	bf00      	nop
 8002f50:	24000110 	.word	0x24000110
 8002f54:	08005d14 	.word	0x08005d14
 8002f58:	04000030 	.word	0x04000030
      otg_epout_handler(usbp, 2);
 8002f5c:	2002      	movs	r0, #2
 8002f5e:	f7ff fd5f 	bl	8002a20 <otg_epout_handler.constprop.0>
 8002f62:	e6cd      	b.n	8002d00 <Vector1D4+0x80>
      otg_epout_handler(usbp, 1);
 8002f64:	2001      	movs	r0, #1
 8002f66:	f7ff fd5b 	bl	8002a20 <otg_epout_handler.constprop.0>
 8002f6a:	e6c6      	b.n	8002cfa <Vector1D4+0x7a>
      otg_epout_handler(usbp, 0);
 8002f6c:	2000      	movs	r0, #0
 8002f6e:	f7ff fd57 	bl	8002a20 <otg_epout_handler.constprop.0>
 8002f72:	e6bf      	b.n	8002cf4 <Vector1D4+0x74>
      otg_epin_handler(usbp, 7);
 8002f74:	2007      	movs	r0, #7
 8002f76:	f7ff fdfb 	bl	8002b70 <otg_epin_handler.constprop.0>
 8002f7a:	e6ed      	b.n	8002d58 <Vector1D4+0xd8>
      otg_epin_handler(usbp, 6);
 8002f7c:	2006      	movs	r0, #6
 8002f7e:	f7ff fdf7 	bl	8002b70 <otg_epin_handler.constprop.0>
 8002f82:	e6e6      	b.n	8002d52 <Vector1D4+0xd2>
      otg_epin_handler(usbp, 5);
 8002f84:	2005      	movs	r0, #5
 8002f86:	f7ff fdf3 	bl	8002b70 <otg_epin_handler.constprop.0>
 8002f8a:	e6df      	b.n	8002d4c <Vector1D4+0xcc>
      otg_epin_handler(usbp, 4);
 8002f8c:	2004      	movs	r0, #4
 8002f8e:	f7ff fdef 	bl	8002b70 <otg_epin_handler.constprop.0>
 8002f92:	e6d8      	b.n	8002d46 <Vector1D4+0xc6>
      otg_epin_handler(usbp, 3);
 8002f94:	2003      	movs	r0, #3
 8002f96:	f7ff fdeb 	bl	8002b70 <otg_epin_handler.constprop.0>
 8002f9a:	e6d1      	b.n	8002d40 <Vector1D4+0xc0>
      otg_epin_handler(usbp, 2);
 8002f9c:	2002      	movs	r0, #2
 8002f9e:	f7ff fde7 	bl	8002b70 <otg_epin_handler.constprop.0>
 8002fa2:	e6ca      	b.n	8002d3a <Vector1D4+0xba>
      otg_epin_handler(usbp, 1);
 8002fa4:	2001      	movs	r0, #1
 8002fa6:	f7ff fde3 	bl	8002b70 <otg_epin_handler.constprop.0>
 8002faa:	e6c3      	b.n	8002d34 <Vector1D4+0xb4>
      otg_epin_handler(usbp, 0);
 8002fac:	2000      	movs	r0, #0
 8002fae:	f7ff fddf 	bl	8002b70 <otg_epin_handler.constprop.0>
 8002fb2:	e6bc      	b.n	8002d2e <Vector1D4+0xae>
      otgp->GINTMSK &= ~GINTMSK_SOFM;
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	f023 0308 	bic.w	r3, r3, #8
 8002fba:	61bb      	str	r3, [r7, #24]
    if (usbp->state == USB_SUSPENDED) {
 8002fbc:	7833      	ldrb	r3, [r6, #0]
 8002fbe:	2b05      	cmp	r3, #5
 8002fc0:	f47f ae86 	bne.w	8002cd0 <Vector1D4+0x50>
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8002fc4:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8002fc8:	4630      	mov	r0, r6
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8002fca:	f023 0303 	bic.w	r3, r3, #3
 8002fce:	f8c7 3e00 	str.w	r3, [r7, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8002fd2:	f7fe f90d 	bl	80011f0 <_usb_wakeup>
    _usb_isr_invoke_sof_cb(usbp);
 8002fd6:	6874      	ldr	r4, [r6, #4]
 8002fd8:	e67a      	b.n	8002cd0 <Vector1D4+0x50>
    max = usbp->epc[ep]->out_state->rxsize - usbp->epc[ep]->out_state->rxcnt;
 8002fda:	1c98      	adds	r0, r3, #2
 8002fdc:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f8d3 c018 	ldr.w	ip, [r3, #24]
 8002fe6:	e9dc 4300 	ldrd	r4, r3, [ip]
 8002fea:	eba4 0e03 	sub.w	lr, r4, r3
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8002fee:	f8dc 4008 	ldr.w	r4, [ip, #8]
  while (i < n) {
 8002ff2:	b1d2      	cbz	r2, 800302a <Vector1D4+0x3aa>
      w = *fifop;
 8002ff4:	f501 5c80 	add.w	ip, r1, #4096	; 0x1000
  size_t i = 0;
 8002ff8:	2300      	movs	r3, #0
    if ((i & 3) == 0) {
 8002ffa:	f013 0f03 	tst.w	r3, #3
      *buf++ = (uint8_t)w;
 8002ffe:	4621      	mov	r1, r4
    if ((i & 3) == 0) {
 8003000:	d101      	bne.n	8003006 <Vector1D4+0x386>
      w = *fifop;
 8003002:	f8dc 8000 	ldr.w	r8, [ip]
    if (i < max) {
 8003006:	459e      	cmp	lr, r3
    i++;
 8003008:	f103 0301 	add.w	r3, r3, #1
    if (i < max) {
 800300c:	d904      	bls.n	8003018 <Vector1D4+0x398>
      *buf++ = (uint8_t)w;
 800300e:	f801 8b01 	strb.w	r8, [r1], #1
      w >>= 8;
 8003012:	ea4f 2818 	mov.w	r8, r8, lsr #8
      *buf++ = (uint8_t)w;
 8003016:	460c      	mov	r4, r1
  while (i < n) {
 8003018:	429a      	cmp	r2, r3
 800301a:	d1ee      	bne.n	8002ffa <Vector1D4+0x37a>
      usbp->epc[ep]->out_state->rxbuf += n;
 800301c:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f8d3 c018 	ldr.w	ip, [r3, #24]
      usbp->epc[ep]->out_state->rxcnt += n;
 8003026:	e9dc 3401 	ldrd	r3, r4, [ip, #4]
    if (n < max) {
 800302a:	4572      	cmp	r2, lr
 800302c:	d204      	bcs.n	8003038 <Vector1D4+0x3b8>
      usbp->epc[ep]->out_state->rxbuf += n;
 800302e:	4414      	add	r4, r2
      usbp->epc[ep]->out_state->rxcnt += n;
 8003030:	441a      	add	r2, r3
 8003032:	e9cc 2401 	strd	r2, r4, [ip, #4]
 8003036:	e695      	b.n	8002d64 <Vector1D4+0xe4>
      usbp->epc[ep]->out_state->rxbuf += max;
 8003038:	4474      	add	r4, lr
      usbp->epc[ep]->out_state->rxcnt += max;
 800303a:	4473      	add	r3, lr
 800303c:	e9cc 3401 	strd	r3, r4, [ip, #4]
 8003040:	e690      	b.n	8002d64 <Vector1D4+0xe4>
    _usb_reset(usbp);
 8003042:	4805      	ldr	r0, [pc, #20]	; (8003058 <Vector1D4+0x3d8>)
 8003044:	f7fe f89c 	bl	8001180 <_usb_reset>
  OSAL_IRQ_EPILOGUE();
 8003048:	4804      	ldr	r0, [pc, #16]	; (800305c <Vector1D4+0x3dc>)
 800304a:	f001 fa61 	bl	8004510 <__trace_isr_leave>
}
 800304e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8003052:	f002 b82d 	b.w	80050b0 <__port_irq_epilogue>
 8003056:	bf00      	nop
 8003058:	24000110 	.word	0x24000110
 800305c:	08005d14 	.word	0x08005d14

08003060 <usb_lld_stall_out>:
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 8003060:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8003064:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8003068:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 800306c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003070:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
	...

08003080 <usb_lld_stall_in>:
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 8003080:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8003084:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8003088:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 800308c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003090:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
}
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
	...

080030a0 <usb_lld_clear_out>:
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 80030a0:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 80030a4:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 80030a8:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 80030ac:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80030b0:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
	...

080030c0 <usb_lld_clear_in>:
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 80030c0:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 80030c4:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 80030c8:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 80030cc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80030d0:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
}
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
	...

080030e0 <sdc_lld_collect_errors>:
 * @notapi
 */
static void sdc_lld_collect_errors(SDCDriver *sdcp, uint32_t sta) {
  uint32_t errors = SDC_NO_ERROR;

  if (sta & SDMMC_STA_CCRCFAIL)
 80030e0:	f001 0301 	and.w	r3, r1, #1
    errors |= SDC_CMD_CRC_ERROR;
  if (sta & SDMMC_STA_DCRCFAIL)
 80030e4:	078a      	lsls	r2, r1, #30
    errors |= SDC_DATA_CRC_ERROR;
 80030e6:	bf48      	it	mi
 80030e8:	f043 0302 	orrmi.w	r3, r3, #2
  if (sta & SDMMC_STA_CTIMEOUT)
 80030ec:	074a      	lsls	r2, r1, #29
    errors |= SDC_COMMAND_TIMEOUT;
 80030ee:	bf48      	it	mi
 80030f0:	f043 0308 	orrmi.w	r3, r3, #8
  if (sta & SDMMC_STA_DTIMEOUT)
 80030f4:	070a      	lsls	r2, r1, #28
    errors |= SDC_DATA_TIMEOUT;
 80030f6:	bf48      	it	mi
 80030f8:	f043 0304 	orrmi.w	r3, r3, #4
  if (sta & SDMMC_STA_TXUNDERR)
 80030fc:	06ca      	lsls	r2, r1, #27
    errors |= SDC_TX_UNDERRUN;
 80030fe:	bf48      	it	mi
 8003100:	f043 0310 	orrmi.w	r3, r3, #16
  if (sta & SDMMC_STA_RXOVERR)
 8003104:	068a      	lsls	r2, r1, #26
    errors |= SDC_RX_OVERRUN;
/*  if (sta & SDMMC_STA_STBITERR)
    errors |= SDC_STARTBIT_ERROR;*/

  sdcp->errors |= errors;
 8003106:	6b42      	ldr	r2, [r0, #52]	; 0x34
    errors |= SDC_RX_OVERRUN;
 8003108:	bf48      	it	mi
 800310a:	f043 0320 	orrmi.w	r3, r3, #32
  sdcp->errors |= errors;
 800310e:	431a      	orrs	r2, r3
 8003110:	6342      	str	r2, [r0, #52]	; 0x34
}
 8003112:	4770      	bx	lr
	...

08003120 <sdc_lld_wait_transaction_end>:
                                         uint32_t *resp) {
 8003120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003122:	2330      	movs	r3, #48	; 0x30
 8003124:	4605      	mov	r5, r0
 8003126:	460f      	mov	r7, r1
 8003128:	4616      	mov	r6, r2
 800312a:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->sdmmc->MASK != 0U) {
 800312e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003130:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003132:	b9a3      	cbnz	r3, 800315e <sdc_lld_wait_transaction_end+0x3e>
  sdcp->sdmmc->IDMACTRL = 0U;
 8003134:	2300      	movs	r3, #0
 8003136:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->MASK     = 0U;
 8003138:	63e3      	str	r3, [r4, #60]	; 0x3c
  sdcp->sdmmc->DCTRL    = 0U;
 800313a:	62e3      	str	r3, [r4, #44]	; 0x2c
  if ((sdcp->sdmmc->STA & SDMMC_STA_DATAEND) == 0U) {
 800313c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800313e:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8003142:	d008      	beq.n	8003156 <sdc_lld_wait_transaction_end+0x36>
  sdcp->sdmmc->ICR = SDMMC_ICR_ALL_FLAGS;
 8003144:	f04f 32ff 	mov.w	r2, #4294967295
 8003148:	63a2      	str	r2, [r4, #56]	; 0x38
 800314a:	f383 8811 	msr	BASEPRI, r3
  if (n > 1U) {
 800314e:	2f01      	cmp	r7, #1
 8003150:	d80c      	bhi.n	800316c <sdc_lld_wait_transaction_end+0x4c>
  return HAL_SUCCESS;
 8003152:	4618      	mov	r0, r3
}
 8003154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003156:	f380 8811 	msr	BASEPRI, r0
    return HAL_FAILED;
 800315a:	2001      	movs	r0, #1
}
 800315c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 800315e:	f04f 31ff 	mov.w	r1, #4294967295
 8003162:	3040      	adds	r0, #64	; 0x40
 8003164:	f001 fd5c 	bl	8004c20 <chThdSuspendTimeoutS>
  sdcp->sdmmc->IDMACTRL = 0U;
 8003168:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 800316a:	e7e3      	b.n	8003134 <sdc_lld_wait_transaction_end+0x14>
 */
bool sdc_lld_send_cmd_short_crc(SDCDriver *sdcp, uint8_t cmd, uint32_t arg,
                                uint32_t *resp) {
  uint32_t sta;

  sdcp->sdmmc->ARG = arg;
 800316c:	6c6a      	ldr	r2, [r5, #68]	; 0x44
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800316e:	f241 110c 	movw	r1, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 8003172:	6093      	str	r3, [r2, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003174:	60d1      	str	r1, [r2, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003176:	6b51      	ldr	r1, [r2, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8003178:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 800317c:	d0fb      	beq.n	8003176 <sdc_lld_wait_transaction_end+0x56>
    ;
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800317e:	6393      	str	r3, [r2, #56]	; 0x38
                            SDMMC_STA_CCRCFAIL);
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8003180:	f011 0305 	ands.w	r3, r1, #5
 8003184:	d103      	bne.n	800318e <sdc_lld_wait_transaction_end+0x6e>
    sdc_lld_collect_errors(sdcp, sta);
    return HAL_FAILED;
  }
  *resp = sdcp->sdmmc->RESP1;
 8003186:	6952      	ldr	r2, [r2, #20]
  return HAL_SUCCESS;
 8003188:	4618      	mov	r0, r3
  *resp = sdcp->sdmmc->RESP1;
 800318a:	6032      	str	r2, [r6, #0]
}
 800318c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    sdc_lld_collect_errors(sdcp, sta);
 800318e:	4628      	mov	r0, r5
 8003190:	f7ff ffa6 	bl	80030e0 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8003194:	2001      	movs	r0, #1
}
 8003196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080031a0 <sdc_lld_init>:
void sdc_lld_init(void) {
 80031a0:	b510      	push	{r4, lr}
  sdcObjectInit(&SDCD1);
 80031a2:	4c07      	ldr	r4, [pc, #28]	; (80031c0 <sdc_lld_init+0x20>)
 80031a4:	4620      	mov	r0, r4
 80031a6:	f7fd ff1b 	bl	8000fe0 <sdcObjectInit>
  SDCD1.sdmmc   = SDMMC1;
 80031aa:	4b06      	ldr	r3, [pc, #24]	; (80031c4 <sdc_lld_init+0x24>)
  SDCD1.thread  = NULL;
 80031ac:	2000      	movs	r0, #0
  SDCD1.clkfreq = STM32_SDMMC1CLK;
 80031ae:	4906      	ldr	r1, [pc, #24]	; (80031c8 <sdc_lld_init+0x28>)
  SDCD1.buf     = __nocache_sd1_buf;
 80031b0:	4a06      	ldr	r2, [pc, #24]	; (80031cc <sdc_lld_init+0x2c>)
  SDCD1.clkfreq = STM32_SDMMC1CLK;
 80031b2:	64a1      	str	r1, [r4, #72]	; 0x48
  SDCD1.buf     = __nocache_sd1_buf;
 80031b4:	63e2      	str	r2, [r4, #60]	; 0x3c
  SDCD1.sdmmc   = SDMMC1;
 80031b6:	e9c4 0310 	strd	r0, r3, [r4, #64]	; 0x40
  SDCD1.resp    = __nocache_sd1_wbuf;
 80031ba:	4b05      	ldr	r3, [pc, #20]	; (80031d0 <sdc_lld_init+0x30>)
 80031bc:	64e3      	str	r3, [r4, #76]	; 0x4c
}
 80031be:	bd10      	pop	{r4, pc}
 80031c0:	240001c4 	.word	0x240001c4
 80031c4:	52007000 	.word	0x52007000
 80031c8:	04c4b400 	.word	0x04c4b400
 80031cc:	30040000 	.word	0x30040000
 80031d0:	30040200 	.word	0x30040200
	...

080031e0 <sdc_lld_start_clk>:
  if (f >= sdcp->clkfreq) {
 80031e0:	4b0d      	ldr	r3, [pc, #52]	; (8003218 <sdc_lld_start_clk+0x38>)
  sdcp->sdmmc->CLKCR  = sdc_lld_clkdiv(sdcp, 400000U);
 80031e2:	e9d0 2111 	ldrd	r2, r1, [r0, #68]	; 0x44
void sdc_lld_start_clk(SDCDriver *sdcp) {
 80031e6:	b410      	push	{r4}
  if (f >= sdcp->clkfreq) {
 80031e8:	4299      	cmp	r1, r3
 80031ea:	d912      	bls.n	8003212 <sdc_lld_start_clk+0x32>
  return sdcp->config->slowdown + ((sdcp->clkfreq + (f * 2U) - 1U) / (f * 2U));
 80031ec:	4b0b      	ldr	r3, [pc, #44]	; (800321c <sdc_lld_start_clk+0x3c>)
 80031ee:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80031f0:	440b      	add	r3, r1
 80031f2:	480b      	ldr	r0, [pc, #44]	; (8003220 <sdc_lld_start_clk+0x40>)
 80031f4:	6861      	ldr	r1, [r4, #4]
 80031f6:	0a1b      	lsrs	r3, r3, #8
 80031f8:	fba0 0303 	umull	r0, r3, r0, r3
 80031fc:	eb01 1313 	add.w	r3, r1, r3, lsr #4
  sdcp->sdmmc->CLKCR  = sdc_lld_clkdiv(sdcp, 400000U);
 8003200:	6053      	str	r3, [r2, #4]
  chThdSleep(delay);
 8003202:	2064      	movs	r0, #100	; 0x64
  sdcp->sdmmc->POWER |= SDMMC_POWER_PWRCTRL_0 | SDMMC_POWER_PWRCTRL_1;
 8003204:	6813      	ldr	r3, [r2, #0]
}
 8003206:	bc10      	pop	{r4}
  sdcp->sdmmc->POWER |= SDMMC_POWER_PWRCTRL_0 | SDMMC_POWER_PWRCTRL_1;
 8003208:	f043 0303 	orr.w	r3, r3, #3
 800320c:	6013      	str	r3, [r2, #0]
 800320e:	f001 bcf7 	b.w	8004c00 <chThdSleep>
    return sdcp->config->slowdown;
 8003212:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	e7f3      	b.n	8003200 <sdc_lld_start_clk+0x20>
 8003218:	00061a80 	.word	0x00061a80
 800321c:	000c34ff 	.word	0x000c34ff
 8003220:	014f8b59 	.word	0x014f8b59
	...

08003230 <sdc_lld_set_data_clk>:
  if (SDC_CLK_50MHz == clk) {
 8003230:	2901      	cmp	r1, #1
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8003232:	4b16      	ldr	r3, [pc, #88]	; (800328c <sdc_lld_set_data_clk+0x5c>)
  if (f >= sdcp->clkfreq) {
 8003234:	6c81      	ldr	r1, [r0, #72]	; 0x48
void sdc_lld_set_data_clk(SDCDriver *sdcp, sdcbusclk_t clk) {
 8003236:	b430      	push	{r4, r5}
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8003238:	6c44      	ldr	r4, [r0, #68]	; 0x44
  if (SDC_CLK_50MHz == clk) {
 800323a:	d017      	beq.n	800326c <sdc_lld_set_data_clk+0x3c>
  if (f >= sdcp->clkfreq) {
 800323c:	4a14      	ldr	r2, [pc, #80]	; (8003290 <sdc_lld_set_data_clk+0x60>)
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 800323e:	6865      	ldr	r5, [r4, #4]
  if (f >= sdcp->clkfreq) {
 8003240:	4291      	cmp	r1, r2
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8003242:	ea03 0305 	and.w	r3, r3, r5
  if (f >= sdcp->clkfreq) {
 8003246:	d90e      	bls.n	8003266 <sdc_lld_set_data_clk+0x36>
  return sdcp->config->slowdown + ((sdcp->clkfreq + (f * 2U) - 1U) / (f * 2U));
 8003248:	4a12      	ldr	r2, [pc, #72]	; (8003294 <sdc_lld_set_data_clk+0x64>)
 800324a:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 800324c:	440a      	add	r2, r1
 800324e:	4812      	ldr	r0, [pc, #72]	; (8003298 <sdc_lld_set_data_clk+0x68>)
 8003250:	6869      	ldr	r1, [r5, #4]
 8003252:	fba0 0202 	umull	r0, r2, r0, r2
 8003256:	eb01 6212 	add.w	r2, r1, r2, lsr #24
                                                 SDMMC_CLKCR_CLKDIV_Msk)) |
 800325a:	4313      	orrs	r3, r2
                         sdc_lld_clkdiv(sdcp, 25000000U) | SDMMC_CLKCR_PWRSAV;
 800325c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8003260:	6063      	str	r3, [r4, #4]
}
 8003262:	bc30      	pop	{r4, r5}
 8003264:	4770      	bx	lr
    return sdcp->config->slowdown;
 8003266:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8003268:	6852      	ldr	r2, [r2, #4]
 800326a:	e7f6      	b.n	800325a <sdc_lld_set_data_clk+0x2a>
  if (f >= sdcp->clkfreq) {
 800326c:	4a0b      	ldr	r2, [pc, #44]	; (800329c <sdc_lld_set_data_clk+0x6c>)
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 800326e:	6865      	ldr	r5, [r4, #4]
  if (f >= sdcp->clkfreq) {
 8003270:	4291      	cmp	r1, r2
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8003272:	ea03 0305 	and.w	r3, r3, r5
  if (f >= sdcp->clkfreq) {
 8003276:	d9f6      	bls.n	8003266 <sdc_lld_set_data_clk+0x36>
  return sdcp->config->slowdown + ((sdcp->clkfreq + (f * 2U) - 1U) / (f * 2U));
 8003278:	4a09      	ldr	r2, [pc, #36]	; (80032a0 <sdc_lld_set_data_clk+0x70>)
 800327a:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 800327c:	440a      	add	r2, r1
 800327e:	4806      	ldr	r0, [pc, #24]	; (8003298 <sdc_lld_set_data_clk+0x68>)
 8003280:	6869      	ldr	r1, [r5, #4]
 8003282:	fba0 0202 	umull	r0, r2, r0, r2
 8003286:	eb01 6252 	add.w	r2, r1, r2, lsr #25
 800328a:	e7e6      	b.n	800325a <sdc_lld_set_data_clk+0x2a>
 800328c:	ffffec00 	.word	0xffffec00
 8003290:	017d7840 	.word	0x017d7840
 8003294:	02faf07f 	.word	0x02faf07f
 8003298:	55e63b89 	.word	0x55e63b89
 800329c:	02faf080 	.word	0x02faf080
 80032a0:	05f5e0ff 	.word	0x05f5e0ff
	...

080032b0 <sdc_lld_stop_clk>:
  sdcp->sdmmc->CLKCR = 0U;
 80032b0:	2200      	movs	r2, #0
 80032b2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80032b4:	605a      	str	r2, [r3, #4]
  sdcp->sdmmc->POWER = 0U;
 80032b6:	601a      	str	r2, [r3, #0]
}
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	0000      	movs	r0, r0
	...

080032c0 <sdc_lld_set_bus_mode>:
  uint32_t clk = sdcp->sdmmc->CLKCR & ~SDMMC_CLKCR_WIDBUS;
 80032c0:	6c42      	ldr	r2, [r0, #68]	; 0x44
  switch (mode) {
 80032c2:	2901      	cmp	r1, #1
  uint32_t clk = sdcp->sdmmc->CLKCR & ~SDMMC_CLKCR_WIDBUS;
 80032c4:	6853      	ldr	r3, [r2, #4]
 80032c6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  switch (mode) {
 80032ca:	d007      	beq.n	80032dc <sdc_lld_set_bus_mode+0x1c>
 80032cc:	2902      	cmp	r1, #2
 80032ce:	d001      	beq.n	80032d4 <sdc_lld_set_bus_mode+0x14>
 80032d0:	b111      	cbz	r1, 80032d8 <sdc_lld_set_bus_mode+0x18>
}
 80032d2:	4770      	bx	lr
    sdcp->sdmmc->CLKCR = clk | SDMMC_CLKCR_WIDBUS_1;
 80032d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032d8:	6053      	str	r3, [r2, #4]
}
 80032da:	4770      	bx	lr
    sdcp->sdmmc->CLKCR = clk | SDMMC_CLKCR_WIDBUS_0;
 80032dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032e0:	6053      	str	r3, [r2, #4]
    break;
 80032e2:	4770      	bx	lr
	...

080032f0 <sdc_lld_send_cmd_none>:
  sdcp->sdmmc->ARG = arg;
 80032f0:	6c40      	ldr	r0, [r0, #68]	; 0x44
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_CPSMEN;
 80032f2:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
  sdcp->sdmmc->ARG = arg;
 80032f6:	6082      	str	r2, [r0, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_CPSMEN;
 80032f8:	60c1      	str	r1, [r0, #12]
  while ((sdcp->sdmmc->STA & SDMMC_STA_CMDSENT) == 0U) {
 80032fa:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80032fc:	061b      	lsls	r3, r3, #24
 80032fe:	d5fc      	bpl.n	80032fa <sdc_lld_send_cmd_none+0xa>
  sdcp->sdmmc->ICR = SDMMC_ICR_CMDSENTC;
 8003300:	2380      	movs	r3, #128	; 0x80
 8003302:	6383      	str	r3, [r0, #56]	; 0x38
}
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
	...

08003310 <sdc_lld_send_cmd_short>:
                            uint32_t *resp) {
 8003310:	b510      	push	{r4, lr}
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003312:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
  sdcp->sdmmc->ARG = arg;
 8003316:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003318:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800331a:	60e1      	str	r1, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800331c:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 800331e:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 8003322:	d0fb      	beq.n	800331c <sdc_lld_send_cmd_short+0xc>
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003324:	63a2      	str	r2, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT)) != 0U) {
 8003326:	f011 0204 	ands.w	r2, r1, #4
 800332a:	d103      	bne.n	8003334 <sdc_lld_send_cmd_short+0x24>
  *resp = sdcp->sdmmc->RESP1;
 800332c:	6961      	ldr	r1, [r4, #20]
  return HAL_SUCCESS;
 800332e:	4610      	mov	r0, r2
  *resp = sdcp->sdmmc->RESP1;
 8003330:	6019      	str	r1, [r3, #0]
}
 8003332:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8003334:	f7ff fed4 	bl	80030e0 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8003338:	2001      	movs	r0, #1
}
 800333a:	bd10      	pop	{r4, pc}
 800333c:	0000      	movs	r0, r0
	...

08003340 <sdc_lld_send_cmd_short_crc>:
                                uint32_t *resp) {
 8003340:	b510      	push	{r4, lr}
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003342:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
  sdcp->sdmmc->ARG = arg;
 8003346:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003348:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800334a:	60e1      	str	r1, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800334c:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 800334e:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 8003352:	d0fb      	beq.n	800334c <sdc_lld_send_cmd_short_crc+0xc>
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003354:	63a2      	str	r2, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8003356:	f011 0205 	ands.w	r2, r1, #5
 800335a:	d103      	bne.n	8003364 <sdc_lld_send_cmd_short_crc+0x24>
  *resp = sdcp->sdmmc->RESP1;
 800335c:	6961      	ldr	r1, [r4, #20]
  return HAL_SUCCESS;
 800335e:	4610      	mov	r0, r2
  *resp = sdcp->sdmmc->RESP1;
 8003360:	6019      	str	r1, [r3, #0]
}
 8003362:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8003364:	f7ff febc 	bl	80030e0 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8003368:	2001      	movs	r0, #1
}
 800336a:	bd10      	pop	{r4, pc}
 800336c:	0000      	movs	r0, r0
	...

08003370 <sdc_lld_send_cmd_long_crc>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_send_cmd_long_crc(SDCDriver *sdcp, uint8_t cmd, uint32_t arg,
                               uint32_t *resp) {
 8003370:	b510      	push	{r4, lr}
  uint32_t sta;

  (void)sdcp;

  sdcp->sdmmc->ARG = arg;
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_WAITRESP_1 |
 8003372:	f441 5198 	orr.w	r1, r1, #4864	; 0x1300
  sdcp->sdmmc->ARG = arg;
 8003376:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003378:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_WAITRESP_1 |
 800337a:	60e1      	str	r1, [r4, #12]
                                    SDMMC_CMD_CPSMEN;
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800337c:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 800337e:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 8003382:	d0fb      	beq.n	800337c <sdc_lld_send_cmd_long_crc+0xc>
    ;
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003384:	63a2      	str	r2, [r4, #56]	; 0x38
                           SDMMC_STA_CCRCFAIL);
  if ((sta & (SDMMC_STA_ERROR_MASK)) != 0U) {
 8003386:	f011 023f 	ands.w	r2, r1, #63	; 0x3f
 800338a:	d109      	bne.n	80033a0 <sdc_lld_send_cmd_long_crc+0x30>
    sdc_lld_collect_errors(sdcp, sta);
    return HAL_FAILED;
  }
  /* Save bytes in reverse order because MSB in response comes first.*/
  *resp++ = sdcp->sdmmc->RESP4;
 800338c:	6a21      	ldr	r1, [r4, #32]
  *resp++ = sdcp->sdmmc->RESP3;
  *resp++ = sdcp->sdmmc->RESP2;
  *resp   = sdcp->sdmmc->RESP1;
  return HAL_SUCCESS;
 800338e:	4610      	mov	r0, r2
  *resp++ = sdcp->sdmmc->RESP4;
 8003390:	6019      	str	r1, [r3, #0]
  *resp++ = sdcp->sdmmc->RESP3;
 8003392:	69e2      	ldr	r2, [r4, #28]
 8003394:	605a      	str	r2, [r3, #4]
  *resp++ = sdcp->sdmmc->RESP2;
 8003396:	69a2      	ldr	r2, [r4, #24]
 8003398:	609a      	str	r2, [r3, #8]
  *resp   = sdcp->sdmmc->RESP1;
 800339a:	6962      	ldr	r2, [r4, #20]
 800339c:	60da      	str	r2, [r3, #12]
}
 800339e:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80033a0:	f7ff fe9e 	bl	80030e0 <sdc_lld_collect_errors>
    return HAL_FAILED;
 80033a4:	2001      	movs	r0, #1
}
 80033a6:	bd10      	pop	{r4, pc}
	...

080033b0 <sdc_lld_read_special>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_read_special(SDCDriver *sdcp, uint8_t *buf, size_t bytes,
                          uint8_t cmd, uint32_t arg) {
 80033b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033b4:	4616      	mov	r6, r2
 80033b6:	4698      	mov	r8, r3
 80033b8:	460f      	mov	r7, r1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80033ba:	4937      	ldr	r1, [pc, #220]	; (8003498 <sdc_lld_read_special+0xe8>)
                          uint8_t cmd, uint32_t arg) {
 80033bc:	4605      	mov	r5, r0
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80033be:	e9d0 2411 	ldrd	r2, r4, [r0, #68]	; 0x44
  uint32_t div = (sdcp->sdmmc->CLKCR & SDMMC_CLKCR_CLKDIV_Msk) + 1U;
 80033c2:	6853      	ldr	r3, [r2, #4]
 80033c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033c8:	3301      	adds	r3, #1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	fbb4 f4f3 	udiv	r4, r4, r3
 80033d0:	fba1 1404 	umull	r1, r4, r1, r4
 80033d4:	f242 7310 	movw	r3, #10000	; 0x2710
 80033d8:	09a4      	lsrs	r4, r4, #6
 80033da:	fb03 f404 	mul.w	r4, r3, r4
  sdcp->sdmmc->DTIMER = sdc_lld_get_timeout(sdcp, STM32_SDC_SDMMC_READ_TIMEOUT);
 80033de:	6254      	str	r4, [r2, #36]	; 0x24
  if (_sdc_wait_for_transfer_state(sdcp)) {
 80033e0:	f7fd fdce 	bl	8000f80 <_sdc_wait_for_transfer_state>
 80033e4:	2800      	cmp	r0, #0
 80033e6:	d12e      	bne.n	8003446 <sdc_lld_read_special+0x96>
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 80033e8:	6c6c      	ldr	r4, [r5, #68]	; 0x44
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 80033ea:	2201      	movs	r2, #1
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80033ec:	f448 5388 	orr.w	r3, r8, #4352	; 0x1100
 80033f0:	4681      	mov	r9, r0
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 80033f2:	65a7      	str	r7, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 80033f4:	6522      	str	r2, [r4, #80]	; 0x50
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 80033f6:	f04f 32ff 	mov.w	r2, #4294967295

  if (sdc_lld_prepare_read_bytes(sdcp, buf, bytes))
    goto error;

  if (sdc_lld_send_cmd_short_crc(sdcp, cmd, arg, sdcp->resp) ||
 80033fa:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 80033fc:	63a2      	str	r2, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 80033fe:	f44f 7295 	mov.w	r2, #298	; 0x12a
 8003402:	63e2      	str	r2, [r4, #60]	; 0x3c
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8003404:	f242 0207 	movw	r2, #8199	; 0x2007
  sdcp->sdmmc->DLEN  = bytes;
 8003408:	62a6      	str	r6, [r4, #40]	; 0x28
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 800340a:	62e2      	str	r2, [r4, #44]	; 0x2c
  sdcp->sdmmc->ARG = arg;
 800340c:	9a08      	ldr	r2, [sp, #32]
 800340e:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003410:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003412:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8003414:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8003418:	d0fb      	beq.n	8003412 <sdc_lld_read_special+0x62>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800341a:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800341e:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8003420:	d129      	bne.n	8003476 <sdc_lld_read_special+0xc6>
  *resp = sdcp->sdmmc->RESP1;
 8003422:	6962      	ldr	r2, [r4, #20]
      MMCSD_R1_ERROR(sdcp->resp[0]))
 8003424:	4b1d      	ldr	r3, [pc, #116]	; (800349c <sdc_lld_read_special+0xec>)
  *resp = sdcp->sdmmc->RESP1;
 8003426:	6002      	str	r2, [r0, #0]
      MMCSD_R1_ERROR(sdcp->resp[0]))
 8003428:	4013      	ands	r3, r2
  if (sdc_lld_send_cmd_short_crc(sdcp, cmd, arg, sdcp->resp) ||
 800342a:	b173      	cbz	r3, 800344a <sdc_lld_read_special+0x9a>
  sta                   = sdcp->sdmmc->STA;
 800342c:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 800342e:	2300      	movs	r3, #0

  return HAL_SUCCESS;

error:
  sdc_lld_error_cleanup(sdcp, 1, sdcp->resp);
  return HAL_FAILED;
 8003430:	f04f 0901 	mov.w	r9, #1
  sdc_lld_collect_errors(sdcp, sta);
 8003434:	4628      	mov	r0, r5
  sdcp->sdmmc->ICR      = sta;
 8003436:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8003438:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 800343a:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 800343c:	f7ff fe50 	bl	80030e0 <sdc_lld_collect_errors>
}
 8003440:	4648      	mov	r0, r9
 8003442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8003446:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 8003448:	e7f0      	b.n	800342c <sdc_lld_read_special+0x7c>
 800344a:	2330      	movs	r3, #48	; 0x30
 800344c:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->sdmmc->MASK != 0U) {
 8003450:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8003452:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003454:	b9ba      	cbnz	r2, 8003486 <sdc_lld_read_special+0xd6>
  sdcp->sdmmc->IDMACTRL = 0U;
 8003456:	2200      	movs	r2, #0
 8003458:	651a      	str	r2, [r3, #80]	; 0x50
  sdcp->sdmmc->MASK     = 0U;
 800345a:	63da      	str	r2, [r3, #60]	; 0x3c
  sdcp->sdmmc->DCTRL    = 0U;
 800345c:	62da      	str	r2, [r3, #44]	; 0x2c
  if ((sdcp->sdmmc->STA & SDMMC_STA_DATAEND) == 0U) {
 800345e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003460:	f411 7180 	ands.w	r1, r1, #256	; 0x100
 8003464:	d00b      	beq.n	800347e <sdc_lld_read_special+0xce>
  sdcp->sdmmc->ICR = SDMMC_ICR_ALL_FLAGS;
 8003466:	f04f 31ff 	mov.w	r1, #4294967295
 800346a:	6399      	str	r1, [r3, #56]	; 0x38
 800346c:	f382 8811 	msr	BASEPRI, r2
}
 8003470:	4648      	mov	r0, r9
 8003472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8003476:	4628      	mov	r0, r5
 8003478:	f7ff fe32 	bl	80030e0 <sdc_lld_collect_errors>
    return HAL_FAILED;
 800347c:	e7d6      	b.n	800342c <sdc_lld_read_special+0x7c>
 800347e:	f381 8811 	msr	BASEPRI, r1
  sta                   = sdcp->sdmmc->STA;
 8003482:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 8003484:	e7d2      	b.n	800342c <sdc_lld_read_special+0x7c>
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 8003486:	f04f 31ff 	mov.w	r1, #4294967295
 800348a:	f105 0040 	add.w	r0, r5, #64	; 0x40
 800348e:	f001 fbc7 	bl	8004c20 <chThdSuspendTimeoutS>
  sdcp->sdmmc->IDMACTRL = 0U;
 8003492:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8003494:	e7df      	b.n	8003456 <sdc_lld_read_special+0xa6>
 8003496:	bf00      	nop
 8003498:	10624dd3 	.word	0x10624dd3
 800349c:	fdffe008 	.word	0xfdffe008

080034a0 <sdc_lld_read_aligned>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_read_aligned(SDCDriver *sdcp, uint32_t startblk,
                          uint8_t *buf, uint32_t blocks) {
 80034a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034a4:	4616      	mov	r6, r2
 80034a6:	4698      	mov	r8, r3
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80034a8:	f8df c160 	ldr.w	ip, [pc, #352]	; 800360c <sdc_lld_read_aligned+0x16c>
                          uint8_t *buf, uint32_t blocks) {
 80034ac:	460d      	mov	r5, r1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80034ae:	f242 7110 	movw	r1, #10000	; 0x2710
                          uint8_t *buf, uint32_t blocks) {
 80034b2:	4607      	mov	r7, r0
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80034b4:	e9d0 2411 	ldrd	r2, r4, [r0, #68]	; 0x44
  uint32_t div = (sdcp->sdmmc->CLKCR & SDMMC_CLKCR_CLKDIV_Msk) + 1U;
 80034b8:	6853      	ldr	r3, [r2, #4]
 80034ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034be:	3301      	adds	r3, #1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	fbb4 f4f3 	udiv	r4, r4, r3
 80034c6:	fbac c404 	umull	ip, r4, ip, r4
 80034ca:	09a4      	lsrs	r4, r4, #6
 80034cc:	fb01 f404 	mul.w	r4, r1, r4

  osalDbgCheck(blocks < 0x1000000 / MMCSD_BLOCK_SIZE);

  sdcp->sdmmc->DTIMER = sdc_lld_get_timeout(sdcp, STM32_SDC_SDMMC_READ_TIMEOUT);
 80034d0:	6254      	str	r4, [r2, #36]	; 0x24

  /* Checks for errors and waits for the card to be ready for reading.*/
  if (_sdc_wait_for_transfer_state(sdcp))
 80034d2:	f7fd fd55 	bl	8000f80 <_sdc_wait_for_transfer_state>
 80034d6:	4681      	mov	r9, r0
 80034d8:	b110      	cbz	r0, 80034e0 <sdc_lld_read_aligned+0x40>
  return HAL_SUCCESS;

error:
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
  return HAL_FAILED;
}
 80034da:	4648      	mov	r0, r9
 80034dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 80034e0:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 80034e2:	2301      	movs	r3, #1
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 80034e4:	65a6      	str	r6, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 80034e6:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 80034e8:	f04f 33ff 	mov.w	r3, #4294967295
  if (sdc_lld_prepare_read(sdcp, startblk, blocks, sdcp->resp) == true)
 80034ec:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 80034ee:	63a3      	str	r3, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 80034f0:	f44f 7395 	mov.w	r3, #298	; 0x12a
 80034f4:	63e3      	str	r3, [r4, #60]	; 0x3c
  sdcp->sdmmc->DLEN  = blocks * MMCSD_BLOCK_SIZE;
 80034f6:	ea4f 2348 	mov.w	r3, r8, lsl #9
 80034fa:	62a3      	str	r3, [r4, #40]	; 0x28
  if (!(sdcp->cardmode & SDC_MODE_HIGH_CAPACITY))
 80034fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034fe:	06db      	lsls	r3, r3, #27
    startblk *= MMCSD_BLOCK_SIZE;
 8003500:	bf58      	it	pl
 8003502:	026d      	lslpl	r5, r5, #9
  if (n > 1U) {
 8003504:	f1b8 0f01 	cmp.w	r8, #1
  sdcp->sdmmc->ARG = arg;
 8003508:	60a5      	str	r5, [r4, #8]
  if (n > 1U) {
 800350a:	d924      	bls.n	8003556 <sdc_lld_read_aligned+0xb6>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800350c:	f241 1312 	movw	r3, #4370	; 0x1112
 8003510:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003512:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8003514:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8003518:	d0fb      	beq.n	8003512 <sdc_lld_read_aligned+0x72>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800351a:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800351e:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8003520:	d13f      	bne.n	80035a2 <sdc_lld_read_aligned+0x102>
  *resp = sdcp->sdmmc->RESP1;
 8003522:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8003524:	4d3a      	ldr	r5, [pc, #232]	; (8003610 <sdc_lld_read_aligned+0x170>)
  *resp = sdcp->sdmmc->RESP1;
 8003526:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8003528:	401d      	ands	r5, r3
 800352a:	2d00      	cmp	r5, #0
 800352c:	d13c      	bne.n	80035a8 <sdc_lld_read_aligned+0x108>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 800352e:	f242 0393 	movw	r3, #8339	; 0x2093
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8003532:	4632      	mov	r2, r6
 8003534:	4641      	mov	r1, r8
 8003536:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8003538:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 800353a:	f7ff fdf1 	bl	8003120 <sdc_lld_wait_transaction_end>
 800353e:	2800      	cmp	r0, #0
 8003540:	d0cb      	beq.n	80034da <sdc_lld_read_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 8003542:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 8003544:	4638      	mov	r0, r7
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
 8003546:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sta                   = sdcp->sdmmc->STA;
 8003548:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 800354a:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 800354c:	6525      	str	r5, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 800354e:	62e5      	str	r5, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8003550:	f7ff fdc6 	bl	80030e0 <sdc_lld_collect_errors>
  if (n > 1U) {
 8003554:	e030      	b.n	80035b8 <sdc_lld_read_aligned+0x118>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003556:	f241 1311 	movw	r3, #4369	; 0x1111
 800355a:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800355c:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 800355e:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8003562:	d0fb      	beq.n	800355c <sdc_lld_read_aligned+0xbc>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8003564:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003568:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800356a:	d139      	bne.n	80035e0 <sdc_lld_read_aligned+0x140>
  *resp = sdcp->sdmmc->RESP1;
 800356c:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 800356e:	4d28      	ldr	r5, [pc, #160]	; (8003610 <sdc_lld_read_aligned+0x170>)
  *resp = sdcp->sdmmc->RESP1;
 8003570:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8003572:	401d      	ands	r5, r3
 8003574:	2d00      	cmp	r5, #0
 8003576:	d136      	bne.n	80035e6 <sdc_lld_read_aligned+0x146>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8003578:	f242 0393 	movw	r3, #8339	; 0x2093
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 800357c:	4632      	mov	r2, r6
 800357e:	4641      	mov	r1, r8
 8003580:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8003582:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8003584:	f7ff fdcc 	bl	8003120 <sdc_lld_wait_transaction_end>
 8003588:	4603      	mov	r3, r0
 800358a:	2800      	cmp	r0, #0
 800358c:	d0a5      	beq.n	80034da <sdc_lld_read_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 800358e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 8003590:	4638      	mov	r0, r7
  return HAL_FAILED;
 8003592:	4699      	mov	r9, r3
  sta                   = sdcp->sdmmc->STA;
 8003594:	6b51      	ldr	r1, [r2, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 8003596:	6391      	str	r1, [r2, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8003598:	6515      	str	r5, [r2, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 800359a:	62d5      	str	r5, [r2, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 800359c:	f7ff fda0 	bl	80030e0 <sdc_lld_collect_errors>
  if (n > 1U) {
 80035a0:	e79b      	b.n	80034da <sdc_lld_read_aligned+0x3a>
    sdc_lld_collect_errors(sdcp, sta);
 80035a2:	4638      	mov	r0, r7
 80035a4:	f7ff fd9c 	bl	80030e0 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 80035a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 80035aa:	2300      	movs	r3, #0
  sdc_lld_collect_errors(sdcp, sta);
 80035ac:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 80035ae:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 80035b0:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 80035b2:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 80035b4:	f7ff fd94 	bl	80030e0 <sdc_lld_collect_errors>
  sdcp->sdmmc->ARG = arg;
 80035b8:	2200      	movs	r2, #0
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80035ba:	f241 130c 	movw	r3, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 80035be:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80035c0:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80035c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 80035c4:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 80035c8:	d0fb      	beq.n	80035c2 <sdc_lld_read_aligned+0x122>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80035ca:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80035ce:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80035d0:	d116      	bne.n	8003600 <sdc_lld_read_aligned+0x160>
  *resp = sdcp->sdmmc->RESP1;
 80035d2:	6963      	ldr	r3, [r4, #20]
  return HAL_FAILED;
 80035d4:	f04f 0901 	mov.w	r9, #1
  *resp = sdcp->sdmmc->RESP1;
 80035d8:	6033      	str	r3, [r6, #0]
}
 80035da:	4648      	mov	r0, r9
 80035dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80035e0:	4638      	mov	r0, r7
 80035e2:	f7ff fd7d 	bl	80030e0 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 80035e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 80035e8:	2300      	movs	r3, #0
  return HAL_FAILED;
 80035ea:	f04f 0901 	mov.w	r9, #1
  sdc_lld_collect_errors(sdcp, sta);
 80035ee:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 80035f0:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 80035f2:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 80035f4:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 80035f6:	f7ff fd73 	bl	80030e0 <sdc_lld_collect_errors>
}
 80035fa:	4648      	mov	r0, r9
 80035fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8003600:	4638      	mov	r0, r7
  return HAL_FAILED;
 8003602:	f04f 0901 	mov.w	r9, #1
    sdc_lld_collect_errors(sdcp, sta);
 8003606:	f7ff fd6b 	bl	80030e0 <sdc_lld_collect_errors>
    return HAL_FAILED;
 800360a:	e766      	b.n	80034da <sdc_lld_read_aligned+0x3a>
 800360c:	10624dd3 	.word	0x10624dd3
 8003610:	fdffe008 	.word	0xfdffe008
	...

08003620 <sdc_lld_write_aligned>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_write_aligned(SDCDriver *sdcp, uint32_t startblk,
                           const uint8_t *buf, uint32_t blocks) {
 8003620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003624:	4616      	mov	r6, r2
 8003626:	4698      	mov	r8, r3
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8003628:	f8df c160 	ldr.w	ip, [pc, #352]	; 800378c <sdc_lld_write_aligned+0x16c>
                           const uint8_t *buf, uint32_t blocks) {
 800362c:	460d      	mov	r5, r1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 800362e:	f242 7110 	movw	r1, #10000	; 0x2710
                           const uint8_t *buf, uint32_t blocks) {
 8003632:	4607      	mov	r7, r0
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8003634:	e9d0 2411 	ldrd	r2, r4, [r0, #68]	; 0x44
  uint32_t div = (sdcp->sdmmc->CLKCR & SDMMC_CLKCR_CLKDIV_Msk) + 1U;
 8003638:	6853      	ldr	r3, [r2, #4]
 800363a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800363e:	3301      	adds	r3, #1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8003640:	005b      	lsls	r3, r3, #1
 8003642:	fbb4 f4f3 	udiv	r4, r4, r3
 8003646:	fbac c404 	umull	ip, r4, ip, r4
 800364a:	09a4      	lsrs	r4, r4, #6
 800364c:	fb01 f404 	mul.w	r4, r1, r4

  osalDbgCheck(blocks < 0x1000000 / MMCSD_BLOCK_SIZE);

  sdcp->sdmmc->DTIMER = sdc_lld_get_timeout(sdcp, STM32_SDC_SDMMC_WRITE_TIMEOUT);
 8003650:	6254      	str	r4, [r2, #36]	; 0x24

  /* Checks for errors and waits for the card to be ready for writing.*/
  if (_sdc_wait_for_transfer_state(sdcp))
 8003652:	f7fd fc95 	bl	8000f80 <_sdc_wait_for_transfer_state>
 8003656:	4681      	mov	r9, r0
 8003658:	b110      	cbz	r0, 8003660 <sdc_lld_write_aligned+0x40>
  return HAL_SUCCESS;

error:
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
  return HAL_FAILED;
}
 800365a:	4648      	mov	r0, r9
 800365c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8003660:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8003662:	2301      	movs	r3, #1
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8003664:	65a6      	str	r6, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8003666:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8003668:	f04f 33ff 	mov.w	r3, #4294967295
  if (sdc_lld_prepare_write(sdcp, startblk, blocks, sdcp->resp) == true)
 800366c:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 800366e:	63a3      	str	r3, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 8003670:	f44f 738d 	mov.w	r3, #282	; 0x11a
 8003674:	63e3      	str	r3, [r4, #60]	; 0x3c
  sdcp->sdmmc->DLEN  = blocks * MMCSD_BLOCK_SIZE;
 8003676:	ea4f 2348 	mov.w	r3, r8, lsl #9
 800367a:	62a3      	str	r3, [r4, #40]	; 0x28
  if (!(sdcp->cardmode & SDC_MODE_HIGH_CAPACITY))
 800367c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800367e:	06db      	lsls	r3, r3, #27
    startblk *= MMCSD_BLOCK_SIZE;
 8003680:	bf58      	it	pl
 8003682:	026d      	lslpl	r5, r5, #9
  if (n > 1U) {
 8003684:	f1b8 0f01 	cmp.w	r8, #1
  sdcp->sdmmc->ARG = arg;
 8003688:	60a5      	str	r5, [r4, #8]
  if (n > 1U) {
 800368a:	d924      	bls.n	80036d6 <sdc_lld_write_aligned+0xb6>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800368c:	f241 1319 	movw	r3, #4377	; 0x1119
 8003690:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003692:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8003694:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8003698:	d0fb      	beq.n	8003692 <sdc_lld_write_aligned+0x72>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800369a:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800369e:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80036a0:	d13f      	bne.n	8003722 <sdc_lld_write_aligned+0x102>
  *resp = sdcp->sdmmc->RESP1;
 80036a2:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 80036a4:	4d3a      	ldr	r5, [pc, #232]	; (8003790 <sdc_lld_write_aligned+0x170>)
  *resp = sdcp->sdmmc->RESP1;
 80036a6:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 80036a8:	401d      	ands	r5, r3
 80036aa:	2d00      	cmp	r5, #0
 80036ac:	d13c      	bne.n	8003728 <sdc_lld_write_aligned+0x108>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 80036ae:	f242 0391 	movw	r3, #8337	; 0x2091
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 80036b2:	4632      	mov	r2, r6
 80036b4:	4641      	mov	r1, r8
 80036b6:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 80036b8:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 80036ba:	f7ff fd31 	bl	8003120 <sdc_lld_wait_transaction_end>
 80036be:	2800      	cmp	r0, #0
 80036c0:	d0cb      	beq.n	800365a <sdc_lld_write_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 80036c2:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 80036c4:	4638      	mov	r0, r7
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
 80036c6:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sta                   = sdcp->sdmmc->STA;
 80036c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 80036ca:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 80036cc:	6525      	str	r5, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 80036ce:	62e5      	str	r5, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 80036d0:	f7ff fd06 	bl	80030e0 <sdc_lld_collect_errors>
  if (n > 1U) {
 80036d4:	e030      	b.n	8003738 <sdc_lld_write_aligned+0x118>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80036d6:	f241 1318 	movw	r3, #4376	; 0x1118
 80036da:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80036dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 80036de:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 80036e2:	d0fb      	beq.n	80036dc <sdc_lld_write_aligned+0xbc>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80036e4:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80036e8:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80036ea:	d139      	bne.n	8003760 <sdc_lld_write_aligned+0x140>
  *resp = sdcp->sdmmc->RESP1;
 80036ec:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 80036ee:	4d28      	ldr	r5, [pc, #160]	; (8003790 <sdc_lld_write_aligned+0x170>)
  *resp = sdcp->sdmmc->RESP1;
 80036f0:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 80036f2:	401d      	ands	r5, r3
 80036f4:	2d00      	cmp	r5, #0
 80036f6:	d136      	bne.n	8003766 <sdc_lld_write_aligned+0x146>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 80036f8:	f242 0391 	movw	r3, #8337	; 0x2091
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 80036fc:	4632      	mov	r2, r6
 80036fe:	4641      	mov	r1, r8
 8003700:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 8003702:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8003704:	f7ff fd0c 	bl	8003120 <sdc_lld_wait_transaction_end>
 8003708:	4603      	mov	r3, r0
 800370a:	2800      	cmp	r0, #0
 800370c:	d0a5      	beq.n	800365a <sdc_lld_write_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 800370e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 8003710:	4638      	mov	r0, r7
  return HAL_FAILED;
 8003712:	4699      	mov	r9, r3
  sta                   = sdcp->sdmmc->STA;
 8003714:	6b51      	ldr	r1, [r2, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 8003716:	6391      	str	r1, [r2, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8003718:	6515      	str	r5, [r2, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 800371a:	62d5      	str	r5, [r2, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 800371c:	f7ff fce0 	bl	80030e0 <sdc_lld_collect_errors>
  if (n > 1U) {
 8003720:	e79b      	b.n	800365a <sdc_lld_write_aligned+0x3a>
    sdc_lld_collect_errors(sdcp, sta);
 8003722:	4638      	mov	r0, r7
 8003724:	f7ff fcdc 	bl	80030e0 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 8003728:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 800372a:	2300      	movs	r3, #0
  sdc_lld_collect_errors(sdcp, sta);
 800372c:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 800372e:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8003730:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 8003732:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8003734:	f7ff fcd4 	bl	80030e0 <sdc_lld_collect_errors>
  sdcp->sdmmc->ARG = arg;
 8003738:	2200      	movs	r2, #0
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800373a:	f241 130c 	movw	r3, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 800373e:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003740:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003742:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8003744:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8003748:	d0fb      	beq.n	8003742 <sdc_lld_write_aligned+0x122>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800374a:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800374e:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8003750:	d116      	bne.n	8003780 <sdc_lld_write_aligned+0x160>
  *resp = sdcp->sdmmc->RESP1;
 8003752:	6963      	ldr	r3, [r4, #20]
  return HAL_FAILED;
 8003754:	f04f 0901 	mov.w	r9, #1
  *resp = sdcp->sdmmc->RESP1;
 8003758:	6033      	str	r3, [r6, #0]
}
 800375a:	4648      	mov	r0, r9
 800375c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8003760:	4638      	mov	r0, r7
 8003762:	f7ff fcbd 	bl	80030e0 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 8003766:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 8003768:	2300      	movs	r3, #0
  return HAL_FAILED;
 800376a:	f04f 0901 	mov.w	r9, #1
  sdc_lld_collect_errors(sdcp, sta);
 800376e:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 8003770:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8003772:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 8003774:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8003776:	f7ff fcb3 	bl	80030e0 <sdc_lld_collect_errors>
}
 800377a:	4648      	mov	r0, r9
 800377c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8003780:	4638      	mov	r0, r7
  return HAL_FAILED;
 8003782:	f04f 0901 	mov.w	r9, #1
    sdc_lld_collect_errors(sdcp, sta);
 8003786:	f7ff fcab 	bl	80030e0 <sdc_lld_collect_errors>
    return HAL_FAILED;
 800378a:	e766      	b.n	800365a <sdc_lld_write_aligned+0x3a>
 800378c:	10624dd3 	.word	0x10624dd3
 8003790:	fdffe008 	.word	0xfdffe008
	...

080037a0 <sdc_lld_read>:
 */
bool sdc_lld_read(SDCDriver *sdcp, uint32_t startblk,
                  uint8_t *buf, uint32_t blocks) {

#if STM32_SDC_SDMMC_UNALIGNED_SUPPORT
  if (((unsigned)buf & 3U) != 0U) {
 80037a0:	f012 0f03 	tst.w	r2, #3
 80037a4:	d022      	beq.n	80037ec <sdc_lld_read+0x4c>
                  uint8_t *buf, uint32_t blocks) {
 80037a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037aa:	461f      	mov	r7, r3
    uint32_t i;
    for (i = 0U; i < blocks; i++) {
 80037ac:	b1d3      	cbz	r3, 80037e4 <sdc_lld_read+0x44>
 80037ae:	4606      	mov	r6, r0
 80037b0:	4615      	mov	r5, r2
 80037b2:	460c      	mov	r4, r1
 80037b4:	440f      	add	r7, r1
 80037b6:	e004      	b.n	80037c2 <sdc_lld_read+0x22>
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
        return HAL_FAILED;
      }
      memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
 80037b8:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
 80037ba:	f7fc fe17 	bl	80003ec <memcpy>
    for (i = 0U; i < blocks; i++) {
 80037be:	42a7      	cmp	r7, r4
 80037c0:	d010      	beq.n	80037e4 <sdc_lld_read+0x44>
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
 80037c2:	4621      	mov	r1, r4
 80037c4:	2301      	movs	r3, #1
 80037c6:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 80037c8:	4630      	mov	r0, r6
 80037ca:	f7ff fe69 	bl	80034a0 <sdc_lld_read_aligned>
      memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
 80037ce:	f44f 7200 	mov.w	r2, #512	; 0x200
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
 80037d2:	4603      	mov	r3, r0
      buf += MMCSD_BLOCK_SIZE;
      startblk++;
 80037d4:	3401      	adds	r4, #1
      memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
 80037d6:	4628      	mov	r0, r5
      buf += MMCSD_BLOCK_SIZE;
 80037d8:	4415      	add	r5, r2
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d0ec      	beq.n	80037b8 <sdc_lld_read+0x18>
  }
#else /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  osalDbgAssert((((unsigned)buf & 3U) == 0U), "unaligned buffer");
#endif /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  return sdc_lld_read_aligned(sdcp, startblk, buf, blocks);
}
 80037de:	4618      	mov	r0, r3
 80037e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_SUCCESS;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return sdc_lld_read_aligned(sdcp, startblk, buf, blocks);
 80037ec:	f7ff be58 	b.w	80034a0 <sdc_lld_read_aligned>

080037f0 <sdc_lld_write>:
 */
bool sdc_lld_write(SDCDriver *sdcp, uint32_t startblk,
                   const uint8_t *buf, uint32_t blocks) {

#if STM32_SDC_SDMMC_UNALIGNED_SUPPORT
  if (((unsigned)buf & 3U) != 0U) {
 80037f0:	f012 0f03 	tst.w	r2, #3
 80037f4:	d01f      	beq.n	8003836 <sdc_lld_write+0x46>
                   const uint8_t *buf, uint32_t blocks) {
 80037f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037fa:	461f      	mov	r7, r3
    uint32_t i;
    for (i = 0U; i < blocks; i++) {
 80037fc:	b1c3      	cbz	r3, 8003830 <sdc_lld_write+0x40>
 80037fe:	4606      	mov	r6, r0
 8003800:	4615      	mov	r5, r2
 8003802:	460c      	mov	r4, r1
 8003804:	440f      	add	r7, r1
 8003806:	e001      	b.n	800380c <sdc_lld_write+0x1c>
 8003808:	42a7      	cmp	r7, r4
 800380a:	d011      	beq.n	8003830 <sdc_lld_write+0x40>
      memcpy(sdcp->buf, buf, MMCSD_BLOCK_SIZE);
 800380c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003810:	4629      	mov	r1, r5
 8003812:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
      buf += MMCSD_BLOCK_SIZE;
 8003814:	4415      	add	r5, r2
      memcpy(sdcp->buf, buf, MMCSD_BLOCK_SIZE);
 8003816:	f7fc fde9 	bl	80003ec <memcpy>
      if (sdc_lld_write_aligned(sdcp, startblk, sdcp->buf, 1))
 800381a:	4621      	mov	r1, r4
 800381c:	2301      	movs	r3, #1
 800381e:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 8003820:	4630      	mov	r0, r6
        return HAL_FAILED;
      startblk++;
 8003822:	3401      	adds	r4, #1
      if (sdc_lld_write_aligned(sdcp, startblk, sdcp->buf, 1))
 8003824:	f7ff fefc 	bl	8003620 <sdc_lld_write_aligned>
 8003828:	2800      	cmp	r0, #0
 800382a:	d0ed      	beq.n	8003808 <sdc_lld_write+0x18>
  }
#else /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  osalDbgAssert((((unsigned)buf & 3U) == 0U), "unaligned buffer");
#endif /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  return sdc_lld_write_aligned(sdcp, startblk, buf, blocks);
}
 800382c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_SUCCESS;
 8003830:	2000      	movs	r0, #0
}
 8003832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return sdc_lld_write_aligned(sdcp, startblk, buf, blocks);
 8003836:	f7ff bef3 	b.w	8003620 <sdc_lld_write_aligned>
 800383a:	bf00      	nop
 800383c:	0000      	movs	r0, r0
	...

08003840 <sdc_lld_sync>:
bool sdc_lld_sync(SDCDriver *sdcp) {

  /* CHTODO: Implement.*/
  (void)sdcp;
  return HAL_SUCCESS;
}
 8003840:	2000      	movs	r0, #0
 8003842:	4770      	bx	lr
	...

08003850 <sdc_lld_serve_interrupt>:
 8003850:	2330      	movs	r3, #48	; 0x30
/**
 * @brief   Shared service routine.
 *
 * @param[in] sdcp      pointer to the @p SDCDriver object
 */
void sdc_lld_serve_interrupt(SDCDriver *sdcp) {
 8003852:	b510      	push	{r4, lr}
 8003854:	f383 8811 	msr	BASEPRI, r3

  osalSysLockFromISR();

  /* Disables the source but the status flags are not reset because the
     read/write functions needs to check them.*/
  sdcp->sdmmc->MASK = 0U;
 8003858:	2400      	movs	r4, #0
 800385a:	6c43      	ldr	r3, [r0, #68]	; 0x44
  chThdResumeI(trp, msg);
 800385c:	3040      	adds	r0, #64	; 0x40
 800385e:	4621      	mov	r1, r4
 8003860:	63dc      	str	r4, [r3, #60]	; 0x3c
 8003862:	f001 f9ed 	bl	8004c40 <chThdResumeI>
 8003866:	f384 8811 	msr	BASEPRI, r4
  osalThreadResumeI(&sdcp->thread, MSG_OK);

  osalSysUnlockFromISR();
}
 800386a:	bd10      	pop	{r4, pc}
 800386c:	0000      	movs	r0, r0
	...

08003870 <spi_lld_configure.isra.0>:
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 8003870:	2200      	movs	r2, #0
  spip->spi->CR2  = 0U;
  spip->spi->IER  = SPI_IER_OVRIE;
  spip->spi->IFCR = 0xFFFFFFFFU;
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8003872:	4b12      	ldr	r3, [pc, #72]	; (80038bc <spi_lld_configure.isra.0+0x4c>)
  spip->spi->CR1  = 0U;
 8003874:	600a      	str	r2, [r1, #0]
  spip->spi->CR2  = 0U;
 8003876:	604a      	str	r2, [r1, #4]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8003878:	6942      	ldr	r2, [r0, #20]
static void spi_lld_configure(SPIDriver *spip) {
 800387a:	b410      	push	{r4}
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 800387c:	4013      	ands	r3, r2
  spip->spi->IER  = SPI_IER_OVRIE;
 800387e:	2440      	movs	r4, #64	; 0x40
  if (spip->config->slave) {
 8003880:	7842      	ldrb	r2, [r0, #1]
  spip->spi->IER  = SPI_IER_OVRIE;
 8003882:	610c      	str	r4, [r1, #16]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8003884:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->IFCR = 0xFFFFFFFFU;
 8003888:	f04f 34ff 	mov.w	r4, #4294967295
 800388c:	618c      	str	r4, [r1, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 800388e:	608b      	str	r3, [r1, #8]
  if (spip->config->slave) {
 8003890:	b142      	cbz	r2, 80038a4 <spi_lld_configure.isra.0+0x34>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8003892:	6983      	ldr	r3, [r0, #24]
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
}
 8003894:	bc10      	pop	{r4}
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8003896:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 800389a:	60cb      	str	r3, [r1, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 800389c:	f240 1301 	movw	r3, #257	; 0x101
 80038a0:	600b      	str	r3, [r1, #0]
}
 80038a2:	4770      	bx	lr
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 80038a4:	6982      	ldr	r2, [r0, #24]
 80038a6:	4b06      	ldr	r3, [pc, #24]	; (80038c0 <spi_lld_configure.isra.0+0x50>)
}
 80038a8:	bc10      	pop	{r4}
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 80038aa:	4013      	ands	r3, r2
 80038ac:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 80038b0:	60cb      	str	r3, [r1, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 80038b2:	f240 1301 	movw	r3, #257	; 0x101
 80038b6:	600b      	str	r3, [r1, #0]
}
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	ffff3e1f 	.word	0xffff3e1f
 80038c0:	dfb9ffff 	.word	0xdfb9ffff
	...

080038d0 <spi_lld_stop_abort>:
 */
static void spi_lld_stop_abort(SPIDriver *spip) {

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 80038d0:	f890 3020 	ldrb.w	r3, [r0, #32]
static void spi_lld_stop_abort(SPIDriver *spip) {
 80038d4:	b410      	push	{r4}
  if (spip->is_bdma)
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d034      	beq.n	8003944 <spi_lld_stop_abort+0x74>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 80038da:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80038dc:	e9d3 4100 	ldrd	r4, r1, [r3]
 80038e0:	680a      	ldr	r2, [r1, #0]
 80038e2:	f022 020f 	bic.w	r2, r2, #15
 80038e6:	600a      	str	r2, [r1, #0]
 80038e8:	7a19      	ldrb	r1, [r3, #8]
 80038ea:	230e      	movs	r3, #14
    bdmaStreamDisable(spip->rx.bdma);
 80038ec:	6a42      	ldr	r2, [r0, #36]	; 0x24
    bdmaStreamDisable(spip->tx.bdma);
 80038ee:	fa03 f101 	lsl.w	r1, r3, r1
 80038f2:	6061      	str	r1, [r4, #4]
    bdmaStreamDisable(spip->rx.bdma);
 80038f4:	6854      	ldr	r4, [r2, #4]
 80038f6:	6821      	ldr	r1, [r4, #0]
 80038f8:	f021 010f 	bic.w	r1, r1, #15
 80038fc:	6021      	str	r1, [r4, #0]
 80038fe:	7a11      	ldrb	r1, [r2, #8]
 8003900:	6812      	ldr	r2, [r2, #0]
 8003902:	408b      	lsls	r3, r1
 8003904:	6053      	str	r3, [r2, #4]
     in a clean state.*/
  if (false) {
  }

#if STM32_SPI_USE_SPI1
  else if (&SPID1 == spip) {
 8003906:	4b47      	ldr	r3, [pc, #284]	; (8003a24 <spi_lld_stop_abort+0x154>)
 8003908:	4298      	cmp	r0, r3
 800390a:	d03a      	beq.n	8003982 <spi_lld_stop_abort+0xb2>
    rccResetSPI1();
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 800390c:	4b46      	ldr	r3, [pc, #280]	; (8003a28 <spi_lld_stop_abort+0x158>)
 800390e:	4298      	cmp	r0, r3
 8003910:	d04b      	beq.n	80039aa <spi_lld_stop_abort+0xda>
    rccResetSPI2();
  }
#endif

#if STM32_SPI_USE_SPI3
  else if (&SPID3 == spip) {
 8003912:	4b46      	ldr	r3, [pc, #280]	; (8003a2c <spi_lld_stop_abort+0x15c>)
 8003914:	4298      	cmp	r0, r3
 8003916:	d05c      	beq.n	80039d2 <spi_lld_stop_abort+0x102>
    rccResetSPI4();
  }
#endif

#if STM32_SPI_USE_SPI5
  else if (&SPID5 == spip) {
 8003918:	4b45      	ldr	r3, [pc, #276]	; (8003a30 <spi_lld_stop_abort+0x160>)
 800391a:	4298      	cmp	r0, r3
 800391c:	d06d      	beq.n	80039fa <spi_lld_stop_abort+0x12a>
    rccResetSPI5();
  }
#endif

#if STM32_SPI_USE_SPI6
  else if (&SPID6 == spip) {
 800391e:	4b45      	ldr	r3, [pc, #276]	; (8003a34 <spi_lld_stop_abort+0x164>)
 8003920:	4298      	cmp	r0, r3
 8003922:	d151      	bne.n	80039c8 <spi_lld_stop_abort+0xf8>
  RCC->APB4RSTR |= mask;
 8003924:	4b44      	ldr	r3, [pc, #272]	; (8003a38 <spi_lld_stop_abort+0x168>)
 8003926:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800392a:	f042 0220 	orr.w	r2, r2, #32
 800392e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8003932:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8003936:	f022 0220 	bic.w	r2, r2, #32
 800393a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 800393e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8003942:	e041      	b.n	80039c8 <spi_lld_stop_abort+0xf8>
    dmaStreamDisable(spip->tx.dma);
 8003944:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003946:	6822      	ldr	r2, [r4, #0]
 8003948:	6813      	ldr	r3, [r2, #0]
 800394a:	f023 031f 	bic.w	r3, r3, #31
 800394e:	6013      	str	r3, [r2, #0]
 8003950:	6813      	ldr	r3, [r2, #0]
 8003952:	07d9      	lsls	r1, r3, #31
 8003954:	d4fc      	bmi.n	8003950 <spi_lld_stop_abort+0x80>
 8003956:	7b22      	ldrb	r2, [r4, #12]
 8003958:	233d      	movs	r3, #61	; 0x3d
    dmaStreamDisable(spip->rx.dma);
 800395a:	6a41      	ldr	r1, [r0, #36]	; 0x24
    dmaStreamDisable(spip->tx.dma);
 800395c:	4093      	lsls	r3, r2
 800395e:	6864      	ldr	r4, [r4, #4]
    dmaStreamDisable(spip->rx.dma);
 8003960:	680a      	ldr	r2, [r1, #0]
    dmaStreamDisable(spip->tx.dma);
 8003962:	6023      	str	r3, [r4, #0]
    dmaStreamDisable(spip->rx.dma);
 8003964:	6813      	ldr	r3, [r2, #0]
 8003966:	f023 031f 	bic.w	r3, r3, #31
 800396a:	6013      	str	r3, [r2, #0]
 800396c:	6813      	ldr	r3, [r2, #0]
 800396e:	07db      	lsls	r3, r3, #31
 8003970:	d4fc      	bmi.n	800396c <spi_lld_stop_abort+0x9c>
 8003972:	7b0c      	ldrb	r4, [r1, #12]
 8003974:	233d      	movs	r3, #61	; 0x3d
 8003976:	684a      	ldr	r2, [r1, #4]
 8003978:	40a3      	lsls	r3, r4
 800397a:	6013      	str	r3, [r2, #0]
  else if (&SPID1 == spip) {
 800397c:	4b29      	ldr	r3, [pc, #164]	; (8003a24 <spi_lld_stop_abort+0x154>)
 800397e:	4298      	cmp	r0, r3
 8003980:	d1c4      	bne.n	800390c <spi_lld_stop_abort+0x3c>
  RCC->APB2RSTR |= mask;
 8003982:	4b2d      	ldr	r3, [pc, #180]	; (8003a38 <spi_lld_stop_abort+0x168>)
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 8003984:	69c1      	ldr	r1, [r0, #28]
 8003986:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800398a:	6840      	ldr	r0, [r0, #4]
 800398c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
}
 8003990:	bc10      	pop	{r4}
 8003992:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8003996:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800399a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800399e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 80039a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  spi_lld_configure(spip);
 80039a6:	f7ff bf63 	b.w	8003870 <spi_lld_configure.isra.0>
  RCC->APB1LRSTR |= mask;
 80039aa:	4b23      	ldr	r3, [pc, #140]	; (8003a38 <spi_lld_stop_abort+0x168>)
 80039ac:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80039b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80039b4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 80039b8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80039bc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80039c0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 80039c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039c8:	69c1      	ldr	r1, [r0, #28]
}
 80039ca:	bc10      	pop	{r4}
  spi_lld_configure(spip);
 80039cc:	6840      	ldr	r0, [r0, #4]
 80039ce:	f7ff bf4f 	b.w	8003870 <spi_lld_configure.isra.0>
  RCC->APB1LRSTR |= mask;
 80039d2:	4b19      	ldr	r3, [pc, #100]	; (8003a38 <spi_lld_stop_abort+0x168>)
 80039d4:	69c1      	ldr	r1, [r0, #28]
 80039d6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80039da:	6840      	ldr	r0, [r0, #4]
 80039dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
}
 80039e0:	bc10      	pop	{r4}
 80039e2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 80039e6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80039ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80039ee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 80039f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
  spi_lld_configure(spip);
 80039f6:	f7ff bf3b 	b.w	8003870 <spi_lld_configure.isra.0>
  RCC->APB2RSTR |= mask;
 80039fa:	4b0f      	ldr	r3, [pc, #60]	; (8003a38 <spi_lld_stop_abort+0x168>)
 80039fc:	69c1      	ldr	r1, [r0, #28]
 80039fe:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003a02:	6840      	ldr	r0, [r0, #4]
 8003a04:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
}
 8003a08:	bc10      	pop	{r4}
 8003a0a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8003a0e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003a12:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003a16:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8003a1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  spi_lld_configure(spip);
 8003a1e:	f7ff bf27 	b.w	8003870 <spi_lld_configure.isra.0>
 8003a22:	bf00      	nop
 8003a24:	24000214 	.word	0x24000214
 8003a28:	24000250 	.word	0x24000250
 8003a2c:	2400028c 	.word	0x2400028c
 8003a30:	240002c8 	.word	0x240002c8
 8003a34:	24000304 	.word	0x24000304
 8003a38:	58024400 	.word	0x58024400
 8003a3c:	00000000 	.word	0x00000000

08003a40 <VectorCC>:
/**
 * @brief   SPI1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI1_HANDLER) {
 8003a40:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003a42:	4c16      	ldr	r4, [pc, #88]	; (8003a9c <VectorCC+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003a44:	4816      	ldr	r0, [pc, #88]	; (8003aa0 <VectorCC+0x60>)
 8003a46:	f000 fd4b 	bl	80044e0 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8003a4a:	69e2      	ldr	r2, [r4, #28]
 8003a4c:	6953      	ldr	r3, [r2, #20]
 8003a4e:	6911      	ldr	r1, [r2, #16]
 8003a50:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003a52:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003a54:	065b      	lsls	r3, r3, #25
 8003a56:	d406      	bmi.n	8003a66 <VectorCC+0x26>

  spi_lld_serve_interrupt(&SPID1);

  OSAL_IRQ_EPILOGUE();
 8003a58:	4811      	ldr	r0, [pc, #68]	; (8003aa0 <VectorCC+0x60>)
 8003a5a:	f000 fd59 	bl	8004510 <__trace_isr_leave>
}
 8003a5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003a62:	f001 bb25 	b.w	80050b0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003a66:	4620      	mov	r0, r4
 8003a68:	f7ff ff32 	bl	80038d0 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003a6c:	6863      	ldr	r3, [r4, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	b10b      	cbz	r3, 8003a76 <VectorCC+0x36>
 8003a72:	4620      	mov	r0, r4
 8003a74:	4798      	blx	r3
 8003a76:	2330      	movs	r3, #48	; 0x30
 8003a78:	f383 8811 	msr	BASEPRI, r3
 8003a7c:	f06f 0112 	mvn.w	r1, #18
 8003a80:	4808      	ldr	r0, [pc, #32]	; (8003aa4 <VectorCC+0x64>)
 8003a82:	f001 f8dd 	bl	8004c40 <chThdResumeI>
 8003a86:	2300      	movs	r3, #0
 8003a88:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8003a8c:	4804      	ldr	r0, [pc, #16]	; (8003aa0 <VectorCC+0x60>)
 8003a8e:	f000 fd3f 	bl	8004510 <__trace_isr_leave>
}
 8003a92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003a96:	f001 bb0b 	b.w	80050b0 <__port_irq_epilogue>
 8003a9a:	bf00      	nop
 8003a9c:	24000214 	.word	0x24000214
 8003aa0:	08005d80 	.word	0x08005d80
 8003aa4:	2400021c 	.word	0x2400021c
	...

08003ab0 <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 8003ab0:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003ab2:	4c16      	ldr	r4, [pc, #88]	; (8003b0c <VectorD0+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003ab4:	4816      	ldr	r0, [pc, #88]	; (8003b10 <VectorD0+0x60>)
 8003ab6:	f000 fd13 	bl	80044e0 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8003aba:	69e2      	ldr	r2, [r4, #28]
 8003abc:	6953      	ldr	r3, [r2, #20]
 8003abe:	6911      	ldr	r1, [r2, #16]
 8003ac0:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003ac2:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003ac4:	065b      	lsls	r3, r3, #25
 8003ac6:	d406      	bmi.n	8003ad6 <VectorD0+0x26>

  spi_lld_serve_interrupt(&SPID2);

  OSAL_IRQ_EPILOGUE();
 8003ac8:	4811      	ldr	r0, [pc, #68]	; (8003b10 <VectorD0+0x60>)
 8003aca:	f000 fd21 	bl	8004510 <__trace_isr_leave>
}
 8003ace:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003ad2:	f001 baed 	b.w	80050b0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003ad6:	4620      	mov	r0, r4
 8003ad8:	f7ff fefa 	bl	80038d0 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003adc:	6863      	ldr	r3, [r4, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	b10b      	cbz	r3, 8003ae6 <VectorD0+0x36>
 8003ae2:	4620      	mov	r0, r4
 8003ae4:	4798      	blx	r3
 8003ae6:	2330      	movs	r3, #48	; 0x30
 8003ae8:	f383 8811 	msr	BASEPRI, r3
 8003aec:	f06f 0112 	mvn.w	r1, #18
 8003af0:	4808      	ldr	r0, [pc, #32]	; (8003b14 <VectorD0+0x64>)
 8003af2:	f001 f8a5 	bl	8004c40 <chThdResumeI>
 8003af6:	2300      	movs	r3, #0
 8003af8:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8003afc:	4804      	ldr	r0, [pc, #16]	; (8003b10 <VectorD0+0x60>)
 8003afe:	f000 fd07 	bl	8004510 <__trace_isr_leave>
}
 8003b02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003b06:	f001 bad3 	b.w	80050b0 <__port_irq_epilogue>
 8003b0a:	bf00      	nop
 8003b0c:	24000250 	.word	0x24000250
 8003b10:	08005d74 	.word	0x08005d74
 8003b14:	24000258 	.word	0x24000258
	...

08003b20 <Vector10C>:
/**
 * @brief   SPI3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI3_HANDLER) {
 8003b20:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003b22:	4c16      	ldr	r4, [pc, #88]	; (8003b7c <Vector10C+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003b24:	4816      	ldr	r0, [pc, #88]	; (8003b80 <Vector10C+0x60>)
 8003b26:	f000 fcdb 	bl	80044e0 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8003b2a:	69e2      	ldr	r2, [r4, #28]
 8003b2c:	6953      	ldr	r3, [r2, #20]
 8003b2e:	6911      	ldr	r1, [r2, #16]
 8003b30:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003b32:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003b34:	065b      	lsls	r3, r3, #25
 8003b36:	d406      	bmi.n	8003b46 <Vector10C+0x26>

  spi_lld_serve_interrupt(&SPID3);

  OSAL_IRQ_EPILOGUE();
 8003b38:	4811      	ldr	r0, [pc, #68]	; (8003b80 <Vector10C+0x60>)
 8003b3a:	f000 fce9 	bl	8004510 <__trace_isr_leave>
}
 8003b3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003b42:	f001 bab5 	b.w	80050b0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003b46:	4620      	mov	r0, r4
 8003b48:	f7ff fec2 	bl	80038d0 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003b4c:	6863      	ldr	r3, [r4, #4]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	b10b      	cbz	r3, 8003b56 <Vector10C+0x36>
 8003b52:	4620      	mov	r0, r4
 8003b54:	4798      	blx	r3
 8003b56:	2330      	movs	r3, #48	; 0x30
 8003b58:	f383 8811 	msr	BASEPRI, r3
 8003b5c:	f06f 0112 	mvn.w	r1, #18
 8003b60:	4808      	ldr	r0, [pc, #32]	; (8003b84 <Vector10C+0x64>)
 8003b62:	f001 f86d 	bl	8004c40 <chThdResumeI>
 8003b66:	2300      	movs	r3, #0
 8003b68:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8003b6c:	4804      	ldr	r0, [pc, #16]	; (8003b80 <Vector10C+0x60>)
 8003b6e:	f000 fccf 	bl	8004510 <__trace_isr_leave>
}
 8003b72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003b76:	f001 ba9b 	b.w	80050b0 <__port_irq_epilogue>
 8003b7a:	bf00      	nop
 8003b7c:	2400028c 	.word	0x2400028c
 8003b80:	08005d68 	.word	0x08005d68
 8003b84:	24000294 	.word	0x24000294
	...

08003b90 <Vector194>:
/**
 * @brief   SPI5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI5_HANDLER) {
 8003b90:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003b92:	4c16      	ldr	r4, [pc, #88]	; (8003bec <Vector194+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003b94:	4816      	ldr	r0, [pc, #88]	; (8003bf0 <Vector194+0x60>)
 8003b96:	f000 fca3 	bl	80044e0 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8003b9a:	69e2      	ldr	r2, [r4, #28]
 8003b9c:	6953      	ldr	r3, [r2, #20]
 8003b9e:	6911      	ldr	r1, [r2, #16]
 8003ba0:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003ba2:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003ba4:	065b      	lsls	r3, r3, #25
 8003ba6:	d406      	bmi.n	8003bb6 <Vector194+0x26>

  spi_lld_serve_interrupt(&SPID5);

  OSAL_IRQ_EPILOGUE();
 8003ba8:	4811      	ldr	r0, [pc, #68]	; (8003bf0 <Vector194+0x60>)
 8003baa:	f000 fcb1 	bl	8004510 <__trace_isr_leave>
}
 8003bae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003bb2:	f001 ba7d 	b.w	80050b0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003bb6:	4620      	mov	r0, r4
 8003bb8:	f7ff fe8a 	bl	80038d0 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003bbc:	6863      	ldr	r3, [r4, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	b10b      	cbz	r3, 8003bc6 <Vector194+0x36>
 8003bc2:	4620      	mov	r0, r4
 8003bc4:	4798      	blx	r3
 8003bc6:	2330      	movs	r3, #48	; 0x30
 8003bc8:	f383 8811 	msr	BASEPRI, r3
 8003bcc:	f06f 0112 	mvn.w	r1, #18
 8003bd0:	4808      	ldr	r0, [pc, #32]	; (8003bf4 <Vector194+0x64>)
 8003bd2:	f001 f835 	bl	8004c40 <chThdResumeI>
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8003bdc:	4804      	ldr	r0, [pc, #16]	; (8003bf0 <Vector194+0x60>)
 8003bde:	f000 fc97 	bl	8004510 <__trace_isr_leave>
}
 8003be2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003be6:	f001 ba63 	b.w	80050b0 <__port_irq_epilogue>
 8003bea:	bf00      	nop
 8003bec:	240002c8 	.word	0x240002c8
 8003bf0:	08005d5c 	.word	0x08005d5c
 8003bf4:	240002d0 	.word	0x240002d0
	...

08003c00 <Vector198>:
/**
 * @brief   SPI6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI6_HANDLER) {
 8003c00:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003c02:	4c16      	ldr	r4, [pc, #88]	; (8003c5c <Vector198+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003c04:	4816      	ldr	r0, [pc, #88]	; (8003c60 <Vector198+0x60>)
 8003c06:	f000 fc6b 	bl	80044e0 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8003c0a:	69e2      	ldr	r2, [r4, #28]
 8003c0c:	6953      	ldr	r3, [r2, #20]
 8003c0e:	6911      	ldr	r1, [r2, #16]
 8003c10:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003c12:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003c14:	065b      	lsls	r3, r3, #25
 8003c16:	d406      	bmi.n	8003c26 <Vector198+0x26>

  spi_lld_serve_interrupt(&SPID6);

  OSAL_IRQ_EPILOGUE();
 8003c18:	4811      	ldr	r0, [pc, #68]	; (8003c60 <Vector198+0x60>)
 8003c1a:	f000 fc79 	bl	8004510 <__trace_isr_leave>
}
 8003c1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003c22:	f001 ba45 	b.w	80050b0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003c26:	4620      	mov	r0, r4
 8003c28:	f7ff fe52 	bl	80038d0 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003c2c:	6863      	ldr	r3, [r4, #4]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	b10b      	cbz	r3, 8003c36 <Vector198+0x36>
 8003c32:	4620      	mov	r0, r4
 8003c34:	4798      	blx	r3
 8003c36:	2330      	movs	r3, #48	; 0x30
 8003c38:	f383 8811 	msr	BASEPRI, r3
 8003c3c:	f06f 0112 	mvn.w	r1, #18
 8003c40:	4808      	ldr	r0, [pc, #32]	; (8003c64 <Vector198+0x64>)
 8003c42:	f000 fffd 	bl	8004c40 <chThdResumeI>
 8003c46:	2300      	movs	r3, #0
 8003c48:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8003c4c:	4804      	ldr	r0, [pc, #16]	; (8003c60 <Vector198+0x60>)
 8003c4e:	f000 fc5f 	bl	8004510 <__trace_isr_leave>
}
 8003c52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003c56:	f001 ba2b 	b.w	80050b0 <__port_irq_epilogue>
 8003c5a:	bf00      	nop
 8003c5c:	24000304 	.word	0x24000304
 8003c60:	08005d50 	.word	0x08005d50
 8003c64:	2400030c 	.word	0x2400030c
	...

08003c70 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 8003c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 8003c74:	4d2d      	ldr	r5, [pc, #180]	; (8003d2c <spi_lld_init+0xbc>)
  SPID1.spi       = SPI1;
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID1.is_bdma   = false;
 8003c76:	2400      	movs	r4, #0
#endif
  SPID1.rx.dma    = NULL;
  SPID1.tx.dma    = NULL;
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003c78:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8003d30 <spi_lld_init+0xc0>
  spiObjectInit(&SPID1);
 8003c7c:	4628      	mov	r0, r5
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003c7e:	4f2d      	ldr	r7, [pc, #180]	; (8003d34 <spi_lld_init+0xc4>)
  spiObjectInit(&SPID1);
 8003c80:	f7fd fa56 	bl	8001130 <spiObjectInit>
  SPID1.spi       = SPI1;
 8003c84:	4b2c      	ldr	r3, [pc, #176]	; (8003d38 <spi_lld_init+0xc8>)
  SPID1.is_bdma   = false;
 8003c86:	f885 4020 	strb.w	r4, [r5, #32]
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI1_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8003c8a:	210a      	movs	r1, #10
  SPID1.spi       = SPI1;
 8003c8c:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8003c8e:	2023      	movs	r0, #35	; 0x23
  SPID1.rx.dma    = NULL;
 8003c90:	626c      	str	r4, [r5, #36]	; 0x24
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003c92:	632f      	str	r7, [r5, #48]	; 0x30
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI5
  spiObjectInit(&SPID5);
 8003c94:	4e29      	ldr	r6, [pc, #164]	; (8003d3c <spi_lld_init+0xcc>)
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003c96:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID2);
 8003c9a:	4d29      	ldr	r5, [pc, #164]	; (8003d40 <spi_lld_init+0xd0>)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8003c9c:	f7fd ff60 	bl	8001b60 <nvicEnableVector>
  spiObjectInit(&SPID2);
 8003ca0:	4628      	mov	r0, r5
 8003ca2:	f7fd fa45 	bl	8001130 <spiObjectInit>
  SPID2.spi       = SPI2;
 8003ca6:	4b27      	ldr	r3, [pc, #156]	; (8003d44 <spi_lld_init+0xd4>)
  SPID2.is_bdma   = false;
 8003ca8:	f885 4020 	strb.w	r4, [r5, #32]
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8003cac:	210a      	movs	r1, #10
  SPID2.spi       = SPI2;
 8003cae:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8003cb0:	2024      	movs	r0, #36	; 0x24
  SPID2.rx.dma    = NULL;
 8003cb2:	626c      	str	r4, [r5, #36]	; 0x24
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8003cb4:	632f      	str	r7, [r5, #48]	; 0x30
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8003cb6:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID3);
 8003cba:	4d23      	ldr	r5, [pc, #140]	; (8003d48 <spi_lld_init+0xd8>)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8003cbc:	f7fd ff50 	bl	8001b60 <nvicEnableVector>
  spiObjectInit(&SPID3);
 8003cc0:	4628      	mov	r0, r5
 8003cc2:	f7fd fa35 	bl	8001130 <spiObjectInit>
  SPID3.spi       = SPI3;
 8003cc6:	4b21      	ldr	r3, [pc, #132]	; (8003d4c <spi_lld_init+0xdc>)
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8003cc8:	210a      	movs	r1, #10
 8003cca:	2033      	movs	r0, #51	; 0x33
  SPID3.spi       = SPI3;
 8003ccc:	61eb      	str	r3, [r5, #28]
  SPID3.is_bdma   = false;
 8003cce:	f885 4020 	strb.w	r4, [r5, #32]
  SPID3.rx.dma    = NULL;
 8003cd2:	626c      	str	r4, [r5, #36]	; 0x24
  SPID3.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8003cd4:	632f      	str	r7, [r5, #48]	; 0x30
  SPID3.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8003cd6:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8003cda:	f7fd ff41 	bl	8001b60 <nvicEnableVector>
  spiObjectInit(&SPID5);
 8003cde:	4630      	mov	r0, r6
 8003ce0:	f7fd fa26 	bl	8001130 <spiObjectInit>
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI6
  spiObjectInit(&SPID6);
 8003ce4:	4d1a      	ldr	r5, [pc, #104]	; (8003d50 <spi_lld_init+0xe0>)
  SPID5.spi       = SPI5;
 8003ce6:	4b1b      	ldr	r3, [pc, #108]	; (8003d54 <spi_lld_init+0xe4>)
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 8003ce8:	210a      	movs	r1, #10
 8003cea:	2055      	movs	r0, #85	; 0x55
  SPID5.is_bdma   = false;
 8003cec:	f886 4020 	strb.w	r4, [r6, #32]
  SPID5.spi       = SPI5;
 8003cf0:	61f3      	str	r3, [r6, #28]
  SPID5.rx.dma    = NULL;
 8003cf2:	6274      	str	r4, [r6, #36]	; 0x24
  SPID5.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8003cf4:	6337      	str	r7, [r6, #48]	; 0x30
  SPID5.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8003cf6:	e9c6 480a 	strd	r4, r8, [r6, #40]	; 0x28
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 8003cfa:	f7fd ff31 	bl	8001b60 <nvicEnableVector>
  spiObjectInit(&SPID6);
 8003cfe:	4628      	mov	r0, r5
 8003d00:	f7fd fa16 	bl	8001130 <spiObjectInit>
  SPID6.spi       = SPI6;
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID6.is_bdma   = true;
 8003d04:	2301      	movs	r3, #1
  SPID6.spi       = SPI6;
 8003d06:	4914      	ldr	r1, [pc, #80]	; (8003d58 <spi_lld_init+0xe8>)
#endif
  SPID6.rx.bdma   = NULL;
  SPID6.tx.bdma   = NULL;
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8003d08:	f241 020a 	movw	r2, #4106	; 0x100a
  SPID6.is_bdma   = true;
 8003d0c:	f885 3020 	strb.w	r3, [r5, #32]
                    STM32_BDMA_CR_DIR_P2M |
                    STM32_BDMA_CR_TCIE |
                    STM32_BDMA_CR_TEIE;
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8003d10:	f241 0318 	movw	r3, #4120	; 0x1018
  SPID6.spi       = SPI6;
 8003d14:	61e9      	str	r1, [r5, #28]
                    STM32_BDMA_CR_DIR_M2P |
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8003d16:	2056      	movs	r0, #86	; 0x56
  SPID6.rx.bdma   = NULL;
 8003d18:	626c      	str	r4, [r5, #36]	; 0x24
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8003d1a:	210a      	movs	r1, #10
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8003d1c:	632b      	str	r3, [r5, #48]	; 0x30
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8003d1e:	e9c5 420a 	strd	r4, r2, [r5, #40]	; 0x28
#endif
#endif
}
 8003d22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8003d26:	f7fd bf1b 	b.w	8001b60 <nvicEnableVector>
 8003d2a:	bf00      	nop
 8003d2c:	24000214 	.word	0x24000214
 8003d30:	00010016 	.word	0x00010016
 8003d34:	00010046 	.word	0x00010046
 8003d38:	40013000 	.word	0x40013000
 8003d3c:	240002c8 	.word	0x240002c8
 8003d40:	24000250 	.word	0x24000250
 8003d44:	40003800 	.word	0x40003800
 8003d48:	2400028c 	.word	0x2400028c
 8003d4c:	40003c00 	.word	0x40003c00
 8003d50:	24000304 	.word	0x24000304
 8003d54:	40015000 	.word	0x40015000
 8003d58:	58001400 	.word	0x58001400
 8003d5c:	00000000 	.word	0x00000000

08003d60 <st_lld_init>:
  RCC_C1->APB1LENR |= mask;
 8003d60:	4a12      	ldr	r2, [pc, #72]	; (8003dac <st_lld_init+0x4c>)

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003d62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  STM32_ST_TIM->CCMR1  = 0;
 8003d66:	2100      	movs	r1, #0
 8003d68:	f8d2 00e8 	ldr.w	r0, [r2, #232]	; 0xe8
 8003d6c:	f040 0001 	orr.w	r0, r0, #1
void st_lld_init(void) {
 8003d70:	b430      	push	{r4, r5}
 8003d72:	f8c2 00e8 	str.w	r0, [r2, #232]	; 0xe8
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003d76:	f644 651f 	movw	r5, #19999	; 0x4e1f
    RCC_C1->APB1LLPENR |= mask;
 8003d7a:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 8003d7e:	4c0c      	ldr	r4, [pc, #48]	; (8003db0 <st_lld_init+0x50>)
 8003d80:	f040 0001 	orr.w	r0, r0, #1
 8003d84:	f8c2 0110 	str.w	r0, [r2, #272]	; 0x110
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8003d88:	2001      	movs	r0, #1
  (void)RCC_C1->APB1LLPENR;
 8003d8a:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 8003d8e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003d90:	4302      	orrs	r2, r0
 8003d92:	63e2      	str	r2, [r4, #60]	; 0x3c
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8003d94:	f04f 32ff 	mov.w	r2, #4294967295
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003d98:	629d      	str	r5, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8003d9a:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8003d9c:	6199      	str	r1, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8003d9e:	6359      	str	r1, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 8003da0:	60d9      	str	r1, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8003da2:	6059      	str	r1, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8003da4:	6158      	str	r0, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8003da6:	6018      	str	r0, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8003da8:	bc30      	pop	{r4, r5}
 8003daa:	4770      	bx	lr
 8003dac:	58024400 	.word	0x58024400
 8003db0:	5c001000 	.word	0x5c001000
	...

08003dc0 <st_lld_serve_interrupt>:
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
 8003dc0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
void st_lld_serve_interrupt(void) {
 8003dc4:	b508      	push	{r3, lr}
  sr  = timp->SR;
 8003dc6:	6911      	ldr	r1, [r2, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 8003dc8:	68d3      	ldr	r3, [r2, #12]
 8003dca:	400b      	ands	r3, r1
 8003dcc:	b2d9      	uxtb	r1, r3
  timp->SR = ~sr;

  if ((sr & TIM_SR_CC1IF) != 0U)
 8003dce:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
 8003dd0:	ea6f 0101 	mvn.w	r1, r1
 8003dd4:	6111      	str	r1, [r2, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
 8003dd6:	d400      	bmi.n	8003dda <st_lld_serve_interrupt+0x1a>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 8003dd8:	bd08      	pop	{r3, pc}
 8003dda:	2330      	movs	r3, #48	; 0x30
 8003ddc:	f383 8811 	msr	BASEPRI, r3
  chSysTimerHandlerI();
 8003de0:	f000 faf6 	bl	80043d0 <chSysTimerHandlerI>
 8003de4:	2300      	movs	r3, #0
 8003de6:	f383 8811 	msr	BASEPRI, r3
 8003dea:	bd08      	pop	{r3, pc}
 8003dec:	0000      	movs	r0, r0
	...

08003df0 <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8003df0:	4a02      	ldr	r2, [pc, #8]	; (8003dfc <notify1+0xc>)
 8003df2:	6813      	ldr	r3, [r2, #0]
 8003df4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003df8:	6013      	str	r3, [r2, #0]
}
 8003dfa:	4770      	bx	lr
 8003dfc:	40011000 	.word	0x40011000

08003e00 <notify5>:

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8003e00:	4a02      	ldr	r2, [pc, #8]	; (8003e0c <notify5+0xc>)
 8003e02:	6813      	ldr	r3, [r2, #0]
 8003e04:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003e08:	6013      	str	r3, [r2, #0]
}
 8003e0a:	4770      	bx	lr
 8003e0c:	40005000 	.word	0x40005000

08003e10 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8003e10:	b570      	push	{r4, r5, r6, lr}

#if STM32_SERIAL_USE_USART1
  sdObjectInit(&SD1);
 8003e12:	4d19      	ldr	r5, [pc, #100]	; (8003e78 <sd_lld_init+0x68>)
void sd_lld_init(void) {
 8003e14:	b082      	sub	sp, #8
  nvicEnableVector(STM32_UART4_NUMBER, STM32_SERIAL_UART4_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
 8003e16:	4c19      	ldr	r4, [pc, #100]	; (8003e7c <sd_lld_init+0x6c>)
  sdObjectInit(&SD1);
 8003e18:	4628      	mov	r0, r5
  SD1.clock = STM32_USART1CLK;
 8003e1a:	4e19      	ldr	r6, [pc, #100]	; (8003e80 <sd_lld_init+0x70>)
  sdObjectInit(&SD1);
 8003e1c:	f7fd f940 	bl	80010a0 <sdObjectInit>
  iqObjectInit(&SD1.iqueue, sd_in_buf1, sizeof sd_in_buf1, NULL, &SD1);
 8003e20:	f105 000c 	add.w	r0, r5, #12
 8003e24:	2300      	movs	r3, #0
 8003e26:	2210      	movs	r2, #16
 8003e28:	4916      	ldr	r1, [pc, #88]	; (8003e84 <sd_lld_init+0x74>)
 8003e2a:	9500      	str	r5, [sp, #0]
 8003e2c:	f7fc fcd8 	bl	80007e0 <iqObjectInit>
  oqObjectInit(&SD1.oqueue, sd_out_buf1, sizeof sd_out_buf1, notify1, &SD1);
 8003e30:	2210      	movs	r2, #16
 8003e32:	4915      	ldr	r1, [pc, #84]	; (8003e88 <sd_lld_init+0x78>)
 8003e34:	f105 0030 	add.w	r0, r5, #48	; 0x30
 8003e38:	4b14      	ldr	r3, [pc, #80]	; (8003e8c <sd_lld_init+0x7c>)
 8003e3a:	9500      	str	r5, [sp, #0]
 8003e3c:	f7fc fd68 	bl	8000910 <oqObjectInit>
  SD1.usart = USART1;
 8003e40:	4b13      	ldr	r3, [pc, #76]	; (8003e90 <sd_lld_init+0x80>)
  sdObjectInit(&SD5);
 8003e42:	4620      	mov	r0, r4
  SD1.clock = STM32_USART1CLK;
 8003e44:	e9c5 3615 	strd	r3, r6, [r5, #84]	; 0x54
  sdObjectInit(&SD5);
 8003e48:	f7fd f92a 	bl	80010a0 <sdObjectInit>
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
 8003e4c:	f104 000c 	add.w	r0, r4, #12
 8003e50:	2300      	movs	r3, #0
 8003e52:	2210      	movs	r2, #16
 8003e54:	490f      	ldr	r1, [pc, #60]	; (8003e94 <sd_lld_init+0x84>)
 8003e56:	9400      	str	r4, [sp, #0]
 8003e58:	f7fc fcc2 	bl	80007e0 <iqObjectInit>
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
 8003e5c:	4b0e      	ldr	r3, [pc, #56]	; (8003e98 <sd_lld_init+0x88>)
 8003e5e:	2210      	movs	r2, #16
 8003e60:	490e      	ldr	r1, [pc, #56]	; (8003e9c <sd_lld_init+0x8c>)
 8003e62:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8003e66:	9400      	str	r4, [sp, #0]
 8003e68:	f7fc fd52 	bl	8000910 <oqObjectInit>
  SD5.usart = UART5;
 8003e6c:	4b0c      	ldr	r3, [pc, #48]	; (8003ea0 <sd_lld_init+0x90>)
 8003e6e:	e9c4 3615 	strd	r3, r6, [r4, #84]	; 0x54
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 8003e72:	b002      	add	sp, #8
 8003e74:	bd70      	pop	{r4, r5, r6, pc}
 8003e76:	bf00      	nop
 8003e78:	24000340 	.word	0x24000340
 8003e7c:	240003a0 	.word	0x240003a0
 8003e80:	05f5e100 	.word	0x05f5e100
 8003e84:	24000400 	.word	0x24000400
 8003e88:	24000420 	.word	0x24000420
 8003e8c:	08003df1 	.word	0x08003df1
 8003e90:	40011000 	.word	0x40011000
 8003e94:	24000410 	.word	0x24000410
 8003e98:	08003e01 	.word	0x08003e01
 8003e9c:	24000430 	.word	0x24000430
 8003ea0:	40005000 	.word	0x40005000
	...

08003eb0 <sd_lld_start>:
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {
 8003eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  if (config == NULL)
 8003eb4:	2900      	cmp	r1, #0
 8003eb6:	d036      	beq.n	8003f26 <sd_lld_start+0x76>
    config = &default_config;

  if (sdp->state == SD_STOP) {
 8003eb8:	7a03      	ldrb	r3, [r0, #8]
                         USART_CR1_RXNEIE | USART_CR1_TE |
 8003eba:	f240 162d 	movw	r6, #301	; 0x12d
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003ebe:	e9d1 c200 	ldrd	ip, r2, [r1]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003ec2:	e9d1 7502 	ldrd	r7, r5, [r1, #8]
  if (sdp->state == SD_STOP) {
 8003ec6:	2b01      	cmp	r3, #1
                         USART_CR1_RXNEIE | USART_CR1_TE |
 8003ec8:	ea46 0602 	orr.w	r6, r6, r2
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003ecc:	ea4f 035c 	mov.w	r3, ip, lsr #1
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8003ed0:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003ed4:	f045 0501 	orr.w	r5, r5, #1
    if (config->cr1 & USART_CR1_OVER8)
 8003ed8:	f402 4e00 	and.w	lr, r2, #32768	; 0x8000
  if ((config->cr1 & USART_CR1_PCE) != 0U) {
 8003edc:	f402 6180 	and.w	r1, r2, #1024	; 0x400
  if (sdp->state == SD_STOP) {
 8003ee0:	d045      	beq.n	8003f6e <sd_lld_start+0xbe>
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003ee2:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8003ee4:	4423      	add	r3, r4
  USART_TypeDef *u = sdp->usart;
 8003ee6:	6d44      	ldr	r4, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003ee8:	fbb3 f3fc 	udiv	r3, r3, ip
    if (config->cr1 & USART_CR1_OVER8)
 8003eec:	f1be 0f00 	cmp.w	lr, #0
 8003ef0:	d005      	beq.n	8003efe <sd_lld_start+0x4e>
      brr = ((brr & ~7) * 2) | (brr & 7);
 8003ef2:	f023 0c07 	bic.w	ip, r3, #7
 8003ef6:	f003 0307 	and.w	r3, r3, #7
 8003efa:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
  u->BRR = brr;
 8003efe:	60e3      	str	r3, [r4, #12]
  u->ICR = 0xFFFFFFFFU;
 8003f00:	f04f 33ff 	mov.w	r3, #4294967295
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8003f04:	6067      	str	r7, [r4, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003f06:	60a5      	str	r5, [r4, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8003f08:	6026      	str	r6, [r4, #0]
  u->ICR = 0xFFFFFFFFU;
 8003f0a:	6223      	str	r3, [r4, #32]
  if ((config->cr1 & USART_CR1_PCE) != 0U) {
 8003f0c:	b309      	cbz	r1, 8003f52 <sd_lld_start+0xa2>
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 8003f0e:	f012 2210 	ands.w	r2, r2, #268439552	; 0x10001000
 8003f12:	d04a      	beq.n	8003faa <sd_lld_start+0xfa>
 8003f14:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8003f18:	bf14      	ite	ne
 8003f1a:	23ff      	movne	r3, #255	; 0xff
 8003f1c:	233f      	moveq	r3, #63	; 0x3f
      sdp->rxmask = 0x7F;
 8003f1e:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
      rccEnableLPUART1(true);
    }
#endif
  }
  usart_init(sdp, config);
}
 8003f22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (sdp->state == SD_STOP) {
 8003f26:	7a05      	ldrb	r5, [r0, #8]
 8003f28:	2d01      	cmp	r5, #1
 8003f2a:	d017      	beq.n	8003f5c <sd_lld_start+0xac>
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003f2c:	6d83      	ldr	r3, [r0, #88]	; 0x58
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8003f2e:	2440      	movs	r4, #64	; 0x40
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003f30:	492c      	ldr	r1, [pc, #176]	; (8003fe4 <sd_lld_start+0x134>)
 8003f32:	f503 4396 	add.w	r3, r3, #19200	; 0x4b00
  USART_TypeDef *u = sdp->usart;
 8003f36:	6d42      	ldr	r2, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003f38:	fba1 1303 	umull	r1, r3, r1, r3
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8003f3c:	f240 112d 	movw	r1, #301	; 0x12d
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003f40:	0b1b      	lsrs	r3, r3, #12
  u->BRR = brr;
 8003f42:	60d3      	str	r3, [r2, #12]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003f44:	2301      	movs	r3, #1
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8003f46:	6054      	str	r4, [r2, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003f48:	6093      	str	r3, [r2, #8]
  u->ICR = 0xFFFFFFFFU;
 8003f4a:	f04f 33ff 	mov.w	r3, #4294967295
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8003f4e:	6011      	str	r1, [r2, #0]
  u->ICR = 0xFFFFFFFFU;
 8003f50:	6213      	str	r3, [r2, #32]
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 8003f52:	23ff      	movs	r3, #255	; 0xff
      sdp->rxmask = 0x7F;
 8003f54:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
}
 8003f58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (sdp->state == SD_STOP) {
 8003f5c:	f240 162d 	movw	r6, #301	; 0x12d
 8003f60:	2740      	movs	r7, #64	; 0x40
 8003f62:	468e      	mov	lr, r1
 8003f64:	460a      	mov	r2, r1
 8003f66:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 8003f6a:	f44f 4c16 	mov.w	ip, #38400	; 0x9600
    if (&SD1 == sdp) {
 8003f6e:	4c1e      	ldr	r4, [pc, #120]	; (8003fe8 <sd_lld_start+0x138>)
 8003f70:	42a0      	cmp	r0, r4
 8003f72:	d01f      	beq.n	8003fb4 <sd_lld_start+0x104>
    if (&SD5 == sdp) {
 8003f74:	4c1d      	ldr	r4, [pc, #116]	; (8003fec <sd_lld_start+0x13c>)
 8003f76:	42a0      	cmp	r0, r4
 8003f78:	d1b3      	bne.n	8003ee2 <sd_lld_start+0x32>
  RCC_C1->APB1LENR |= mask;
 8003f7a:	4c1d      	ldr	r4, [pc, #116]	; (8003ff0 <sd_lld_start+0x140>)
 8003f7c:	f8d4 80e8 	ldr.w	r8, [r4, #232]	; 0xe8
 8003f80:	f448 1880 	orr.w	r8, r8, #1048576	; 0x100000
 8003f84:	f8c4 80e8 	str.w	r8, [r4, #232]	; 0xe8
    RCC_C1->APB1LLPENR |= mask;
 8003f88:	f8d4 8110 	ldr.w	r8, [r4, #272]	; 0x110
 8003f8c:	f448 1880 	orr.w	r8, r8, #1048576	; 0x100000
 8003f90:	f8c4 8110 	str.w	r8, [r4, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8003f94:	f8d4 4110 	ldr.w	r4, [r4, #272]	; 0x110
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003f98:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8003f9a:	4423      	add	r3, r4
  USART_TypeDef *u = sdp->usart;
 8003f9c:	6d44      	ldr	r4, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003f9e:	fbb3 f3fc 	udiv	r3, r3, ip
    if (config->cr1 & USART_CR1_OVER8)
 8003fa2:	f1be 0f00 	cmp.w	lr, #0
 8003fa6:	d1a4      	bne.n	8003ef2 <sd_lld_start+0x42>
 8003fa8:	e7a9      	b.n	8003efe <sd_lld_start+0x4e>
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 8003faa:	237f      	movs	r3, #127	; 0x7f
      sdp->rxmask = 0x7F;
 8003fac:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
}
 8003fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  RCC_C1->APB2ENR |= mask;
 8003fb4:	4c0e      	ldr	r4, [pc, #56]	; (8003ff0 <sd_lld_start+0x140>)
 8003fb6:	f8d4 80f0 	ldr.w	r8, [r4, #240]	; 0xf0
 8003fba:	f048 0810 	orr.w	r8, r8, #16
 8003fbe:	f8c4 80f0 	str.w	r8, [r4, #240]	; 0xf0
    RCC_C1->APB2LPENR |= mask;
 8003fc2:	f8d4 8118 	ldr.w	r8, [r4, #280]	; 0x118
 8003fc6:	f048 0810 	orr.w	r8, r8, #16
 8003fca:	f8c4 8118 	str.w	r8, [r4, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 8003fce:	f8d4 4118 	ldr.w	r4, [r4, #280]	; 0x118
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003fd2:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8003fd4:	4423      	add	r3, r4
  USART_TypeDef *u = sdp->usart;
 8003fd6:	6d44      	ldr	r4, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003fd8:	fbb3 f3fc 	udiv	r3, r3, ip
    if (config->cr1 & USART_CR1_OVER8)
 8003fdc:	f1be 0f00 	cmp.w	lr, #0
 8003fe0:	d187      	bne.n	8003ef2 <sd_lld_start+0x42>
 8003fe2:	e78c      	b.n	8003efe <sd_lld_start+0x4e>
 8003fe4:	1b4e81b5 	.word	0x1b4e81b5
 8003fe8:	24000340 	.word	0x24000340
 8003fec:	240003a0 	.word	0x240003a0
 8003ff0:	58024400 	.word	0x58024400
	...

08004000 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8004000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  USART_TypeDef *u = sdp->usart;
 8004004:	6d45      	ldr	r5, [r0, #84]	; 0x54
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8004006:	4606      	mov	r6, r0
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 8004008:	69ec      	ldr	r4, [r5, #28]
  u->ICR = isr;

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 800400a:	0722      	lsls	r2, r4, #28
  u->ICR = isr;
 800400c:	622c      	str	r4, [r5, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 800400e:	d156      	bne.n	80040be <sd_lld_serve_interrupt+0xbe>
    set_error(sdp, isr);

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 8004010:	05e2      	lsls	r2, r4, #23
 8004012:	d448      	bmi.n	80040a6 <sd_lld_serve_interrupt+0xa6>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 8004014:	06a0      	lsls	r0, r4, #26
 8004016:	d510      	bpl.n	800403a <sd_lld_serve_interrupt+0x3a>
 8004018:	f04f 0830 	mov.w	r8, #48	; 0x30
 800401c:	2700      	movs	r7, #0
 800401e:	f388 8811 	msr	BASEPRI, r8
    osalSysLockFromISR();
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 8004022:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004024:	4630      	mov	r0, r6
 8004026:	f896 105c 	ldrb.w	r1, [r6, #92]	; 0x5c
 800402a:	4019      	ands	r1, r3
 800402c:	f7fd f858 	bl	80010e0 <sdIncomingDataI>
 8004030:	f387 8811 	msr	BASEPRI, r7
    osalSysUnlockFromISR();

    isr = u->ISR;
 8004034:	69ec      	ldr	r4, [r5, #28]
  while (isr & USART_ISR_RXNE) {
 8004036:	06a3      	lsls	r3, r4, #26
 8004038:	d4f1      	bmi.n	800401e <sd_lld_serve_interrupt+0x1e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 800403a:	f8d5 a000 	ldr.w	sl, [r5]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 800403e:	f01a 0f80 	tst.w	sl, #128	; 0x80
 8004042:	d01d      	beq.n	8004080 <sd_lld_serve_interrupt+0x80>
    while (isr & USART_ISR_TXE) {
 8004044:	0621      	lsls	r1, r4, #24
 8004046:	d51b      	bpl.n	8004080 <sd_lld_serve_interrupt+0x80>
      msg_t b;

      osalSysLockFromISR();
      b = oqGetI(&sdp->oqueue);
 8004048:	f106 0830 	add.w	r8, r6, #48	; 0x30
 800404c:	2730      	movs	r7, #48	; 0x30
 800404e:	f04f 0900 	mov.w	r9, #0
 8004052:	e005      	b.n	8004060 <sd_lld_serve_interrupt+0x60>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
        cr1 &= ~USART_CR1_TXEIE;
        osalSysUnlockFromISR();
        break;
      }
      u->TDR = b;
 8004054:	62a8      	str	r0, [r5, #40]	; 0x28
 8004056:	f389 8811 	msr	BASEPRI, r9
      osalSysUnlockFromISR();

      isr = u->ISR;
 800405a:	69ec      	ldr	r4, [r5, #28]
    while (isr & USART_ISR_TXE) {
 800405c:	0622      	lsls	r2, r4, #24
 800405e:	d50f      	bpl.n	8004080 <sd_lld_serve_interrupt+0x80>
 8004060:	f387 8811 	msr	BASEPRI, r7
      b = oqGetI(&sdp->oqueue);
 8004064:	4640      	mov	r0, r8
 8004066:	f7fc fc93 	bl	8000990 <oqGetI>
      if (b < MSG_OK) {
 800406a:	2800      	cmp	r0, #0
 800406c:	daf2      	bge.n	8004054 <sd_lld_serve_interrupt+0x54>
  chEvtBroadcastFlagsI(esp, flags);
 800406e:	2108      	movs	r1, #8
 8004070:	1d30      	adds	r0, r6, #4
 8004072:	f000 ff15 	bl	8004ea0 <chEvtBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 8004076:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 800407a:	2300      	movs	r3, #0
 800407c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 8004080:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004084:	d00b      	beq.n	800409e <sd_lld_serve_interrupt+0x9e>
 8004086:	0663      	lsls	r3, r4, #25
 8004088:	d509      	bpl.n	800409e <sd_lld_serve_interrupt+0x9e>
 800408a:	2330      	movs	r3, #48	; 0x30
 800408c:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue)) {
 8004090:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 8004094:	429a      	cmp	r2, r3
 8004096:	d02d      	beq.n	80040f4 <sd_lld_serve_interrupt+0xf4>
 8004098:	2300      	movs	r3, #0
 800409a:	f383 8811 	msr	BASEPRI, r3
    }
    osalSysUnlockFromISR();
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 800409e:	f8c5 a000 	str.w	sl, [r5]
}
 80040a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040a6:	2330      	movs	r3, #48	; 0x30
 80040a8:	f383 8811 	msr	BASEPRI, r3
 80040ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80040b0:	1d30      	adds	r0, r6, #4
 80040b2:	f000 fef5 	bl	8004ea0 <chEvtBroadcastFlagsI>
 80040b6:	2300      	movs	r3, #0
 80040b8:	f383 8811 	msr	BASEPRI, r3
}
 80040bc:	e7aa      	b.n	8004014 <sd_lld_serve_interrupt+0x14>
  if (isr & USART_ISR_ORE)
 80040be:	f3c4 01c0 	ubfx	r1, r4, #3, #1
  if (isr & USART_ISR_PE)
 80040c2:	07e3      	lsls	r3, r4, #31
 80040c4:	f04f 0330 	mov.w	r3, #48	; 0x30
  if (isr & USART_ISR_ORE)
 80040c8:	ea4f 2101 	mov.w	r1, r1, lsl #8
    sts |= SD_PARITY_ERROR;
 80040cc:	bf48      	it	mi
 80040ce:	f041 0120 	orrmi.w	r1, r1, #32
  if (isr & USART_ISR_FE)
 80040d2:	07a7      	lsls	r7, r4, #30
    sts |= SD_FRAMING_ERROR;
 80040d4:	bf48      	it	mi
 80040d6:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (isr & USART_ISR_NE)
 80040da:	0760      	lsls	r0, r4, #29
    sts |= SD_NOISE_ERROR;
 80040dc:	bf48      	it	mi
 80040de:	f041 0180 	orrmi.w	r1, r1, #128	; 0x80
 80040e2:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
 80040e6:	1d30      	adds	r0, r6, #4
 80040e8:	f000 feda 	bl	8004ea0 <chEvtBroadcastFlagsI>
 80040ec:	2300      	movs	r3, #0
 80040ee:	f383 8811 	msr	BASEPRI, r3
}
 80040f2:	e78d      	b.n	8004010 <sd_lld_serve_interrupt+0x10>
    if (oqIsEmptyI(&sdp->oqueue)) {
 80040f4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d0ce      	beq.n	8004098 <sd_lld_serve_interrupt+0x98>
 80040fa:	2110      	movs	r1, #16
 80040fc:	1d30      	adds	r0, r6, #4
      cr1 &= ~USART_CR1_TCIE;
 80040fe:	f02a 0a40 	bic.w	sl, sl, #64	; 0x40
 8004102:	f000 fecd 	bl	8004ea0 <chEvtBroadcastFlagsI>
 8004106:	e7c7      	b.n	8004098 <sd_lld_serve_interrupt+0x98>
	...

08004110 <__early_init>:
  RCC->AHB4RSTR |= mask;
 8004110:	4a6a      	ldr	r2, [pc, #424]	; (80042bc <__early_init+0x1ac>)
 8004112:	f240 70ff 	movw	r0, #2047	; 0x7ff
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8004116:	2300      	movs	r3, #0
 8004118:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 800411c:	4301      	orrs	r1, r0
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 800411e:	b430      	push	{r4, r5}
 8004120:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8004124:	4c66      	ldr	r4, [pc, #408]	; (80042c0 <__early_init+0x1b0>)
 8004126:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
  gpiop->OSPEEDR = config->ospeedr;
 800412a:	4d66      	ldr	r5, [pc, #408]	; (80042c4 <__early_init+0x1b4>)
 800412c:	400c      	ands	r4, r1
  gpiop->OTYPER  = config->otyper;
 800412e:	4966      	ldr	r1, [pc, #408]	; (80042c8 <__early_init+0x1b8>)
 8004130:	f8c2 4088 	str.w	r4, [r2, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8004134:	f8d2 4088 	ldr.w	r4, [r2, #136]	; 0x88
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 8004138:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 800413c:	4304      	orrs	r4, r0
 800413e:	f8c2 40e0 	str.w	r4, [r2, #224]	; 0xe0
  if (lp) {
    RCC_C1->AHB4LPENR |= mask;
 8004142:	f8d2 4108 	ldr.w	r4, [r2, #264]	; 0x108
 8004146:	4304      	orrs	r4, r0
 8004148:	4860      	ldr	r0, [pc, #384]	; (80042cc <__early_init+0x1bc>)
 800414a:	f8c2 4108 	str.w	r4, [r2, #264]	; 0x108
  gpiop->ODR     = config->odr;
 800414e:	2480      	movs	r4, #128	; 0x80
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
  }
  (void)RCC_C1->AHB4LPENR;
 8004150:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8004154:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
  gpiop->OTYPER  = config->otyper;
 8004158:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800415a:	608d      	str	r5, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 800415c:	60cb      	str	r3, [r1, #12]
  gpiop->ODR     = config->odr;
 800415e:	614a      	str	r2, [r1, #20]
  gpiop->AFRL    = config->afrl;
 8004160:	220a      	movs	r2, #10
 8004162:	4d5b      	ldr	r5, [pc, #364]	; (80042d0 <__early_init+0x1c0>)
 8004164:	620a      	str	r2, [r1, #32]
  gpiop->AFRH    = config->afrh;
 8004166:	4a5b      	ldr	r2, [pc, #364]	; (80042d4 <__early_init+0x1c4>)
 8004168:	624a      	str	r2, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800416a:	4a5b      	ldr	r2, [pc, #364]	; (80042d8 <__early_init+0x1c8>)
 800416c:	600a      	str	r2, [r1, #0]
  gpiop->OSPEEDR = config->ospeedr;
 800416e:	4a5b      	ldr	r2, [pc, #364]	; (80042dc <__early_init+0x1cc>)
  gpiop->OTYPER  = config->otyper;
 8004170:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8004172:	6082      	str	r2, [r0, #8]
  gpiop->AFRL    = config->afrl;
 8004174:	4a5a      	ldr	r2, [pc, #360]	; (80042e0 <__early_init+0x1d0>)
  gpiop->PUPDR   = config->pupdr;
 8004176:	60c3      	str	r3, [r0, #12]
  gpiop->ODR     = config->odr;
 8004178:	6144      	str	r4, [r0, #20]
  gpiop->AFRL    = config->afrl;
 800417a:	6202      	str	r2, [r0, #32]
  gpiop->AFRH    = config->afrh;
 800417c:	4a59      	ldr	r2, [pc, #356]	; (80042e4 <__early_init+0x1d4>)
 800417e:	6242      	str	r2, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8004180:	4a59      	ldr	r2, [pc, #356]	; (80042e8 <__early_init+0x1d8>)
 8004182:	6002      	str	r2, [r0, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8004184:	4859      	ldr	r0, [pc, #356]	; (80042ec <__early_init+0x1dc>)
  gpiop->OTYPER  = config->otyper;
 8004186:	f8c1 3804 	str.w	r3, [r1, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 800418a:	f8c1 0808 	str.w	r0, [r1, #2056]	; 0x808
  gpiop->AFRH    = config->afrh;
 800418e:	4858      	ldr	r0, [pc, #352]	; (80042f0 <__early_init+0x1e0>)
  gpiop->PUPDR   = config->pupdr;
 8004190:	f8c1 380c 	str.w	r3, [r1, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 8004194:	f8c1 3814 	str.w	r3, [r1, #2068]	; 0x814
  gpiop->AFRL    = config->afrl;
 8004198:	f8c1 3820 	str.w	r3, [r1, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 800419c:	f8c1 0824 	str.w	r0, [r1, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 80041a0:	4854      	ldr	r0, [pc, #336]	; (80042f4 <__early_init+0x1e4>)
  gpiop->OTYPER  = config->otyper;
 80041a2:	4a55      	ldr	r2, [pc, #340]	; (80042f8 <__early_init+0x1e8>)
  gpiop->MODER   = config->moder;
 80041a4:	f8c1 0800 	str.w	r0, [r1, #2048]	; 0x800
  gpiop->ODR     = config->odr;
 80041a8:	2040      	movs	r0, #64	; 0x40
  gpiop->OSPEEDR = config->ospeedr;
 80041aa:	4954      	ldr	r1, [pc, #336]	; (80042fc <__early_init+0x1ec>)
  gpiop->OTYPER  = config->otyper;
 80041ac:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80041ae:	6091      	str	r1, [r2, #8]
  gpiop->AFRL    = config->afrl;
 80041b0:	4953      	ldr	r1, [pc, #332]	; (8004300 <__early_init+0x1f0>)
  gpiop->PUPDR   = config->pupdr;
 80041b2:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 80041b4:	6150      	str	r0, [r2, #20]
  gpiop->AFRL    = config->afrl;
 80041b6:	6211      	str	r1, [r2, #32]
  gpiop->AFRH    = config->afrh;
 80041b8:	f101 41f8 	add.w	r1, r1, #2080374784	; 0x7c000000
 80041bc:	6251      	str	r1, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80041be:	4951      	ldr	r1, [pc, #324]	; (8004304 <__early_init+0x1f4>)
 80041c0:	6011      	str	r1, [r2, #0]
  gpiop->OTYPER  = config->otyper;
 80041c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  gpiop->OSPEEDR = config->ospeedr;
 80041c6:	4950      	ldr	r1, [pc, #320]	; (8004308 <__early_init+0x1f8>)
  gpiop->OTYPER  = config->otyper;
 80041c8:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80041ca:	6091      	str	r1, [r2, #8]
  gpiop->ODR     = config->odr;
 80041cc:	2104      	movs	r1, #4
  gpiop->PUPDR   = config->pupdr;
 80041ce:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 80041d0:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 80041d2:	494e      	ldr	r1, [pc, #312]	; (800430c <__early_init+0x1fc>)
 80041d4:	6211      	str	r1, [r2, #32]
  gpiop->AFRH    = config->afrh;
 80041d6:	f04f 31cc 	mov.w	r1, #3435973836	; 0xcccccccc
 80041da:	6251      	str	r1, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80041dc:	f101 415e 	add.w	r1, r1, #3724541952	; 0xde000000
 80041e0:	f5a1 1108 	sub.w	r1, r1, #2228224	; 0x220000
 80041e4:	f6a1 41f2 	subw	r1, r1, #3314	; 0xcf2
 80041e8:	6011      	str	r1, [r2, #0]
  gpiop->OSPEEDR = config->ospeedr;
 80041ea:	4949      	ldr	r1, [pc, #292]	; (8004310 <__early_init+0x200>)
  gpiop->OTYPER  = config->otyper;
 80041ec:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  gpiop->OSPEEDR = config->ospeedr;
 80041f0:	f8c2 1408 	str.w	r1, [r2, #1032]	; 0x408
  gpiop->PUPDR   = config->pupdr;
 80041f4:	f8c2 340c 	str.w	r3, [r2, #1036]	; 0x40c
  gpiop->ODR     = config->odr;
 80041f8:	f8c2 0414 	str.w	r0, [r2, #1044]	; 0x414
  gpiop->AFRH    = config->afrh;
 80041fc:	4845      	ldr	r0, [pc, #276]	; (8004314 <__early_init+0x204>)
  gpiop->AFRL    = config->afrl;
 80041fe:	f8c2 5420 	str.w	r5, [r2, #1056]	; 0x420
  gpiop->MODER   = config->moder;
 8004202:	f46f 75d5 	mvn.w	r5, #426	; 0x1aa
  gpiop->AFRH    = config->afrh;
 8004206:	f8c2 0424 	str.w	r0, [r2, #1060]	; 0x424
  gpiop->MODER   = config->moder;
 800420a:	f1a0 5009 	sub.w	r0, r0, #574619648	; 0x22400000
  gpiop->OTYPER  = config->otyper;
 800420e:	4942      	ldr	r1, [pc, #264]	; (8004318 <__early_init+0x208>)
  gpiop->MODER   = config->moder;
 8004210:	f5a0 3009 	sub.w	r0, r0, #140288	; 0x22400
 8004214:	4428      	add	r0, r5
  gpiop->OSPEEDR = config->ospeedr;
 8004216:	f644 45f0 	movw	r5, #19696	; 0x4cf0
  gpiop->MODER   = config->moder;
 800421a:	f8c2 0400 	str.w	r0, [r2, #1024]	; 0x400
  gpiop->OTYPER  = config->otyper;
 800421e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
  gpiop->OSPEEDR = config->ospeedr;
 8004222:	483e      	ldr	r0, [pc, #248]	; (800431c <__early_init+0x20c>)
  gpiop->OTYPER  = config->otyper;
 8004224:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8004226:	6088      	str	r0, [r1, #8]
  gpiop->ODR     = config->odr;
 8004228:	f44f 6080 	mov.w	r0, #1024	; 0x400
  gpiop->PUPDR   = config->pupdr;
 800422c:	60cb      	str	r3, [r1, #12]
  gpiop->ODR     = config->odr;
 800422e:	6148      	str	r0, [r1, #20]
  gpiop->AFRL    = config->afrl;
 8004230:	483b      	ldr	r0, [pc, #236]	; (8004320 <__early_init+0x210>)
 8004232:	6208      	str	r0, [r1, #32]
  gpiop->AFRH    = config->afrh;
 8004234:	483b      	ldr	r0, [pc, #236]	; (8004324 <__early_init+0x214>)
 8004236:	6248      	str	r0, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8004238:	f1a0 50d5 	sub.w	r0, r0, #446693376	; 0x1aa00000
 800423c:	f5a0 10d4 	sub.w	r0, r0, #1736704	; 0x1a8000
 8004240:	f2a0 5072 	subw	r0, r0, #1394	; 0x572
 8004244:	6008      	str	r0, [r1, #0]
  gpiop->OTYPER  = config->otyper;
 8004246:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8004248:	6095      	str	r5, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 800424a:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 800424c:	6154      	str	r4, [r2, #20]
  gpiop->AFRL    = config->afrl;
 800424e:	4c36      	ldr	r4, [pc, #216]	; (8004328 <__early_init+0x218>)
  gpiop->OTYPER  = config->otyper;
 8004250:	4836      	ldr	r0, [pc, #216]	; (800432c <__early_init+0x21c>)
  gpiop->AFRL    = config->afrl;
 8004252:	6214      	str	r4, [r2, #32]
  gpiop->OSPEEDR = config->ospeedr;
 8004254:	4d36      	ldr	r5, [pc, #216]	; (8004330 <__early_init+0x220>)
  gpiop->MODER   = config->moder;
 8004256:	4c37      	ldr	r4, [pc, #220]	; (8004334 <__early_init+0x224>)
  gpiop->AFRH    = config->afrh;
 8004258:	6253      	str	r3, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800425a:	6014      	str	r4, [r2, #0]
 800425c:	f04f 34ff 	mov.w	r4, #4294967295
  gpiop->OTYPER  = config->otyper;
 8004260:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8004262:	6085      	str	r5, [r0, #8]
  gpiop->AFRL    = config->afrl;
 8004264:	f1a5 45ab 	sub.w	r5, r5, #1434451968	; 0x55800000
  gpiop->PUPDR   = config->pupdr;
 8004268:	60c3      	str	r3, [r0, #12]
  gpiop->AFRL    = config->afrl;
 800426a:	f5a5 15dd 	sub.w	r5, r5, #1810432	; 0x1ba000
  gpiop->ODR     = config->odr;
 800426e:	6143      	str	r3, [r0, #20]
  gpiop->AFRL    = config->afrl;
 8004270:	f6a5 757c 	subw	r5, r5, #3964	; 0xf7c
 8004274:	6205      	str	r5, [r0, #32]
  gpiop->MODER   = config->moder;
 8004276:	4d30      	ldr	r5, [pc, #192]	; (8004338 <__early_init+0x228>)
  gpiop->AFRH    = config->afrh;
 8004278:	6243      	str	r3, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800427a:	6005      	str	r5, [r0, #0]
  gpiop->OTYPER  = config->otyper;
 800427c:	f8c1 3c04 	str.w	r3, [r1, #3076]	; 0xc04
  gpiop->OSPEEDR = config->ospeedr;
 8004280:	f8c1 3c08 	str.w	r3, [r1, #3080]	; 0xc08
  gpiop->PUPDR   = config->pupdr;
 8004284:	f8c1 3c0c 	str.w	r3, [r1, #3084]	; 0xc0c
  gpiop->ODR     = config->odr;
 8004288:	f8c1 3c14 	str.w	r3, [r1, #3092]	; 0xc14
  gpiop->AFRL    = config->afrl;
 800428c:	f8c1 3c20 	str.w	r3, [r1, #3104]	; 0xc20
  gpiop->AFRH    = config->afrh;
 8004290:	f8c1 3c24 	str.w	r3, [r1, #3108]	; 0xc24
  gpiop->MODER   = config->moder;
 8004294:	f8c1 4c00 	str.w	r4, [r1, #3072]	; 0xc00
  gpiop->OTYPER  = config->otyper;
 8004298:	f8c2 3c04 	str.w	r3, [r2, #3076]	; 0xc04
  gpiop->OSPEEDR = config->ospeedr;
 800429c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
  gpiop->PUPDR   = config->pupdr;
 80042a0:	f8c2 3c0c 	str.w	r3, [r2, #3084]	; 0xc0c
  gpiop->ODR     = config->odr;
 80042a4:	f8c2 3c14 	str.w	r3, [r2, #3092]	; 0xc14
  gpiop->AFRL    = config->afrl;
 80042a8:	f8c2 3c20 	str.w	r3, [r2, #3104]	; 0xc20
  gpiop->AFRH    = config->afrh;
 80042ac:	f8c2 3c24 	str.w	r3, [r2, #3108]	; 0xc24
  gpiop->MODER   = config->moder;
 80042b0:	f8c2 4c00 	str.w	r4, [r2, #3072]	; 0xc00

  stm32_gpio_init();
  stm32_clock_init();
}
 80042b4:	bc30      	pop	{r4, r5}
  stm32_clock_init();
 80042b6:	f7fd bd53 	b.w	8001d60 <stm32_clock_init>
 80042ba:	bf00      	nop
 80042bc:	58024400 	.word	0x58024400
 80042c0:	fffff800 	.word	0xfffff800
 80042c4:	3ffd1417 	.word	0x3ffd1417
 80042c8:	58020000 	.word	0x58020000
 80042cc:	58020400 	.word	0x58020400
 80042d0:	50cccccc 	.word	0x50cccccc
 80042d4:	000aa770 	.word	0x000aa770
 80042d8:	eaa8d7d6 	.word	0xeaa8d7d6
 80042dc:	ff004fc0 	.word	0xff004fc0
 80042e0:	00666000 	.word	0x00666000
 80042e4:	cc880000 	.word	0xcc880000
 80042e8:	aaff7abf 	.word	0xaaff7abf
 80042ec:	07ff0000 	.word	0x07ff0000
 80042f0:	000ccccc 	.word	0x000ccccc
 80042f4:	f2aaffff 	.word	0xf2aaffff
 80042f8:	58020c00 	.word	0x58020c00
 80042fc:	f07fd03f 	.word	0xf07fd03f
 8004300:	50000ccc 	.word	0x50000ccc
 8004304:	af6a9fea 	.word	0xaf6a9fea
 8004308:	ffffc01f 	.word	0xffffc01f
 800430c:	c00000cc 	.word	0xc00000cc
 8004310:	ffdfdfff 	.word	0xffdfdfff
 8004314:	ccccc055 	.word	0xccccc055
 8004318:	58021800 	.word	0x58021800
 800431c:	ffdf1f3f 	.word	0xffdf1f3f
 8004320:	00cc0ccc 	.word	0x00cc0ccc
 8004324:	c555505c 	.word	0xc555505c
 8004328:	00c0cc00 	.word	0x00c0cc00
 800432c:	58022000 	.word	0x58022000
 8004330:	0045ffcc 	.word	0x0045ffcc
 8004334:	ffff7baf 	.word	0xffff7baf
 8004338:	ff71aabb 	.word	0xff71aabb
 800433c:	00000000 	.word	0x00000000

08004340 <sdc_lld_is_card_inserted>:
bool sdc_lld_is_card_inserted(SDCDriver *sdcp) {

  (void)sdcp;
  /* CHTODO: Fill the implementation.*/
  return true;
}
 8004340:	2001      	movs	r0, #1
 8004342:	4770      	bx	lr
	...

08004350 <sdc_lld_is_write_protected>:
bool sdc_lld_is_write_protected(SDCDriver *sdcp) {

  (void)sdcp;
  /* CHTODO: Fill the implementation.*/
  return false;
}
 8004350:	2000      	movs	r0, #0
 8004352:	4770      	bx	lr
	...

08004360 <boardInit>:
/**
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {
}
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
	...

08004370 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 8004370:	b530      	push	{r4, r5, lr}
 8004372:	b087      	sub	sp, #28
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 8004374:	4d11      	ldr	r5, [pc, #68]	; (80043bc <chSysInit+0x4c>)
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
    ch_system.instances[i] = NULL;
 8004376:	2300      	movs	r3, #0
  ch_system.state = ch_sys_initializing;
 8004378:	2201      	movs	r2, #1

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
 800437a:	4668      	mov	r0, sp
 800437c:	2404      	movs	r4, #4
 800437e:	702a      	strb	r2, [r5, #0]
  tcp->offset = (rtcnt_t)0;
 8004380:	e9c5 3301 	strd	r3, r3, [r5, #4]
  chTMObjectInit(&tm);
 8004384:	f000 fc94 	bl	8004cb0 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
  do {
    chTMStartMeasurementX(&tm);
 8004388:	4668      	mov	r0, sp
 800438a:	f000 fca1 	bl	8004cd0 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 800438e:	4668      	mov	r0, sp
 8004390:	f000 fca6 	bl	8004ce0 <chTMStopMeasurementX>
    i--;
  } while (i > 0U);
 8004394:	3c01      	subs	r4, #1
 8004396:	d1f7      	bne.n	8004388 <chSysInit+0x18>
  tcp->offset = tm.best;
 8004398:	9b00      	ldr	r3, [sp, #0]
 800439a:	60ab      	str	r3, [r5, #8]
 * @notapi
 */
static inline void __oslib_init(void) {

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 800439c:	f000 fdb0 	bl	8004f00 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 80043a0:	f000 fdf6 	bl	8004f90 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 80043a4:	f000 fe14 	bl	8004fd0 <__factory_init>

  /* OS library modules.*/
  __oslib_init();

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 80043a8:	4905      	ldr	r1, [pc, #20]	; (80043c0 <chSysInit+0x50>)
 80043aa:	4806      	ldr	r0, [pc, #24]	; (80043c4 <chSysInit+0x54>)
 80043ac:	f000 fb38 	bl	8004a20 <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 80043b0:	2302      	movs	r3, #2
 80043b2:	702b      	strb	r3, [r5, #0]
 80043b4:	f384 8811 	msr	BASEPRI, r4
  chSysUnlock();
}
 80043b8:	b007      	add	sp, #28
 80043ba:	bd30      	pop	{r4, r5, pc}
 80043bc:	24000e00 	.word	0x24000e00
 80043c0:	08005d90 	.word	0x08005d90
 80043c4:	24000440 	.word	0x24000440
	...

080043d0 <chSysTimerHandlerI>:
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 80043d0:	f000 b996 	b.w	8004700 <chVTDoTickI>
	...

080043e0 <chSysPolledDelayX>:
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 80043e0:	4a03      	ldr	r2, [pc, #12]	; (80043f0 <chSysPolledDelayX+0x10>)
 80043e2:	6851      	ldr	r1, [r2, #4]
 80043e4:	6853      	ldr	r3, [r2, #4]
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 80043e6:	1a5b      	subs	r3, r3, r1
 */
void chSysPolledDelayX(rtcnt_t cycles) {
  rtcnt_t start = chSysGetRealtimeCounterX();
  rtcnt_t end  = start + cycles;

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 80043e8:	4298      	cmp	r0, r3
 80043ea:	d8fb      	bhi.n	80043e4 <chSysPolledDelayX+0x4>
  }
}
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	e0001000 	.word	0xe0001000
	...

08004400 <chRFCUCollectFaultsI>:
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8004400:	4a02      	ldr	r2, [pc, #8]	; (800440c <chRFCUCollectFaultsI+0xc>)
 8004402:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8004404:	4303      	orrs	r3, r0
 8004406:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	24000440 	.word	0x24000440

08004410 <trace_next.constprop.0>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 8004410:	b538      	push	{r3, r4, r5, lr}

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8004412:	4c0c      	ldr	r4, [pc, #48]	; (8004444 <trace_next.constprop.0+0x34>)
 8004414:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {

  return stGetCounter();
 8004418:	f7fc f95a 	bl	80006d0 <stGetCounter>
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 800441c:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 8004420:	f504 6109 	add.w	r1, r4, #2192	; 0x890
 8004424:	4a08      	ldr	r2, [pc, #32]	; (8004448 <trace_next.constprop.0+0x38>)
  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8004426:	6068      	str	r0, [r5, #4]
 8004428:	6850      	ldr	r0, [r2, #4]
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	f360 221f 	bfi	r2, r0, #8, #24
 8004430:	f843 2b10 	str.w	r2, [r3], #16
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 8004434:	f104 0290 	add.w	r2, r4, #144	; 0x90
 8004438:	428b      	cmp	r3, r1
 800443a:	bf28      	it	cs
 800443c:	4613      	movcs	r3, r2
 800443e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  }
}
 8004442:	bd38      	pop	{r3, r4, r5, pc}
 8004444:	24000440 	.word	0x24000440
 8004448:	e0001000 	.word	0xe0001000
 800444c:	00000000 	.word	0x00000000

08004450 <__trace_object_init>:
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8004450:	4602      	mov	r2, r0
 8004452:	4907      	ldr	r1, [pc, #28]	; (8004470 <__trace_object_init+0x20>)
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
  tbp->ptr       = &tbp->buffer[0];
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8004454:	2300      	movs	r3, #0
  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8004456:	f842 1b08 	str.w	r1, [r2], #8
  tbp->ptr       = &tbp->buffer[0];
 800445a:	6042      	str	r2, [r0, #4]
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 800445c:	eb00 1203 	add.w	r2, r0, r3, lsl #4
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8004460:	3301      	adds	r3, #1
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8004462:	7a11      	ldrb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8004464:	2b80      	cmp	r3, #128	; 0x80
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8004466:	f36f 0102 	bfc	r1, #0, #3
 800446a:	7211      	strb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 800446c:	d1f6      	bne.n	800445c <__trace_object_init+0xc>
  }
}
 800446e:	4770      	bx	lr
 8004470:	0080ffff 	.word	0x0080ffff
	...

08004480 <__trace_ready>:
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 8004480:	4b09      	ldr	r3, [pc, #36]	; (80044a8 <__trace_ready+0x28>)
 8004482:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 8004486:	07d2      	lsls	r2, r2, #31
 8004488:	d500      	bpl.n	800448c <__trace_ready+0xc>
 800448a:	4770      	bx	lr
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 800448c:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
void __trace_ready(thread_t *tp, msg_t msg) {
 8004490:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8004492:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8004496:	00d3      	lsls	r3, r2, #3
 8004498:	f043 0301 	orr.w	r3, r3, #1
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 800449c:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 80044a0:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 80044a2:	bc10      	pop	{r4}
    trace_next(oip);
 80044a4:	f7ff bfb4 	b.w	8004410 <trace_next.constprop.0>
 80044a8:	24000440 	.word	0x24000440
 80044ac:	00000000 	.word	0x00000000

080044b0 <__trace_switch>:
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 80044b0:	4b0a      	ldr	r3, [pc, #40]	; (80044dc <__trace_switch+0x2c>)
 80044b2:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 80044b6:	0792      	lsls	r2, r2, #30
 80044b8:	d500      	bpl.n	80044bc <__trace_switch+0xc>
 80044ba:	4770      	bx	lr
void __trace_switch(thread_t *ntp, thread_t *otp) {
 80044bc:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 80044be:	f891 2024 	ldrb.w	r2, [r1, #36]	; 0x24
 80044c2:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 80044c6:	00d3      	lsls	r3, r2, #3
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 80044c8:	6a89      	ldr	r1, [r1, #40]	; 0x28
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 80044ca:	f043 0302 	orr.w	r3, r3, #2
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 80044ce:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 80044d2:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 80044d4:	bc10      	pop	{r4}
    trace_next(oip);
 80044d6:	f7ff bf9b 	b.w	8004410 <trace_next.constprop.0>
 80044da:	bf00      	nop
 80044dc:	24000440 	.word	0x24000440

080044e0 <__trace_isr_enter>:
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 80044e0:	4a0a      	ldr	r2, [pc, #40]	; (800450c <__trace_isr_enter+0x2c>)
 80044e2:	f8b2 3088 	ldrh.w	r3, [r2, #136]	; 0x88
void __trace_isr_enter(const char *isr) {
 80044e6:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 80044e8:	f013 0404 	ands.w	r4, r3, #4
 80044ec:	d000      	beq.n	80044f0 <__trace_isr_enter+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 80044ee:	bd10      	pop	{r4, pc}
 80044f0:	2330      	movs	r3, #48	; 0x30
 80044f2:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 80044f6:	2103      	movs	r1, #3
 80044f8:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80044fc:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 80044fe:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 8004500:	f7ff ff86 	bl	8004410 <trace_next.constprop.0>
 8004504:	f384 8811 	msr	BASEPRI, r4
}
 8004508:	bd10      	pop	{r4, pc}
 800450a:	bf00      	nop
 800450c:	24000440 	.word	0x24000440

08004510 <__trace_isr_leave>:
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8004510:	4a0a      	ldr	r2, [pc, #40]	; (800453c <__trace_isr_leave+0x2c>)
 8004512:	f8b2 3088 	ldrh.w	r3, [r2, #136]	; 0x88
void __trace_isr_leave(const char *isr) {
 8004516:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8004518:	f013 0404 	ands.w	r4, r3, #4
 800451c:	d000      	beq.n	8004520 <__trace_isr_leave+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 800451e:	bd10      	pop	{r4, pc}
 8004520:	2330      	movs	r3, #48	; 0x30
 8004522:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 8004526:	2104      	movs	r1, #4
 8004528:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800452c:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 800452e:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 8004530:	f7ff ff6e 	bl	8004410 <trace_next.constprop.0>
 8004534:	f384 8811 	msr	BASEPRI, r4
}
 8004538:	bd10      	pop	{r4, pc}
 800453a:	bf00      	nop
 800453c:	24000440 	.word	0x24000440

08004540 <vt_insert_first.constprop.0>:

/**
 * @brief   Inserts a timer as first element in a delta list.
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
 8004540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004542:	4614      	mov	r4, r2
                            sysinterval_t delay) {
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 8004544:	4d14      	ldr	r5, [pc, #80]	; (8004598 <vt_insert_first.constprop.0+0x58>)
static void vt_insert_first(virtual_timers_list_t *vtlp,
 8004546:	4603      	mov	r3, r0
 8004548:	460e      	mov	r6, r1
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {

  dlp->delta      = delta;
  dlp->prev       = dlhp;
 800454a:	f105 0210 	add.w	r2, r5, #16
 800454e:	2c02      	cmp	r4, #2
  vtlp->lasttime = now;
 8004550:	61e9      	str	r1, [r5, #28]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8004552:	f04f 0702 	mov.w	r7, #2
  dlp->delta      = delta;
 8004556:	6084      	str	r4, [r0, #8]
  dlp->prev       = dlhp;
 8004558:	bf38      	it	cc
 800455a:	2402      	movcc	r4, #2
 800455c:	6042      	str	r2, [r0, #4]
  dlp->next       = dlp->prev->next;
 800455e:	692a      	ldr	r2, [r5, #16]
 8004560:	6002      	str	r2, [r0, #0]
  dlp->next->prev = dlp;
 8004562:	6050      	str	r0, [r2, #4]
  stStartAlarm(time);
 8004564:	1908      	adds	r0, r1, r4
  dlhp->next      = dlp;
 8004566:	612b      	str	r3, [r5, #16]
 8004568:	f7fc f8ba 	bl	80006e0 <stStartAlarm>
  return stGetCounter();
 800456c:	f7fc f8b0 	bl	80006d0 <stGetCounter>
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8004570:	1b82      	subs	r2, r0, r6
 8004572:	4603      	mov	r3, r0
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8004574:	42a2      	cmp	r2, r4
 8004576:	d207      	bcs.n	8004588 <vt_insert_first.constprop.0+0x48>
    delay = currdelta;
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8004578:	2f02      	cmp	r7, #2
 800457a:	d800      	bhi.n	800457e <vt_insert_first.constprop.0+0x3e>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 800457c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800457e:	2001      	movs	r0, #1
}
 8004580:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004584:	f7ff bf3c 	b.w	8004400 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 8004588:	1c7c      	adds	r4, r7, #1
  stSetAlarm(time);
 800458a:	1930      	adds	r0, r6, r4
 800458c:	4627      	mov	r7, r4
    now = newnow;
 800458e:	461e      	mov	r6, r3
 8004590:	f7fc f8b6 	bl	8000700 <stSetAlarm>
  while (true) {
 8004594:	e7ea      	b.n	800456c <vt_insert_first.constprop.0+0x2c>
 8004596:	bf00      	nop
 8004598:	24000440 	.word	0x24000440
 800459c:	00000000 	.word	0x00000000

080045a0 <vt_enqueue.constprop.0>:
#endif /* CH_CFG_ST_TIMEDELTA > 0 */

/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
 80045a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return (bool)(dlhp == dlhp->next);
 80045a4:	f8df 909c 	ldr.w	r9, [pc, #156]	; 8004644 <vt_enqueue.constprop.0+0xa4>
 80045a8:	4607      	mov	r7, r0
 80045aa:	460e      	mov	r6, r1
  return stGetCounter();
 80045ac:	f7fc f890 	bl	80006d0 <stGetCounter>
 80045b0:	464b      	mov	r3, r9
 80045b2:	4680      	mov	r8, r0
 80045b4:	f853 5f10 	ldr.w	r5, [r3, #16]!
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 80045b8:	429d      	cmp	r5, r3
 80045ba:	d037      	beq.n	800462c <vt_enqueue.constprop.0+0x8c>
 80045bc:	f8d9 401c 	ldr.w	r4, [r9, #28]
      delta = delay;
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 80045c0:	68ab      	ldr	r3, [r5, #8]
 80045c2:	1b04      	subs	r4, r0, r4
      delta = delay;
 80045c4:	1934      	adds	r4, r6, r4
 80045c6:	bf28      	it	cs
 80045c8:	4634      	movcs	r4, r6
    if (delta < vtlp->dlist.next->delta) {
 80045ca:	42a3      	cmp	r3, r4
 80045cc:	d815      	bhi.n	80045fa <vt_enqueue.constprop.0+0x5a>
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
  while (likely(dlp->delta < delta)) {
 80045ce:	429c      	cmp	r4, r3
 80045d0:	d904      	bls.n	80045dc <vt_enqueue.constprop.0+0x3c>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
    dlp = dlp->next;
 80045d2:	682d      	ldr	r5, [r5, #0]
    delta -= dlp->delta;
 80045d4:	1ae4      	subs	r4, r4, r3
  while (likely(dlp->delta < delta)) {
 80045d6:	68ab      	ldr	r3, [r5, #8]
 80045d8:	42a3      	cmp	r3, r4
 80045da:	d3fa      	bcc.n	80045d2 <vt_enqueue.constprop.0+0x32>
  dlp->prev       = dlp->next->prev;
 80045dc:	686b      	ldr	r3, [r5, #4]
  dlp->delta -= delta;

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 80045de:	f04f 32ff 	mov.w	r2, #4294967295
  dlp->delta      = delta;
 80045e2:	60bc      	str	r4, [r7, #8]
  dlp->prev       = dlp->next->prev;
 80045e4:	e9c7 5300 	strd	r5, r3, [r7]
  dlp->prev->next = dlp;
 80045e8:	601f      	str	r7, [r3, #0]
  dlp->delta -= delta;
 80045ea:	68ab      	ldr	r3, [r5, #8]
  dlhp->prev      = dlp;
 80045ec:	606f      	str	r7, [r5, #4]
  dlp->delta -= delta;
 80045ee:	1b1b      	subs	r3, r3, r4
 80045f0:	60ab      	str	r3, [r5, #8]
  dlhp->delta = (sysinterval_t)-1;
 80045f2:	f8c9 2018 	str.w	r2, [r9, #24]
  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
}
 80045f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (delay < currdelta) {
 80045fa:	2e02      	cmp	r6, #2
    if (delta < vtlp->dlist.next->delta) {
 80045fc:	f04f 0502 	mov.w	r5, #2
 8004600:	bf38      	it	cc
 8004602:	2602      	movcc	r6, #2
  stSetAlarm(time);
 8004604:	eb08 0006 	add.w	r0, r8, r6
 8004608:	f7fc f87a 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 800460c:	f7fc f860 	bl	80006d0 <stGetCounter>
 8004610:	eba0 0808 	sub.w	r8, r0, r8
    if (likely(nowdelta < delay)) {
 8004614:	4546      	cmp	r6, r8
 8004616:	d910      	bls.n	800463a <vt_enqueue.constprop.0+0x9a>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8004618:	2d02      	cmp	r5, #2
 800461a:	d803      	bhi.n	8004624 <vt_enqueue.constprop.0+0x84>
  dlp = dlhp->next;
 800461c:	f8d9 5010 	ldr.w	r5, [r9, #16]
  while (likely(dlp->delta < delta)) {
 8004620:	68ab      	ldr	r3, [r5, #8]
 8004622:	e7d4      	b.n	80045ce <vt_enqueue.constprop.0+0x2e>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004624:	2001      	movs	r0, #1
 8004626:	f7ff feeb 	bl	8004400 <chRFCUCollectFaultsI>
 800462a:	e7f7      	b.n	800461c <vt_enqueue.constprop.0+0x7c>
      vt_insert_first(vtlp, vtp, now, delay);
 800462c:	4632      	mov	r2, r6
 800462e:	4601      	mov	r1, r0
 8004630:	4638      	mov	r0, r7
}
 8004632:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      vt_insert_first(vtlp, vtp, now, delay);
 8004636:	f7ff bf83 	b.w	8004540 <vt_insert_first.constprop.0>
    currdelta += (sysinterval_t)1;
 800463a:	3501      	adds	r5, #1
    now = newnow;
 800463c:	4680      	mov	r8, r0
    currdelta += (sysinterval_t)1;
 800463e:	462e      	mov	r6, r5
  while (true) {
 8004640:	e7e0      	b.n	8004604 <vt_enqueue.constprop.0+0x64>
 8004642:	bf00      	nop
 8004644:	24000440 	.word	0x24000440
	...

08004650 <chVTDoSetI>:

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 8004650:	6103      	str	r3, [r0, #16]
  vtp->func    = vtfunc;
  vtp->reload  = (sysinterval_t)0;
 8004652:	2300      	movs	r3, #0
  vtp->func    = vtfunc;
 8004654:	60c2      	str	r2, [r0, #12]
  vtp->reload  = (sysinterval_t)0;
 8004656:	6143      	str	r3, [r0, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 8004658:	f7ff bfa2 	b.w	80045a0 <vt_enqueue.constprop.0>
 800465c:	0000      	movs	r0, r0
	...

08004660 <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8004660:	b570      	push	{r4, r5, r6, lr}
  return (bool)(dlhp->next == dlp);
 8004662:	4c23      	ldr	r4, [pc, #140]	; (80046f0 <chVTDoResetI+0x90>)
 8004664:	6923      	ldr	r3, [r4, #16]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8004666:	4298      	cmp	r0, r3
 8004668:	d00d      	beq.n	8004686 <chVTDoResetI+0x26>
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {

  dlp->prev->next = dlp->next;
 800466a:	6803      	ldr	r3, [r0, #0]
 800466c:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8004670:	6013      	str	r3, [r2, #0]
  dlp->next->prev = dlp->prev;
 8004672:	605a      	str	r2, [r3, #4]

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8004674:	689a      	ldr	r2, [r3, #8]
 8004676:	440a      	add	r2, r1

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8004678:	2100      	movs	r1, #0
    vtp->dlist.next->delta += vtp->dlist.delta;
 800467a:	609a      	str	r2, [r3, #8]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 800467c:	f04f 33ff 	mov.w	r3, #4294967295
    vtp->dlist.next = NULL;
 8004680:	6001      	str	r1, [r0, #0]
    vtlp->dlist.delta = (sysinterval_t)-1;
 8004682:	61a3      	str	r3, [r4, #24]
  delta = vtlp->dlist.next->delta - nowdelta;

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8004684:	bd70      	pop	{r4, r5, r6, pc}
  dlhp->next       = dlp->next;
 8004686:	6802      	ldr	r2, [r0, #0]
 8004688:	4623      	mov	r3, r4
  vtp->dlist.next = NULL;
 800468a:	2100      	movs	r1, #0
 800468c:	f843 2f10 	str.w	r2, [r3, #16]!
  dlhp->next->prev = dlhp;
 8004690:	6053      	str	r3, [r2, #4]
 8004692:	6001      	str	r1, [r0, #0]
  return (bool)(dlhp == dlhp->next);
 8004694:	6922      	ldr	r2, [r4, #16]
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8004696:	429a      	cmp	r2, r3
 8004698:	d021      	beq.n	80046de <chVTDoResetI+0x7e>
  vtlp->dlist.next->delta += vtp->dlist.delta;
 800469a:	6893      	ldr	r3, [r2, #8]
 800469c:	6881      	ldr	r1, [r0, #8]
 800469e:	440b      	add	r3, r1
 80046a0:	6093      	str	r3, [r2, #8]
 80046a2:	f7fc f815 	bl	80006d0 <stGetCounter>
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80046a6:	69e5      	ldr	r5, [r4, #28]
  if (nowdelta >= vtlp->dlist.next->delta) {
 80046a8:	6923      	ldr	r3, [r4, #16]
 80046aa:	4604      	mov	r4, r0
 80046ac:	1b42      	subs	r2, r0, r5
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d9e7      	bls.n	8004684 <chVTDoResetI+0x24>
  delta = vtlp->dlist.next->delta - nowdelta;
 80046b4:	441d      	add	r5, r3
 80046b6:	2602      	movs	r6, #2
 80046b8:	1a2d      	subs	r5, r5, r0
 80046ba:	42b5      	cmp	r5, r6
 80046bc:	bf38      	it	cc
 80046be:	4635      	movcc	r5, r6
  stSetAlarm(time);
 80046c0:	1960      	adds	r0, r4, r5
 80046c2:	f7fc f81d 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 80046c6:	f7fc f803 	bl	80006d0 <stGetCounter>
 80046ca:	1b04      	subs	r4, r0, r4
    if (likely(nowdelta < delay)) {
 80046cc:	42a5      	cmp	r5, r4
 80046ce:	d90a      	bls.n	80046e6 <chVTDoResetI+0x86>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 80046d0:	2e02      	cmp	r6, #2
 80046d2:	d9d7      	bls.n	8004684 <chVTDoResetI+0x24>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 80046d4:	2001      	movs	r0, #1
}
 80046d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 80046da:	f7ff be91 	b.w	8004400 <chRFCUCollectFaultsI>
}
 80046de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  stStopAlarm();
 80046e2:	f7fc b805 	b.w	80006f0 <stStopAlarm>
    currdelta += (sysinterval_t)1;
 80046e6:	3601      	adds	r6, #1
    now = newnow;
 80046e8:	4604      	mov	r4, r0
    currdelta += (sysinterval_t)1;
 80046ea:	4635      	mov	r5, r6
  while (true) {
 80046ec:	e7e8      	b.n	80046c0 <chVTDoResetI+0x60>
 80046ee:	bf00      	nop
 80046f0:	24000440 	.word	0x24000440
	...

08004700 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 8004700:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004704:	4e3c      	ldr	r6, [pc, #240]	; (80047f8 <chVTDoTickI+0xf8>)
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
    vtlp->lasttime = lasttime;

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
    vtp->dlist.next = NULL;
 8004706:	2700      	movs	r7, #0
 8004708:	f04f 0930 	mov.w	r9, #48	; 0x30
 800470c:	f106 0810 	add.w	r8, r6, #16
 8004710:	e009      	b.n	8004726 <chVTDoTickI+0x26>
 8004712:	f387 8811 	msr	BASEPRI, r7
    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();

    vtp->func(vtp, vtp->par);
 8004716:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 800471a:	4620      	mov	r0, r4
 800471c:	4798      	blx	r3
 800471e:	f389 8811 	msr	BASEPRI, r9

    chSysLockFromISR();

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 8004722:	6963      	ldr	r3, [r4, #20]
 8004724:	b9ab      	cbnz	r3, 8004752 <chVTDoTickI+0x52>
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 8004726:	6934      	ldr	r4, [r6, #16]
  return stGetCounter();
 8004728:	f7fb ffd2 	bl	80006d0 <stGetCounter>
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 800472c:	69f3      	ldr	r3, [r6, #28]
 800472e:	4605      	mov	r5, r0
    if (nowdelta < vtp->dlist.delta) {
 8004730:	68a2      	ldr	r2, [r4, #8]
 8004732:	1ac1      	subs	r1, r0, r3
 8004734:	428a      	cmp	r2, r1
 8004736:	d82c      	bhi.n	8004792 <chVTDoTickI+0x92>
  return systime + (systime_t)interval;
 8004738:	189d      	adds	r5, r3, r2
  dlp->prev->next = dlp->next;
 800473a:	e9d4 1000 	ldrd	r1, r0, [r4]
    vtlp->lasttime = lasttime;
 800473e:	61f5      	str	r5, [r6, #28]
 8004740:	6001      	str	r1, [r0, #0]
  dlp->next->prev = dlp->prev;
 8004742:	6048      	str	r0, [r1, #4]
    vtp->dlist.next = NULL;
 8004744:	6027      	str	r7, [r4, #0]
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8004746:	6933      	ldr	r3, [r6, #16]
 8004748:	4543      	cmp	r3, r8
 800474a:	d1e2      	bne.n	8004712 <chVTDoTickI+0x12>
  stStopAlarm();
 800474c:	f7fb ffd0 	bl	80006f0 <stStopAlarm>
}
 8004750:	e7df      	b.n	8004712 <chVTDoTickI+0x12>
  return stGetCounter();
 8004752:	f7fb ffbd 	bl	80006d0 <stGetCounter>
      now = chVTGetSystemTimeX();
      nowdelta = chTimeDiffX(lasttime, now);

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 8004756:	6963      	ldr	r3, [r4, #20]
  return (sysinterval_t)((systime_t)(end - start));
 8004758:	eba0 0b05 	sub.w	fp, r0, r5
 800475c:	4682      	mov	sl, r0
 800475e:	455b      	cmp	r3, fp
 8004760:	d32f      	bcc.n	80047c2 <chVTDoTickI+0xc2>
  return (bool)(dlhp == dlhp->next);
 8004762:	6931      	ldr	r1, [r6, #16]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8004764:	4541      	cmp	r1, r8
 8004766:	d03d      	beq.n	80047e4 <chVTDoTickI+0xe4>
  while (likely(dlp->delta < delta)) {
 8004768:	688a      	ldr	r2, [r1, #8]
 800476a:	4293      	cmp	r3, r2
 800476c:	d904      	bls.n	8004778 <chVTDoTickI+0x78>
    dlp = dlp->next;
 800476e:	6809      	ldr	r1, [r1, #0]
    delta -= dlp->delta;
 8004770:	1a9b      	subs	r3, r3, r2
  while (likely(dlp->delta < delta)) {
 8004772:	688a      	ldr	r2, [r1, #8]
 8004774:	429a      	cmp	r2, r3
 8004776:	d3fa      	bcc.n	800476e <chVTDoTickI+0x6e>
  dlp->prev       = dlp->next->prev;
 8004778:	684a      	ldr	r2, [r1, #4]
  dlp->delta      = delta;
 800477a:	60a3      	str	r3, [r4, #8]
  dlp->prev       = dlp->next->prev;
 800477c:	e9c4 1200 	strd	r1, r2, [r4]
  dlp->prev->next = dlp;
 8004780:	6014      	str	r4, [r2, #0]
  dlp->delta -= delta;
 8004782:	688a      	ldr	r2, [r1, #8]
  dlhp->prev      = dlp;
 8004784:	604c      	str	r4, [r1, #4]
  dlp->delta -= delta;
 8004786:	1ad2      	subs	r2, r2, r3
  dlhp->delta = (sysinterval_t)-1;
 8004788:	f04f 33ff 	mov.w	r3, #4294967295
  dlp->delta -= delta;
 800478c:	608a      	str	r2, [r1, #8]
  dlhp->delta = (sysinterval_t)-1;
 800478e:	61b3      	str	r3, [r6, #24]
}
 8004790:	e7c9      	b.n	8004726 <chVTDoTickI+0x26>
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8004792:	6931      	ldr	r1, [r6, #16]
 8004794:	4541      	cmp	r1, r8
 8004796:	d012      	beq.n	80047be <chVTDoTickI+0xbe>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtp->dlist.delta -= nowdelta;
 8004798:	4413      	add	r3, r2
 800479a:	2702      	movs	r7, #2
  vtlp->lasttime += nowdelta;
 800479c:	61f0      	str	r0, [r6, #28]
  vtp->dlist.delta -= nowdelta;
 800479e:	1a1b      	subs	r3, r3, r0
 80047a0:	42bb      	cmp	r3, r7
 80047a2:	461e      	mov	r6, r3
 80047a4:	60a3      	str	r3, [r4, #8]
 80047a6:	bf38      	it	cc
 80047a8:	463e      	movcc	r6, r7
  stSetAlarm(time);
 80047aa:	19a8      	adds	r0, r5, r6
 80047ac:	f7fb ffa8 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 80047b0:	f7fb ff8e 	bl	80006d0 <stGetCounter>
 80047b4:	1b45      	subs	r5, r0, r5
    if (likely(nowdelta < delay)) {
 80047b6:	42ae      	cmp	r6, r5
 80047b8:	d910      	bls.n	80047dc <chVTDoTickI+0xdc>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 80047ba:	2f02      	cmp	r7, #2
 80047bc:	d809      	bhi.n	80047d2 <chVTDoTickI+0xd2>

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 80047be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 80047c2:	2002      	movs	r0, #2
 80047c4:	f7ff fe1c 	bl	8004400 <chRFCUCollectFaultsI>
  return (bool)(dlhp == dlhp->next);
 80047c8:	6931      	ldr	r1, [r6, #16]
      if (ch_dlist_isempty(&vtlp->dlist)) {
 80047ca:	4541      	cmp	r1, r8
 80047cc:	d012      	beq.n	80047f4 <chVTDoTickI+0xf4>
 80047ce:	465b      	mov	r3, fp
 80047d0:	e7ca      	b.n	8004768 <chVTDoTickI+0x68>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 80047d2:	2001      	movs	r0, #1
}
 80047d4:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 80047d8:	f7ff be12 	b.w	8004400 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 80047dc:	3701      	adds	r7, #1
    now = newnow;
 80047de:	4605      	mov	r5, r0
    currdelta += (sysinterval_t)1;
 80047e0:	463e      	mov	r6, r7
  while (true) {
 80047e2:	e7e2      	b.n	80047aa <chVTDoTickI+0xaa>
        delay = vtp->reload - nowdelta;
 80047e4:	442b      	add	r3, r5
 80047e6:	1a1a      	subs	r2, r3, r0
        vt_insert_first(vtlp, vtp, now, delay);
 80047e8:	4651      	mov	r1, sl
 80047ea:	4620      	mov	r0, r4
}
 80047ec:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        vt_insert_first(vtlp, vtp, now, delay);
 80047f0:	f7ff bea6 	b.w	8004540 <vt_insert_first.constprop.0>
        delay = (sysinterval_t)0;
 80047f4:	2200      	movs	r2, #0
 80047f6:	e7f7      	b.n	80047e8 <chVTDoTickI+0xe8>
 80047f8:	24000440 	.word	0x24000440
 80047fc:	00000000 	.word	0x00000000

08004800 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 8004800:	b510      	push	{r4, lr}
 8004802:	2330      	movs	r3, #48	; 0x30
 8004804:	460c      	mov	r4, r1
 8004806:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = threadref(p);

  (void)vtp;

  chSysLockFromISR();
  switch (tp->state) {
 800480a:	f891 3024 	ldrb.w	r3, [r1, #36]	; 0x24
 800480e:	2b0c      	cmp	r3, #12
 8004810:	d810      	bhi.n	8004834 <__sch_wakeup+0x34>
 8004812:	e8df f003 	tbb	[pc, r3]
 8004816:	0f2b      	.short	0x0f2b
 8004818:	070b270f 	.word	0x070b270f
 800481c:	0f0f0b0f 	.word	0x0f0f0b0f
 8004820:	0f0f      	.short	0x0f0f
 8004822:	0b          	.byte	0x0b
 8004823:	00          	.byte	0x00
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8004824:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
 8004826:	6893      	ldr	r3, [r2, #8]
 8004828:	3301      	adds	r3, #1
 800482a:	6093      	str	r3, [r2, #8]
  p->prev->next = p->next;
 800482c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8004830:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8004832:	605a      	str	r2, [r3, #4]
    /* Any other state, nothing to do.*/
    break;
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 8004834:	f04f 31ff 	mov.w	r1, #4294967295
  __trace_ready(tp, tp->u.rdymsg);
 8004838:	4620      	mov	r0, r4
  tp->u.rdymsg = MSG_TIMEOUT;
 800483a:	62a1      	str	r1, [r4, #40]	; 0x28
  __trace_ready(tp, tp->u.rdymsg);
 800483c:	f7ff fe20 	bl	8004480 <__trace_ready>
  tp->state = CH_STATE_READY;
 8004840:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8004842:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio >= p->prio));
 8004844:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8004846:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 800484a:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 800484c:	689a      	ldr	r2, [r3, #8]
 800484e:	428a      	cmp	r2, r1
 8004850:	d2fb      	bcs.n	800484a <__sch_wakeup+0x4a>
  p->prev       = pqp->prev;
 8004852:	685a      	ldr	r2, [r3, #4]
 8004854:	2100      	movs	r1, #0
  p->next       = pqp;
 8004856:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 8004858:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 800485a:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 800485c:	605c      	str	r4, [r3, #4]
 800485e:	f381 8811 	msr	BASEPRI, r1
  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
  chSysUnlockFromISR();

  return;
}
 8004862:	bd10      	pop	{r4, pc}
    *tp->u.wttrp = NULL;
 8004864:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8004866:	2200      	movs	r2, #0
 8004868:	601a      	str	r2, [r3, #0]
    break;
 800486a:	e7e3      	b.n	8004834 <__sch_wakeup+0x34>
 800486c:	2300      	movs	r3, #0
 800486e:	f383 8811 	msr	BASEPRI, r3
}
 8004872:	bd10      	pop	{r4, pc}
	...

08004880 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8004880:	b510      	push	{r4, lr}
 8004882:	4604      	mov	r4, r0
  __trace_ready(tp, tp->u.rdymsg);
 8004884:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8004886:	f7ff fdfb 	bl	8004480 <__trace_ready>
  tp->state = CH_STATE_READY;
 800488a:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 800488c:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio >= p->prio));
 800488e:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8004890:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 8004894:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8004896:	689a      	ldr	r2, [r3, #8]
 8004898:	428a      	cmp	r2, r1
 800489a:	d2fb      	bcs.n	8004894 <chSchReadyI+0x14>
  p->prev       = pqp->prev;
 800489c:	685a      	ldr	r2, [r3, #4]
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
}
 800489e:	4620      	mov	r0, r4
  p->next       = pqp;
 80048a0:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 80048a2:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 80048a4:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 80048a6:	605c      	str	r4, [r3, #4]
 80048a8:	bd10      	pop	{r4, pc}
 80048aa:	bf00      	nop
 80048ac:	0000      	movs	r0, r0
	...

080048b0 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 80048b0:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 80048b2:	4b0b      	ldr	r3, [pc, #44]	; (80048e0 <chSchGoSleepS+0x30>)
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 80048b4:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 80048b6:	681c      	ldr	r4, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 80048b8:	68dd      	ldr	r5, [r3, #12]
  otp->state = newstate;
 80048ba:	f885 0024 	strb.w	r0, [r5, #36]	; 0x24
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 80048be:	4620      	mov	r0, r4
  pqp->next       = p->next;
 80048c0:	6822      	ldr	r2, [r4, #0]
  pqp->next->prev = pqp;
 80048c2:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 80048c4:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 80048c6:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  chSysSwitch(ntp, otp);
 80048ca:	4629      	mov	r1, r5
  __instance_set_currthread(oip, ntp);
 80048cc:	60dc      	str	r4, [r3, #12]
  chSysSwitch(ntp, otp);
 80048ce:	f7ff fdef 	bl	80044b0 <__trace_switch>
 80048d2:	4629      	mov	r1, r5
 80048d4:	4620      	mov	r0, r4
}
 80048d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 80048da:	f7fb bd71 	b.w	80003c0 <__port_switch>
 80048de:	bf00      	nop
 80048e0:	24000440 	.word	0x24000440
	...

080048f0 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 80048f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  thread_t *tp = __instance_get_currthread(currcore);

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 80048f2:	1c4b      	adds	r3, r1, #1
  thread_t *tp = __instance_get_currthread(currcore);
 80048f4:	4c1c      	ldr	r4, [pc, #112]	; (8004968 <chSchGoSleepTimeoutS+0x78>)
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 80048f6:	b087      	sub	sp, #28
 80048f8:	4605      	mov	r5, r0
  thread_t *tp = __instance_get_currthread(currcore);
 80048fa:	68e6      	ldr	r6, [r4, #12]
  if (TIME_INFINITE != timeout) {
 80048fc:	d01f      	beq.n	800493e <chSchGoSleepTimeoutS+0x4e>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 80048fe:	4633      	mov	r3, r6
 8004900:	4a1a      	ldr	r2, [pc, #104]	; (800496c <chSchGoSleepTimeoutS+0x7c>)
 8004902:	4668      	mov	r0, sp
 8004904:	f7ff fea4 	bl	8004650 <chVTDoSetI>
  thread_t *otp = __instance_get_currthread(oip);
 8004908:	68e7      	ldr	r7, [r4, #12]
  ntp->state = CH_STATE_CURRENT;
 800490a:	2201      	movs	r2, #1
  otp->state = newstate;
 800490c:	f887 5024 	strb.w	r5, [r7, #36]	; 0x24
  chSysSwitch(ntp, otp);
 8004910:	4639      	mov	r1, r7
  ch_priority_queue_t *p = pqp->next;
 8004912:	6825      	ldr	r5, [r4, #0]
  pqp->next       = p->next;
 8004914:	682b      	ldr	r3, [r5, #0]
 8004916:	4628      	mov	r0, r5
  pqp->next->prev = pqp;
 8004918:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 800491a:	f885 2024 	strb.w	r2, [r5, #36]	; 0x24
  pqp->next       = p->next;
 800491e:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 8004920:	60e5      	str	r5, [r4, #12]
  chSysSwitch(ntp, otp);
 8004922:	f7ff fdc5 	bl	80044b0 <__trace_switch>
 8004926:	4639      	mov	r1, r7
 8004928:	4628      	mov	r0, r5
 800492a:	f7fb fd49 	bl	80003c0 <__port_switch>
    chSchGoSleepS(newstate);
    if (chVTIsArmedI(&vt)) {
 800492e:	9b00      	ldr	r3, [sp, #0]
 8004930:	b113      	cbz	r3, 8004938 <chSchGoSleepTimeoutS+0x48>
      chVTDoResetI(&vt);
 8004932:	4668      	mov	r0, sp
 8004934:	f7ff fe94 	bl	8004660 <chVTDoResetI>
  else {
    chSchGoSleepS(newstate);
  }

  return tp->u.rdymsg;
}
 8004938:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 800493a:	b007      	add	sp, #28
 800493c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ch_priority_queue_t *p = pqp->next;
 800493e:	6827      	ldr	r7, [r4, #0]
  ntp->state = CH_STATE_CURRENT;
 8004940:	2201      	movs	r2, #1
  otp->state = newstate;
 8004942:	f886 0024 	strb.w	r0, [r6, #36]	; 0x24
  chSysSwitch(ntp, otp);
 8004946:	4631      	mov	r1, r6
  pqp->next       = p->next;
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	4638      	mov	r0, r7
  pqp->next->prev = pqp;
 800494c:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 800494e:	f887 2024 	strb.w	r2, [r7, #36]	; 0x24
  pqp->next       = p->next;
 8004952:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 8004954:	60e7      	str	r7, [r4, #12]
  chSysSwitch(ntp, otp);
 8004956:	f7ff fdab 	bl	80044b0 <__trace_switch>
 800495a:	4638      	mov	r0, r7
 800495c:	4631      	mov	r1, r6
 800495e:	f7fb fd2f 	bl	80003c0 <__port_switch>
}
 8004962:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8004964:	b007      	add	sp, #28
 8004966:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004968:	24000440 	.word	0x24000440
 800496c:	08004801 	.word	0x08004801

08004970 <chSchIsPreemptionRequired>:
 */
bool chSchIsPreemptionRequired(void) {
  os_instance_t *oip = currcore;
  thread_t *tp = __instance_get_currthread(oip);

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8004970:	4b04      	ldr	r3, [pc, #16]	; (8004984 <chSchIsPreemptionRequired+0x14>)
 8004972:	681a      	ldr	r2, [r3, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8004974:	68db      	ldr	r3, [r3, #12]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 8004976:	6890      	ldr	r0, [r2, #8]
 8004978:	689b      	ldr	r3, [r3, #8]
#endif
}
 800497a:	4298      	cmp	r0, r3
 800497c:	bf94      	ite	ls
 800497e:	2000      	movls	r0, #0
 8004980:	2001      	movhi	r0, #1
 8004982:	4770      	bx	lr
 8004984:	24000440 	.word	0x24000440
	...

08004990 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 8004990:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8004992:	4b13      	ldr	r3, [pc, #76]	; (80049e0 <chSchDoPreemption+0x50>)
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 8004994:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 8004996:	681d      	ldr	r5, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 8004998:	68dc      	ldr	r4, [r3, #12]
  pqp->next       = p->next;
 800499a:	682a      	ldr	r2, [r5, #0]
  __trace_ready(tp, tp->u.rdymsg);
 800499c:	4620      	mov	r0, r4
  pqp->next->prev = pqp;
 800499e:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 80049a0:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 80049a2:	f885 1024 	strb.w	r1, [r5, #36]	; 0x24
  __trace_ready(tp, tp->u.rdymsg);
 80049a6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  __instance_set_currthread(oip, ntp);
 80049a8:	60dd      	str	r5, [r3, #12]
  __trace_ready(tp, tp->u.rdymsg);
 80049aa:	f7ff fd69 	bl	8004480 <__trace_ready>
  tp->state = CH_STATE_READY;
 80049ae:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 80049b0:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio > p->prio));
 80049b2:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 80049b4:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 80049b8:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 80049ba:	689a      	ldr	r2, [r3, #8]
 80049bc:	428a      	cmp	r2, r1
 80049be:	d8fb      	bhi.n	80049b8 <chSchDoPreemption+0x28>
  p->prev       = pqp->prev;
 80049c0:	685a      	ldr	r2, [r3, #4]
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 80049c2:	4621      	mov	r1, r4
  p->next       = pqp;
 80049c4:	6023      	str	r3, [r4, #0]
 80049c6:	4628      	mov	r0, r5
  p->prev       = pqp->prev;
 80049c8:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 80049ca:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 80049cc:	605c      	str	r4, [r3, #4]
 80049ce:	f7ff fd6f 	bl	80044b0 <__trace_switch>
 80049d2:	4621      	mov	r1, r4
 80049d4:	4628      	mov	r0, r5
}
 80049d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 80049da:	f7fb bcf1 	b.w	80003c0 <__port_switch>
 80049de:	bf00      	nop
 80049e0:	24000440 	.word	0x24000440
	...

080049f0 <chSchRescheduleS>:
  if (likely(firstprio(&oip->rlist.pqueue) > tp->hdr.pqueue.prio)) {
 80049f0:	4b04      	ldr	r3, [pc, #16]	; (8004a04 <chSchRescheduleS+0x14>)
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	6892      	ldr	r2, [r2, #8]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d901      	bls.n	8004a02 <chSchRescheduleS+0x12>
    __sch_reschedule_ahead();
 80049fe:	f7ff bfc7 	b.w	8004990 <chSchDoPreemption>
}
 8004a02:	4770      	bx	lr
 8004a04:	24000440 	.word	0x24000440
	...

08004a10 <__idle_thread>:
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 8004a10:	e7fe      	b.n	8004a10 <__idle_thread>
 8004a12:	bf00      	nop
	...

08004a20 <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 8004a20:	b570      	push	{r4, r5, r6, lr}
  core_id = port_get_core_id();
#else
  core_id = 0U;
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 8004a22:	4b21      	ldr	r3, [pc, #132]	; (8004aa8 <chInstanceObjectInit+0x88>)

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 8004a24:	2500      	movs	r5, #0
                          const os_instance_config_t *oicp) {
 8004a26:	4604      	mov	r4, r0
 8004a28:	b086      	sub	sp, #24

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 8004a2a:	6381      	str	r1, [r0, #56]	; 0x38
                          const os_instance_config_t *oicp) {
 8004a2c:	460e      	mov	r6, r1
  oip->core_id = core_id;
 8004a2e:	6305      	str	r5, [r0, #48]	; 0x30
  ch_system.instances[core_id] = oip;
 8004a30:	6058      	str	r0, [r3, #4]

  /* Port initialization for the current instance.*/
  port_init(oip);
 8004a32:	f000 fb0d 	bl	8005050 <port_init>
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {

  ch_dlist_init(&vtlp->dlist);
 8004a36:	f104 0310 	add.w	r3, r4, #16
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {

  ch_queue_init(&rp->queue);
 8004a3a:	f104 0228 	add.w	r2, r4, #40	; 0x28
  pqp->prio = (tprio_t)0;
 8004a3e:	60a5      	str	r5, [r4, #8]
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {

  rfcup->mask = (rfcu_mask_t)0;
 8004a40:	6365      	str	r5, [r4, #52]	; 0x34
  dlhp->prev  = dlhp;
 8004a42:	e9c4 3304 	strd	r3, r3, [r4, #16]
  dlhp->delta = (sysinterval_t)-1;
 8004a46:	f04f 33ff 	mov.w	r3, #4294967295
  qp->prev = qp;
 8004a4a:	e9c4 220a 	strd	r2, r2, [r4, #40]	; 0x28
  dlhp->delta = (sysinterval_t)-1;
 8004a4e:	e9c4 3506 	strd	r3, r5, [r4, #24]
  pqp->prev = pqp;
 8004a52:	e9c4 4400 	strd	r4, r4, [r4]
 8004a56:	f7fb fe3b 	bl	80006d0 <stGetCounter>
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 8004a5a:	462b      	mov	r3, r5
 8004a5c:	4602      	mov	r2, r0
  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 8004a5e:	f104 0088 	add.w	r0, r4, #136	; 0x88
 8004a62:	e9c4 2308 	strd	r2, r3, [r4, #32]
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {

  sdp->panic_msg = NULL;
 8004a66:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
 8004a6a:	f7ff fcf1 	bl	8004450 <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8004a6e:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 8004a72:	2380      	movs	r3, #128	; 0x80
 8004a74:	4a0d      	ldr	r2, [pc, #52]	; (8004aac <chInstanceObjectInit+0x8c>)
 8004a76:	4620      	mov	r0, r4
 8004a78:	f000 f822 	bl	8004ac0 <__thd_object_init>
#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 8004a7c:	2201      	movs	r2, #1
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8004a7e:	4603      	mov	r3, r0
  oip->rlist.current->wabase = oicp->mainthread_base;
 8004a80:	6871      	ldr	r1, [r6, #4]
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 8004a82:	9203      	str	r2, [sp, #12]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 8004a84:	4668      	mov	r0, sp
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8004a86:	60e3      	str	r3, [r4, #12]
  oip->rlist.current->state = CH_STATE_CURRENT;
 8004a88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    thread_descriptor_t idle_descriptor = {
 8004a8c:	4a08      	ldr	r2, [pc, #32]	; (8004ab0 <chInstanceObjectInit+0x90>)
  oip->rlist.current->wabase = oicp->mainthread_base;
 8004a8e:	6219      	str	r1, [r3, #32]
    thread_descriptor_t idle_descriptor = {
 8004a90:	9200      	str	r2, [sp, #0]
 8004a92:	4b08      	ldr	r3, [pc, #32]	; (8004ab4 <chInstanceObjectInit+0x94>)
 8004a94:	9505      	str	r5, [sp, #20]
 8004a96:	9304      	str	r3, [sp, #16]
 8004a98:	e9d6 1203 	ldrd	r1, r2, [r6, #12]
 8004a9c:	e9cd 1201 	strd	r1, r2, [sp, #4]
    (void) chThdCreateI(&idle_descriptor);
 8004aa0:	f000 f876 	bl	8004b90 <chThdCreateI>
  }
#endif
}
 8004aa4:	b006      	add	sp, #24
 8004aa6:	bd70      	pop	{r4, r5, r6, pc}
 8004aa8:	24000e00 	.word	0x24000e00
 8004aac:	08005dac 	.word	0x08005dac
 8004ab0:	08005da4 	.word	0x08005da4
 8004ab4:	08004a11 	.word	0x08004a11
	...

08004ac0 <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 8004ac0:	b410      	push	{r4}
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
  tp->mtxlist           = NULL;
 8004ac2:	2400      	movs	r4, #0
  tp->hdr.pqueue.prio   = prio;
 8004ac4:	608b      	str	r3, [r1, #8]
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
  tp->name              = name;
 8004ac6:	61ca      	str	r2, [r1, #28]
  REG_INSERT(oip, tp);
 8004ac8:	f101 0210 	add.w	r2, r1, #16
  tp->epending          = (eventmask_t)0;
 8004acc:	638c      	str	r4, [r1, #56]	; 0x38
  tp->owner             = oip;
 8004ace:	6188      	str	r0, [r1, #24]
  tp->mtxlist           = NULL;
 8004ad0:	e9c1 430f 	strd	r4, r3, [r1, #60]	; 0x3c
  tp->state             = CH_STATE_WTSTART;
 8004ad4:	2402      	movs	r4, #2
  tp->refs              = (trefs_t)1;
 8004ad6:	2301      	movs	r3, #1
  tp->state             = CH_STATE_WTSTART;
 8004ad8:	848c      	strh	r4, [r1, #36]	; 0x24
  REG_INSERT(oip, tp);
 8004ada:	f100 0428 	add.w	r4, r0, #40	; 0x28
  tp->refs              = (trefs_t)1;
 8004ade:	f881 3026 	strb.w	r3, [r1, #38]	; 0x26
  p->prev       = qp->prev;
 8004ae2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004ae4:	e9c1 4304 	strd	r4, r3, [r1, #16]
  p->prev->next = p;
 8004ae8:	601a      	str	r2, [r3, #0]
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 8004aea:	f101 042c 	add.w	r4, r1, #44	; 0x2c
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 8004aee:	f101 0330 	add.w	r3, r1, #48	; 0x30
  qp->prev      = p;
 8004af2:	62c2      	str	r2, [r0, #44]	; 0x2c
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
}
 8004af4:	4608      	mov	r0, r1
  qp->prev = qp;
 8004af6:	634b      	str	r3, [r1, #52]	; 0x34
  qp->next = qp;
 8004af8:	e9c1 430b 	strd	r4, r3, [r1, #44]	; 0x2c
 8004afc:	bc10      	pop	{r4}
 8004afe:	4770      	bx	lr

08004b00 <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 8004b00:	b570      	push	{r4, r5, r6, lr}
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8004b02:	e9d0 3402 	ldrd	r3, r4, [r0, #8]
  tp->wabase = tdp->wbase;
 8004b06:	6845      	ldr	r5, [r0, #4]
  tp->flags             = CH_FLAG_MODE_STATIC;
 8004b08:	2100      	movs	r1, #0
  tp->owner             = oip;
 8004b0a:	4a1d      	ldr	r2, [pc, #116]	; (8004b80 <chThdCreateSuspendedI+0x80>)
  tp->state             = CH_STATE_WTSTART;
 8004b0c:	f04f 0e02 	mov.w	lr, #2
  tp->wabase = tdp->wbase;
 8004b10:	f843 5c28 	str.w	r5, [r3, #-40]
  tp->refs              = (trefs_t)1;
 8004b14:	f04f 0c01 	mov.w	ip, #1
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8004b18:	6905      	ldr	r5, [r0, #16]
 8004b1a:	4e1a      	ldr	r6, [pc, #104]	; (8004b84 <chThdCreateSuspendedI+0x84>)
 8004b1c:	f843 5c6c 	str.w	r5, [r3, #-108]
 8004b20:	6945      	ldr	r5, [r0, #20]
 8004b22:	f843 6c4c 	str.w	r6, [r3, #-76]
 8004b26:	f843 5c68 	str.w	r5, [r3, #-104]
  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8004b2a:	6805      	ldr	r5, [r0, #0]
  REG_INSERT(oip, tp);
 8004b2c:	f1a3 0038 	sub.w	r0, r3, #56	; 0x38
  tp->flags             = CH_FLAG_MODE_STATIC;
 8004b30:	f803 1c23 	strb.w	r1, [r3, #-35]
  tp->state             = CH_STATE_WTSTART;
 8004b34:	f803 ec24 	strb.w	lr, [r3, #-36]
  tp->refs              = (trefs_t)1;
 8004b38:	f803 cc22 	strb.w	ip, [r3, #-34]
  tp->hdr.pqueue.prio   = prio;
 8004b3c:	f843 4c40 	str.w	r4, [r3, #-64]
  tp->realprio          = prio;
 8004b40:	f843 4c08 	str.w	r4, [r3, #-8]
  p->prev       = qp->prev;
 8004b44:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
  tp->name              = name;
 8004b46:	f843 5c2c 	str.w	r5, [r3, #-44]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8004b4a:	f1a3 056c 	sub.w	r5, r3, #108	; 0x6c
 8004b4e:	f843 4c34 	str.w	r4, [r3, #-52]
 8004b52:	f843 5c3c 	str.w	r5, [r3, #-60]
  p->next       = qp;
 8004b56:	f102 0528 	add.w	r5, r2, #40	; 0x28
  tp->owner             = oip;
 8004b5a:	f843 2c30 	str.w	r2, [r3, #-48]
 8004b5e:	f843 5c38 	str.w	r5, [r3, #-56]
  tp->epending          = (eventmask_t)0;
 8004b62:	e943 1104 	strd	r1, r1, [r3, #-16]
  p->prev->next = p;
 8004b66:	6020      	str	r0, [r4, #0]
  ch_queue_init(&tp->msgqueue);
 8004b68:	f1a3 0118 	sub.w	r1, r3, #24
  ch_list_init(&tp->waiting);
 8004b6c:	f1a3 041c 	sub.w	r4, r3, #28
  qp->prev      = p;
 8004b70:	62d0      	str	r0, [r2, #44]	; 0x2c
}
 8004b72:	f1a3 0048 	sub.w	r0, r3, #72	; 0x48
  qp->prev = qp;
 8004b76:	f843 1c14 	str.w	r1, [r3, #-20]
  lp->next = lp;
 8004b7a:	e943 4107 	strd	r4, r1, [r3, #-28]
 8004b7e:	bd70      	pop	{r4, r5, r6, pc}
 8004b80:	24000440 	.word	0x24000440
 8004b84:	080003d1 	.word	0x080003d1
	...

08004b90 <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 8004b90:	b508      	push	{r3, lr}

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8004b92:	f7ff ffb5 	bl	8004b00 <chThdCreateSuspendedI>
}
 8004b96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8004b9a:	f7ff be71 	b.w	8004880 <chSchReadyI>
 8004b9e:	bf00      	nop

08004ba0 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8004ba0:	b538      	push	{r3, r4, r5, lr}
 8004ba2:	2330      	movs	r3, #48	; 0x30
 8004ba4:	f383 8811 	msr	BASEPRI, r3
 *
 * @xclass
 */
static inline thread_t *chThdGetSelfX(void) {

  return __sch_get_currthread();
 8004ba8:	4b12      	ldr	r3, [pc, #72]	; (8004bf4 <chThdExit+0x54>)
 8004baa:	68dc      	ldr	r4, [r3, #12]
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8004bac:	f104 052c 	add.w	r5, r4, #44	; 0x2c
  return (bool)(lp->next != lp);
 8004bb0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  currtp->u.exitcode = msg;
 8004bb2:	62a0      	str	r0, [r4, #40]	; 0x28
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8004bb4:	429d      	cmp	r5, r3
 8004bb6:	d107      	bne.n	8004bc8 <chThdExit+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8004bb8:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8004bbc:	b183      	cbz	r3, 8004be0 <chThdExit+0x40>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 8004bbe:	200f      	movs	r0, #15
}
 8004bc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 8004bc4:	f7ff be74 	b.w	80048b0 <chSchGoSleepS>
  lp->next = p->next;
 8004bc8:	681a      	ldr	r2, [r3, #0]
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 8004bca:	4618      	mov	r0, r3
 8004bcc:	62e2      	str	r2, [r4, #44]	; 0x2c
 8004bce:	f7ff fe57 	bl	8004880 <chSchReadyI>
  return (bool)(lp->next != lp);
 8004bd2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8004bd4:	42ab      	cmp	r3, r5
 8004bd6:	d1f7      	bne.n	8004bc8 <chThdExit+0x28>
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8004bd8:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d1ee      	bne.n	8004bbe <chThdExit+0x1e>
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 8004be0:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 8004be4:	079b      	lsls	r3, r3, #30
 8004be6:	d1ea      	bne.n	8004bbe <chThdExit+0x1e>
  p->prev->next = p->next;
 8004be8:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8004bec:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8004bee:	605a      	str	r2, [r3, #4]
  return p;
 8004bf0:	e7e5      	b.n	8004bbe <chThdExit+0x1e>
 8004bf2:	bf00      	nop
 8004bf4:	24000440 	.word	0x24000440
	...

08004c00 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8004c00:	b508      	push	{r3, lr}
 8004c02:	4601      	mov	r1, r0
 8004c04:	2330      	movs	r3, #48	; 0x30
 8004c06:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(sysinterval_t ticks) {

  chDbgCheck(ticks != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8004c0a:	2008      	movs	r0, #8
 8004c0c:	f7ff fe70 	bl	80048f0 <chSchGoSleepTimeoutS>
 8004c10:	2300      	movs	r3, #0
 8004c12:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chThdSleepS(time);
  chSysUnlock();
}
 8004c16:	bd08      	pop	{r3, pc}
	...

08004c20 <chThdSuspendTimeoutS>:
  return __sch_get_currthread();
 8004c20:	4a05      	ldr	r2, [pc, #20]	; (8004c38 <chThdSuspendTimeoutS+0x18>)
 * @return              The wake up message.
 * @retval MSG_TIMEOUT  if the operation timed out.
 *
 * @sclass
 */
msg_t chThdSuspendTimeoutS(thread_reference_t *trp, sysinterval_t timeout) {
 8004c22:	4603      	mov	r3, r0
 8004c24:	68d2      	ldr	r2, [r2, #12]
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8004c26:	b121      	cbz	r1, 8004c32 <chThdSuspendTimeoutS+0x12>
    return MSG_TIMEOUT;
  }

  *trp = tp;
 8004c28:	6002      	str	r2, [r0, #0]
  tp->u.wttrp = trp;

  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 8004c2a:	2003      	movs	r0, #3
  tp->u.wttrp = trp;
 8004c2c:	6293      	str	r3, [r2, #40]	; 0x28
  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 8004c2e:	f7ff be5f 	b.w	80048f0 <chSchGoSleepTimeoutS>
}
 8004c32:	f04f 30ff 	mov.w	r0, #4294967295
 8004c36:	4770      	bx	lr
 8004c38:	24000440 	.word	0x24000440
 8004c3c:	00000000 	.word	0x00000000

08004c40 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8004c40:	4603      	mov	r3, r0

  if (*trp != NULL) {
 8004c42:	6800      	ldr	r0, [r0, #0]
 8004c44:	b120      	cbz	r0, 8004c50 <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8004c46:	2200      	movs	r2, #0
 8004c48:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 8004c4a:	6281      	str	r1, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 8004c4c:	f7ff be18 	b.w	8004880 <chSchReadyI>
  }
}
 8004c50:	4770      	bx	lr
 8004c52:	bf00      	nop
	...

08004c60 <chThdEnqueueTimeoutS>:
 8004c60:	4a08      	ldr	r2, [pc, #32]	; (8004c84 <chThdEnqueueTimeoutS+0x24>)
 8004c62:	68d2      	ldr	r2, [r2, #12]
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
  thread_t *currtp = chThdGetSelfX();

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8004c64:	b151      	cbz	r1, 8004c7c <chThdEnqueueTimeoutS+0x1c>
 8004c66:	4603      	mov	r3, r0
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8004c68:	b410      	push	{r4}
  p->prev       = qp->prev;
 8004c6a:	6844      	ldr	r4, [r0, #4]
  p->next       = qp;
 8004c6c:	6010      	str	r0, [r2, #0]
    return MSG_TIMEOUT;
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8004c6e:	2004      	movs	r0, #4
  p->prev       = qp->prev;
 8004c70:	6054      	str	r4, [r2, #4]
  p->prev->next = p;
 8004c72:	6022      	str	r2, [r4, #0]
}
 8004c74:	bc10      	pop	{r4}
  qp->prev      = p;
 8004c76:	605a      	str	r2, [r3, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8004c78:	f7ff be3a 	b.w	80048f0 <chSchGoSleepTimeoutS>
}
 8004c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	24000440 	.word	0x24000440
	...

08004c90 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8004c90:	4603      	mov	r3, r0
  return (bool)(qp->next != qp);
 8004c92:	6800      	ldr	r0, [r0, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 8004c94:	4283      	cmp	r3, r0
 8004c96:	d005      	beq.n	8004ca4 <chThdDequeueNextI+0x14>
  qp->next       = p->next;
 8004c98:	6802      	ldr	r2, [r0, #0]
 8004c9a:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 8004c9c:	6053      	str	r3, [r2, #4]

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 8004c9e:	6281      	str	r1, [r0, #40]	; 0x28
  (void) chSchReadyI(tp);
 8004ca0:	f7ff bdee 	b.w	8004880 <chSchReadyI>
    chThdDoDequeueNextI(tqp, msg);
  }
}
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
	...

08004cb0 <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 8004cb0:	b430      	push	{r4, r5}

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 8004cb2:	2300      	movs	r3, #0
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 8004cb4:	2400      	movs	r4, #0
 8004cb6:	2500      	movs	r5, #0
  tmp->best       = (rtcnt_t)-1;
 8004cb8:	f04f 32ff 	mov.w	r2, #4294967295
  tmp->cumulative = (rttime_t)0;
 8004cbc:	e9c0 4504 	strd	r4, r5, [r0, #16]
  tmp->worst      = (rtcnt_t)0;
 8004cc0:	e9c0 2300 	strd	r2, r3, [r0]
}
 8004cc4:	bc30      	pop	{r4, r5}
  tmp->n          = (ucnt_t)0;
 8004cc6:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
 8004cca:	4770      	bx	lr
 8004ccc:	0000      	movs	r0, r0
	...

08004cd0 <chTMStartMeasurementX>:
 8004cd0:	4b01      	ldr	r3, [pc, #4]	; (8004cd8 <chTMStartMeasurementX+0x8>)
 8004cd2:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 8004cd4:	6083      	str	r3, [r0, #8]
}
 8004cd6:	4770      	bx	lr
 8004cd8:	e0001000 	.word	0xe0001000
 8004cdc:	00000000 	.word	0x00000000

08004ce0 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8004ce0:	4a0e      	ldr	r2, [pc, #56]	; (8004d1c <chTMStopMeasurementX+0x3c>)
 8004ce2:	4b0f      	ldr	r3, [pc, #60]	; (8004d20 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
 8004ce4:	6881      	ldr	r1, [r0, #8]
 8004ce6:	685b      	ldr	r3, [r3, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8004ce8:	b410      	push	{r4}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8004cea:	6894      	ldr	r4, [r2, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8004cec:	6902      	ldr	r2, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
 8004cee:	1b1b      	subs	r3, r3, r4
  tmp->n++;
 8004cf0:	68c4      	ldr	r4, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 8004cf2:	1a5b      	subs	r3, r3, r1
  tmp->cumulative += (rttime_t)tmp->last;
 8004cf4:	6941      	ldr	r1, [r0, #20]
  tmp->n++;
 8004cf6:	3401      	adds	r4, #1
  tmp->cumulative += (rttime_t)tmp->last;
 8004cf8:	18d2      	adds	r2, r2, r3
 8004cfa:	6102      	str	r2, [r0, #16]
 8004cfc:	f141 0100 	adc.w	r1, r1, #0
  if (tmp->last > tmp->worst) {
 8004d00:	6842      	ldr	r2, [r0, #4]
  tmp->cumulative += (rttime_t)tmp->last;
 8004d02:	6141      	str	r1, [r0, #20]
  if (tmp->last > tmp->worst) {
 8004d04:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
 8004d06:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
 8004d08:	bf88      	it	hi
 8004d0a:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
 8004d0c:	4293      	cmp	r3, r2
  tmp->n++;
 8004d0e:	e9c0 3402 	strd	r3, r4, [r0, #8]
    tmp->best = tmp->last;
 8004d12:	bf38      	it	cc
 8004d14:	6003      	strcc	r3, [r0, #0]
}
 8004d16:	bc10      	pop	{r4}
 8004d18:	4770      	bx	lr
 8004d1a:	bf00      	nop
 8004d1c:	24000e00 	.word	0x24000e00
 8004d20:	e0001000 	.word	0xe0001000
	...

08004d30 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
  mp->owner = NULL;
 8004d30:	2300      	movs	r3, #0
  qp->prev = qp;
 8004d32:	e9c0 0000 	strd	r0, r0, [r0]
 8004d36:	6083      	str	r3, [r0, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	0000      	movs	r0, r0
	...

08004d40 <chMtxLockS>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
 8004d40:	b570      	push	{r4, r5, r6, lr}
  return __sch_get_currthread();
 8004d42:	4b2f      	ldr	r3, [pc, #188]	; (8004e00 <chMtxLockS+0xc0>)
 8004d44:	4604      	mov	r4, r0

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->owner != NULL) {
 8004d46:	6880      	ldr	r0, [r0, #8]
 8004d48:	68dd      	ldr	r5, [r3, #12]
 8004d4a:	b330      	cbz	r0, 8004d9a <chMtxLockS+0x5a>
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 8004d4c:	68aa      	ldr	r2, [r5, #8]
 8004d4e:	6883      	ldr	r3, [r0, #8]
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d207      	bcs.n	8004d64 <chMtxLockS+0x24>
        /* Make priority of thread tp match the running thread's priority.*/
        tp->hdr.pqueue.prio = currtp->hdr.pqueue.prio;

        /* The following states need priority queues reordering.*/
        switch (tp->state) {
 8004d54:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
        tp->hdr.pqueue.prio = currtp->hdr.pqueue.prio;
 8004d58:	6082      	str	r2, [r0, #8]
        switch (tp->state) {
 8004d5a:	2b06      	cmp	r3, #6
 8004d5c:	d036      	beq.n	8004dcc <chMtxLockS+0x8c>
 8004d5e:	2b07      	cmp	r3, #7
 8004d60:	d020      	beq.n	8004da4 <chMtxLockS+0x64>
 8004d62:	b19b      	cbz	r3, 8004d8c <chMtxLockS+0x4c>
/* If the performance code path has been chosen then all the following
   functions are inlined into the various kernel modules.*/
#if CH_CFG_OPTIMIZE_SPEED == TRUE
static inline void ch_sch_prio_insert(ch_queue_t *qp, ch_queue_t *tp) {

  ch_queue_t *cp = qp;
 8004d64:	4623      	mov	r3, r4
 8004d66:	e003      	b.n	8004d70 <chMtxLockS+0x30>
  do {
    cp = cp->next;
  } while ((cp != qp) &&
 8004d68:	6899      	ldr	r1, [r3, #8]
 8004d6a:	68aa      	ldr	r2, [r5, #8]
 8004d6c:	4291      	cmp	r1, r2
 8004d6e:	d302      	bcc.n	8004d76 <chMtxLockS+0x36>
    cp = cp->next;
 8004d70:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 8004d72:	429c      	cmp	r4, r3
 8004d74:	d1f8      	bne.n	8004d68 <chMtxLockS+0x28>
           (threadref(cp)->hdr.pqueue.prio >= threadref(tp)->hdr.pqueue.prio));
  tp->next       = cp;
  tp->prev       = cp->prev;
 8004d76:	685a      	ldr	r2, [r3, #4]
      }

      /* Sleep on the mutex.*/
      ch_sch_prio_insert(&mp->queue, &currtp->hdr.queue);
      currtp->u.wtmtxp = mp;
      chSchGoSleepS(CH_STATE_WTMTX);
 8004d78:	2006      	movs	r0, #6
  tp->next       = cp;
 8004d7a:	602b      	str	r3, [r5, #0]
  tp->prev       = cp->prev;
 8004d7c:	606a      	str	r2, [r5, #4]
  tp->prev->next = tp;
 8004d7e:	6015      	str	r5, [r2, #0]
  cp->prev       = tp;
 8004d80:	605d      	str	r5, [r3, #4]
      currtp->u.wtmtxp = mp;
 8004d82:	62ac      	str	r4, [r5, #40]	; 0x28
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->owner = currtp;
    mp->next = currtp->mtxlist;
    currtp->mtxlist = mp;
  }
}
 8004d84:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      chSchGoSleepS(CH_STATE_WTMTX);
 8004d88:	f7ff bd92 	b.w	80048b0 <chSchGoSleepS>
  p->prev->next = p->next;
 8004d8c:	e9d0 3200 	ldrd	r3, r2, [r0]
 8004d90:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8004d92:	605a      	str	r2, [r3, #4]
          (void) chSchReadyI(threadref(ch_queue_dequeue(&tp->hdr.queue)));
 8004d94:	f7ff fd74 	bl	8004880 <chSchReadyI>
          break;
 8004d98:	e7e4      	b.n	8004d64 <chMtxLockS+0x24>
    mp->next = currtp->mtxlist;
 8004d9a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8004d9c:	e9c4 5302 	strd	r5, r3, [r4, #8]
    currtp->mtxlist = mp;
 8004da0:	63ec      	str	r4, [r5, #60]	; 0x3c
}
 8004da2:	bd70      	pop	{r4, r5, r6, pc}
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 8004da4:	6a86      	ldr	r6, [r0, #40]	; 0x28
  p->prev->next = p->next;
 8004da6:	e9d0 3200 	ldrd	r3, r2, [r0]
 8004daa:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8004dac:	605a      	str	r2, [r3, #4]
  ch_queue_t *cp = qp;
 8004dae:	4633      	mov	r3, r6
 8004db0:	e003      	b.n	8004dba <chMtxLockS+0x7a>
  } while ((cp != qp) &&
 8004db2:	6899      	ldr	r1, [r3, #8]
 8004db4:	6882      	ldr	r2, [r0, #8]
 8004db6:	4291      	cmp	r1, r2
 8004db8:	d302      	bcc.n	8004dc0 <chMtxLockS+0x80>
    cp = cp->next;
 8004dba:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 8004dbc:	429e      	cmp	r6, r3
 8004dbe:	d1f8      	bne.n	8004db2 <chMtxLockS+0x72>
  tp->prev       = cp->prev;
 8004dc0:	685a      	ldr	r2, [r3, #4]
 8004dc2:	e9c0 3200 	strd	r3, r2, [r0]
  tp->prev->next = tp;
 8004dc6:	6010      	str	r0, [r2, #0]
  cp->prev       = tp;
 8004dc8:	6058      	str	r0, [r3, #4]
}
 8004dca:	e7cb      	b.n	8004d64 <chMtxLockS+0x24>
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 8004dcc:	6a86      	ldr	r6, [r0, #40]	; 0x28
  p->prev->next = p->next;
 8004dce:	e9d0 3200 	ldrd	r3, r2, [r0]
 8004dd2:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8004dd4:	605a      	str	r2, [r3, #4]
  ch_queue_t *cp = qp;
 8004dd6:	4633      	mov	r3, r6
 8004dd8:	e003      	b.n	8004de2 <chMtxLockS+0xa2>
  } while ((cp != qp) &&
 8004dda:	6899      	ldr	r1, [r3, #8]
 8004ddc:	6882      	ldr	r2, [r0, #8]
 8004dde:	4291      	cmp	r1, r2
 8004de0:	d302      	bcc.n	8004de8 <chMtxLockS+0xa8>
    cp = cp->next;
 8004de2:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 8004de4:	429e      	cmp	r6, r3
 8004de6:	d1f8      	bne.n	8004dda <chMtxLockS+0x9a>
  tp->prev       = cp->prev;
 8004de8:	685a      	ldr	r2, [r3, #4]
  tp->next       = cp;
 8004dea:	6003      	str	r3, [r0, #0]
  tp->prev       = cp->prev;
 8004dec:	6042      	str	r2, [r0, #4]
  tp->prev->next = tp;
 8004dee:	6010      	str	r0, [r2, #0]
  cp->prev       = tp;
 8004df0:	6058      	str	r0, [r3, #4]
          tp = tp->u.wtmtxp->owner;
 8004df2:	68b0      	ldr	r0, [r6, #8]
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 8004df4:	68aa      	ldr	r2, [r5, #8]
 8004df6:	6883      	ldr	r3, [r0, #8]
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d3ab      	bcc.n	8004d54 <chMtxLockS+0x14>
 8004dfc:	e7b2      	b.n	8004d64 <chMtxLockS+0x24>
 8004dfe:	bf00      	nop
 8004e00:	24000440 	.word	0x24000440
	...

08004e10 <chMtxLock>:
void chMtxLock(mutex_t *mp) {
 8004e10:	b508      	push	{r3, lr}
 8004e12:	2330      	movs	r3, #48	; 0x30
 8004e14:	f383 8811 	msr	BASEPRI, r3
  chMtxLockS(mp);
 8004e18:	f7ff ff92 	bl	8004d40 <chMtxLockS>
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	f383 8811 	msr	BASEPRI, r3
}
 8004e22:	bd08      	pop	{r3, pc}
	...

08004e30 <chMtxUnlock>:
 8004e30:	4a17      	ldr	r2, [pc, #92]	; (8004e90 <chMtxUnlock+0x60>)
 8004e32:	2330      	movs	r3, #48	; 0x30
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
 8004e34:	b510      	push	{r4, lr}
 8004e36:	68d4      	ldr	r4, [r2, #12]
 8004e38:	f383 8811 	msr	BASEPRI, r3
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    currtp->mtxlist = mp->next;

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 8004e3c:	6802      	ldr	r2, [r0, #0]
    currtp->mtxlist = mp->next;
 8004e3e:	68c3      	ldr	r3, [r0, #12]
    if (chMtxQueueNotEmptyS(mp)) {
 8004e40:	4282      	cmp	r2, r0
    currtp->mtxlist = mp->next;
 8004e42:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (chMtxQueueNotEmptyS(mp)) {
 8004e44:	d01d      	beq.n	8004e82 <chMtxUnlock+0x52>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = currtp->realprio;
 8004e46:	4601      	mov	r1, r0
 8004e48:	6c20      	ldr	r0, [r4, #64]	; 0x40
      lmp = currtp->mtxlist;
      while (lmp != NULL) {
 8004e4a:	b14b      	cbz	r3, 8004e60 <chMtxUnlock+0x30>
  return (bool)(qp->next != qp);
 8004e4c:	681a      	ldr	r2, [r3, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d003      	beq.n	8004e5a <chMtxUnlock+0x2a>
 8004e52:	6892      	ldr	r2, [r2, #8]
 8004e54:	4290      	cmp	r0, r2
 8004e56:	bf38      	it	cc
 8004e58:	4610      	movcc	r0, r2
            ((threadref(lmp->queue.next))->hdr.pqueue.prio > newprio)) {
          newprio = (threadref(lmp->queue.next))->hdr.pqueue.prio;
        }
        lmp = lmp->next;
 8004e5a:	68db      	ldr	r3, [r3, #12]
      while (lmp != NULL) {
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d1f5      	bne.n	8004e4c <chMtxUnlock+0x1c>
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      currtp->hdr.pqueue.prio = newprio;
 8004e60:	60a0      	str	r0, [r4, #8]
  ch_queue_t *p = qp->next;
 8004e62:	6808      	ldr	r0, [r1, #0]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->cnt = (cnt_t)1;
#endif
      tp = threadref(ch_queue_fifo_remove(&mp->queue));
      mp->owner = tp;
      mp->next = tp->mtxlist;
 8004e64:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  qp->next       = p->next;
 8004e66:	6803      	ldr	r3, [r0, #0]
 8004e68:	600b      	str	r3, [r1, #0]
  qp->next->prev = qp;
 8004e6a:	6059      	str	r1, [r3, #4]
 8004e6c:	e9c1 0202 	strd	r0, r2, [r1, #8]
      tp->mtxlist = mp;
 8004e70:	63c1      	str	r1, [r0, #60]	; 0x3c

      /* Note, not using chSchWakeupS() because that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 8004e72:	f7ff fd05 	bl	8004880 <chSchReadyI>
      chSchRescheduleS();
 8004e76:	f7ff fdbb 	bl	80049f0 <chSchRescheduleS>
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	f383 8811 	msr	BASEPRI, r3
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  }
#endif

  chSysUnlock();
}
 8004e80:	bd10      	pop	{r4, pc}
      mp->owner = NULL;
 8004e82:	2300      	movs	r3, #0
 8004e84:	6093      	str	r3, [r2, #8]
 8004e86:	2300      	movs	r3, #0
 8004e88:	f383 8811 	msr	BASEPRI, r3
}
 8004e8c:	bd10      	pop	{r4, pc}
 8004e8e:	bf00      	nop
 8004e90:	24000440 	.word	0x24000440
	...

08004ea0 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8004ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8004ea2:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8004ea4:	42a0      	cmp	r0, r4
 8004ea6:	d021      	beq.n	8004eec <chEvtBroadcastFlagsI+0x4c>
 8004ea8:	4607      	mov	r7, r0
 8004eaa:	460d      	mov	r5, r1
    tp->u.rdymsg = MSG_OK;
 8004eac:	2600      	movs	r6, #0
 8004eae:	e004      	b.n	8004eba <chEvtBroadcastFlagsI+0x1a>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8004eb0:	2a0b      	cmp	r2, #11
 8004eb2:	d01c      	beq.n	8004eee <chEvtBroadcastFlagsI+0x4e>
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
        ((flags & elp->wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->listener, elp->events);
    }
    elp = elp->next;
 8004eb4:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8004eb6:	42a7      	cmp	r7, r4
 8004eb8:	d018      	beq.n	8004eec <chEvtBroadcastFlagsI+0x4c>
    elp->flags |= flags;
 8004eba:	68e3      	ldr	r3, [r4, #12]
 8004ebc:	432b      	orrs	r3, r5
 8004ebe:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
 8004ec0:	b115      	cbz	r5, 8004ec8 <chEvtBroadcastFlagsI+0x28>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8004ec2:	6923      	ldr	r3, [r4, #16]
    if ((flags == (eventflags_t)0) ||
 8004ec4:	421d      	tst	r5, r3
 8004ec6:	d0f5      	beq.n	8004eb4 <chEvtBroadcastFlagsI+0x14>
  tp->epending |= events;
 8004ec8:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
 8004ecc:	6b81      	ldr	r1, [r0, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 8004ece:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
  tp->epending |= events;
 8004ed2:	430b      	orrs	r3, r1
  if (((tp->state == CH_STATE_WTOREVT) &&
 8004ed4:	2a0a      	cmp	r2, #10
  tp->epending |= events;
 8004ed6:	6383      	str	r3, [r0, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 8004ed8:	d1ea      	bne.n	8004eb0 <chEvtBroadcastFlagsI+0x10>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8004eda:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (((tp->state == CH_STATE_WTOREVT) &&
 8004edc:	4213      	tst	r3, r2
 8004ede:	d0e9      	beq.n	8004eb4 <chEvtBroadcastFlagsI+0x14>
    tp->u.rdymsg = MSG_OK;
 8004ee0:	6286      	str	r6, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 8004ee2:	f7ff fccd 	bl	8004880 <chSchReadyI>
    elp = elp->next;
 8004ee6:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8004ee8:	42a7      	cmp	r7, r4
 8004eea:	d1e6      	bne.n	8004eba <chEvtBroadcastFlagsI+0x1a>
  }
}
 8004eec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 8004eee:	6a82      	ldr	r2, [r0, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 8004ef0:	439a      	bics	r2, r3
 8004ef2:	d1df      	bne.n	8004eb4 <chEvtBroadcastFlagsI+0x14>
 8004ef4:	e7f4      	b.n	8004ee0 <chEvtBroadcastFlagsI+0x40>
 8004ef6:	bf00      	nop
	...

08004f00 <__core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 8004f00:	4b02      	ldr	r3, [pc, #8]	; (8004f0c <__core_init+0xc>)
 8004f02:	4903      	ldr	r1, [pc, #12]	; (8004f10 <__core_init+0x10>)
  ch_memcore.topmem  = __heap_end__;
 8004f04:	4a03      	ldr	r2, [pc, #12]	; (8004f14 <__core_init+0x14>)
 8004f06:	e9c3 1200 	strd	r1, r2, [r3]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 8004f0a:	4770      	bx	lr
 8004f0c:	24000e0c 	.word	0x24000e0c
 8004f10:	24000ea0 	.word	0x24000ea0
 8004f14:	24080000 	.word	0x24080000
	...

08004f20 <chCoreAllocFromTopI>:
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8004f20:	4b08      	ldr	r3, [pc, #32]	; (8004f44 <chCoreAllocFromTopI+0x24>)
 8004f22:	4249      	negs	r1, r1
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 8004f24:	b410      	push	{r4}
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8004f26:	685c      	ldr	r4, [r3, #4]
 8004f28:	1a20      	subs	r0, r4, r0
 8004f2a:	4008      	ands	r0, r1
  prev = p - offset;

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8004f2c:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 8004f2e:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8004f30:	428a      	cmp	r2, r1
 8004f32:	d304      	bcc.n	8004f3e <chCoreAllocFromTopI+0x1e>
 8004f34:	42a2      	cmp	r2, r4
 8004f36:	d802      	bhi.n	8004f3e <chCoreAllocFromTopI+0x1e>
  }

  ch_memcore.topmem = prev;

  return p;
}
 8004f38:	bc10      	pop	{r4}
  ch_memcore.topmem = prev;
 8004f3a:	605a      	str	r2, [r3, #4]
}
 8004f3c:	4770      	bx	lr
    return NULL;
 8004f3e:	2000      	movs	r0, #0
}
 8004f40:	bc10      	pop	{r4}
 8004f42:	4770      	bx	lr
 8004f44:	24000e0c 	.word	0x24000e0c
	...

08004f50 <chCoreAllocFromTop>:
 8004f50:	2330      	movs	r3, #48	; 0x30
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 8004f52:	b410      	push	{r4}
 8004f54:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8004f58:	4b0b      	ldr	r3, [pc, #44]	; (8004f88 <chCoreAllocFromTop+0x38>)
 8004f5a:	4249      	negs	r1, r1
 8004f5c:	685c      	ldr	r4, [r3, #4]
 8004f5e:	1a20      	subs	r0, r4, r0
 8004f60:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8004f62:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 8004f64:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8004f66:	428a      	cmp	r2, r1
 8004f68:	d307      	bcc.n	8004f7a <chCoreAllocFromTop+0x2a>
 8004f6a:	4294      	cmp	r4, r2
 8004f6c:	d305      	bcc.n	8004f7a <chCoreAllocFromTop+0x2a>
  ch_memcore.topmem = prev;
 8004f6e:	605a      	str	r2, [r3, #4]
 8004f70:	2300      	movs	r3, #0
 8004f72:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
 8004f76:	bc10      	pop	{r4}
 8004f78:	4770      	bx	lr
    return NULL;
 8004f7a:	2000      	movs	r0, #0
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	f383 8811 	msr	BASEPRI, r3
}
 8004f82:	bc10      	pop	{r4}
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop
 8004f88:	24000e0c 	.word	0x24000e0c
 8004f8c:	00000000 	.word	0x00000000

08004f90 <__heap_init>:
 *
 * @notapi
 */
void __heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
 8004f90:	4b04      	ldr	r3, [pc, #16]	; (8004fa4 <__heap_init+0x14>)
  H_NEXT(&default_heap.header) = NULL;
 8004f92:	2200      	movs	r2, #0
  default_heap.provider = chCoreAllocAlignedWithOffset;
 8004f94:	4904      	ldr	r1, [pc, #16]	; (8004fa8 <__heap_init+0x18>)
  H_PAGES(&default_heap.header) = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 8004f96:	f103 000c 	add.w	r0, r3, #12
  H_PAGES(&default_heap.header) = 0;
 8004f9a:	609a      	str	r2, [r3, #8]
  default_heap.provider = chCoreAllocAlignedWithOffset;
 8004f9c:	e9c3 1200 	strd	r1, r2, [r3]
  chMtxObjectInit(&default_heap.mtx);
 8004fa0:	f7ff bec6 	b.w	8004d30 <chMtxObjectInit>
 8004fa4:	24000e14 	.word	0x24000e14
 8004fa8:	08004f51 	.word	0x08004f51
 8004fac:	00000000 	.word	0x00000000

08004fb0 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 8004fb0:	b410      	push	{r4}
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 8004fb2:	2400      	movs	r4, #0
  mp->object_size = size;
  mp->align = align;
  mp->provider = provider;
 8004fb4:	e9c0 2302 	strd	r2, r3, [r0, #8]
  mp->next = NULL;
 8004fb8:	e9c0 4100 	strd	r4, r1, [r0]
}
 8004fbc:	bc10      	pop	{r4}
 8004fbe:	4770      	bx	lr

08004fc0 <chCoreAllocAlignedI>:
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f7ff bfad 	b.w	8004f20 <chCoreAllocFromTopI>
 8004fc6:	bf00      	nop
	...

08004fd0 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 8004fd0:	b538      	push	{r3, r4, r5, lr}

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 8004fd2:	4c12      	ldr	r4, [pc, #72]	; (800501c <__factory_init+0x4c>)
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 8004fd4:	4d12      	ldr	r5, [pc, #72]	; (8005020 <__factory_init+0x50>)
 8004fd6:	4620      	mov	r0, r4
 8004fd8:	f7ff feaa 	bl	8004d30 <chMtxObjectInit>
  dlp->next = (dyn_element_t *)dlp;
 8004fdc:	f104 0110 	add.w	r1, r4, #16
 8004fe0:	462b      	mov	r3, r5
 8004fe2:	2204      	movs	r2, #4
 8004fe4:	6121      	str	r1, [r4, #16]
 8004fe6:	2114      	movs	r1, #20
 8004fe8:	1860      	adds	r0, r4, r1
 8004fea:	f7ff ffe1 	bl	8004fb0 <chPoolObjectInitAligned>
 8004fee:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004ff2:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8004ff6:	462b      	mov	r3, r5
 8004ff8:	2204      	movs	r2, #4
 8004ffa:	e9c4 0109 	strd	r0, r1, [r4, #36]	; 0x24
 8004ffe:	211c      	movs	r1, #28
 8005000:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8005004:	f7ff ffd4 	bl	8004fb0 <chPoolObjectInitAligned>
 8005008:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 800500c:	f104 0240 	add.w	r2, r4, #64	; 0x40
 8005010:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005014:	e9c4 120f 	strd	r1, r2, [r4, #60]	; 0x3c
 8005018:	6463      	str	r3, [r4, #68]	; 0x44
  dyn_list_init(&ch_factory.fifo_list);
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
#endif
}
 800501a:	bd38      	pop	{r3, r4, r5, pc}
 800501c:	24000e30 	.word	0x24000e30
 8005020:	08004fc1 	.word	0x08004fc1
	...

08005030 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8005030:	f3ef 8309 	mrs	r3, PSP
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 8005034:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8005036:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800503a:	2300      	movs	r3, #0
 800503c:	f383 8811 	msr	BASEPRI, r3
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
	...

08005050 <port_init>:
 8005050:	f04f 0c30 	mov.w	ip, #48	; 0x30
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 8005054:	b500      	push	{lr}
 8005056:	f38c 8811 	msr	BASEPRI, ip
  __ASM volatile ("cpsie i" : : : "memory");
 800505a:	b662      	cpsie	i
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800505c:	4b0e      	ldr	r3, [pc, #56]	; (8005098 <port_init+0x48>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800505e:	f64f 0eff 	movw	lr, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
 8005062:	490e      	ldr	r1, [pc, #56]	; (800509c <port_init+0x4c>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005064:	68d8      	ldr	r0, [r3, #12]
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 8005066:	4a0e      	ldr	r2, [pc, #56]	; (80050a0 <port_init+0x50>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005068:	ea00 000e 	and.w	r0, r0, lr
  reg_value  =  (reg_value                                   |
 800506c:	4301      	orrs	r1, r0
 800506e:	480d      	ldr	r0, [pc, #52]	; (80050a4 <port_init+0x54>)
  SCB->AIRCR =  reg_value;
 8005070:	60d9      	str	r1, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8005072:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
 8005076:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 800507a:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
  DWT->LAR = 0xC5ACCE55U;
 800507e:	f8c2 0fb0 	str.w	r0, [r2, #4016]	; 0xfb0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005082:	2020      	movs	r0, #32
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8005084:	6811      	ldr	r1, [r2, #0]
 8005086:	f041 0101 	orr.w	r1, r1, #1
 800508a:	6011      	str	r1, [r2, #0]
 800508c:	77d8      	strb	r0, [r3, #31]
 800508e:	f883 c022 	strb.w	ip, [r3, #34]	; 0x22

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 8005092:	f85d fb04 	ldr.w	pc, [sp], #4
 8005096:	bf00      	nop
 8005098:	e000ed00 	.word	0xe000ed00
 800509c:	05fa0300 	.word	0x05fa0300
 80050a0:	e0001000 	.word	0xe0001000
 80050a4:	c5acce55 	.word	0xc5acce55
	...

080050b0 <__port_irq_epilogue>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80050b0:	2330      	movs	r3, #48	; 0x30
 80050b2:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80050b6:	4b0d      	ldr	r3, [pc, #52]	; (80050ec <__port_irq_epilogue+0x3c>)
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80050be:	d102      	bne.n	80050c6 <__port_irq_epilogue+0x16>
 80050c0:	f383 8811 	msr	BASEPRI, r3
 80050c4:	4770      	bx	lr
void __port_irq_epilogue(void) {
 80050c6:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80050c8:	f3ef 8409 	mrs	r4, PSP

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 80050cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
 80050d0:	3c20      	subs	r4, #32
    ectxp->xpsr = 0x01000000U;
 80050d2:	61e3      	str	r3, [r4, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80050d4:	f384 8809 	msr	PSP, r4
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 80050d8:	f7ff fc4a 	bl	8004970 <chSchIsPreemptionRequired>
 80050dc:	b110      	cbz	r0, 80050e4 <__port_irq_epilogue+0x34>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 80050de:	4b04      	ldr	r3, [pc, #16]	; (80050f0 <__port_irq_epilogue+0x40>)
 80050e0:	61a3      	str	r3, [r4, #24]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 80050e2:	bd10      	pop	{r4, pc}
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 80050e4:	4b03      	ldr	r3, [pc, #12]	; (80050f4 <__port_irq_epilogue+0x44>)
 80050e6:	61a3      	str	r3, [r4, #24]
}
 80050e8:	bd10      	pop	{r4, pc}
 80050ea:	bf00      	nop
 80050ec:	e000ed00 	.word	0xe000ed00
 80050f0:	080003e3 	.word	0x080003e3
 80050f4:	080003e6 	.word	0x080003e6
	...

08005100 <main>:

static const SerialConfig uart_cfg = {
    115200, 0, USART_CR2_STOP1_BITS, 0
};

int main(void) {
 8005100:	b508      	push	{r3, lr}
    halInit();
 8005102:	f7fb fac5 	bl	8000690 <halInit>

    chprintf((BaseSequentialStream*)&SD1,
              "[OK] Returned from sdram_init()\r\n");

    while (true) {
        chprintf((BaseSequentialStream*)&SD1,
 8005106:	4d12      	ldr	r5, [pc, #72]	; (8005150 <main+0x50>)
    chSysInit();
 8005108:	f7ff f932 	bl	8004370 <chSysInit>
    sdStart(&SD1, &uart_cfg);
 800510c:	4911      	ldr	r1, [pc, #68]	; (8005154 <main+0x54>)
 800510e:	4812      	ldr	r0, [pc, #72]	; (8005158 <main+0x58>)
 8005110:	f7fb ffd6 	bl	80010c0 <sdStart>
    chThdSleepMilliseconds(200);
 8005114:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8005118:	f7ff fd72 	bl	8004c00 <chThdSleep>
    chprintf((BaseSequentialStream*)&SD1,
 800511c:	490f      	ldr	r1, [pc, #60]	; (800515c <main+0x5c>)
 800511e:	480e      	ldr	r0, [pc, #56]	; (8005158 <main+0x58>)
 8005120:	f7fc fd0e 	bl	8001b40 <chprintf>
    chprintf((BaseSequentialStream*)&SD1,
 8005124:	480c      	ldr	r0, [pc, #48]	; (8005158 <main+0x58>)
 8005126:	490e      	ldr	r1, [pc, #56]	; (8005160 <main+0x60>)
        chprintf((BaseSequentialStream*)&SD1,
 8005128:	4604      	mov	r4, r0
    chprintf((BaseSequentialStream*)&SD1,
 800512a:	f7fc fd09 	bl	8001b40 <chprintf>
    sdram_init(false);
 800512e:	2000      	movs	r0, #0
 8005130:	f000 fabe 	bl	80056b0 <sdram_init>
    chprintf((BaseSequentialStream*)&SD1,
 8005134:	490b      	ldr	r1, [pc, #44]	; (8005164 <main+0x64>)
 8005136:	4620      	mov	r0, r4
 8005138:	f7fc fd02 	bl	8001b40 <chprintf>
        chprintf((BaseSequentialStream*)&SD1,
 800513c:	4629      	mov	r1, r5
 800513e:	4620      	mov	r0, r4
 8005140:	f7fc fcfe 	bl	8001b40 <chprintf>
                  "Main alive\r\n");
        chThdSleepMilliseconds(1000);
 8005144:	f242 7010 	movw	r0, #10000	; 0x2710
 8005148:	f7ff fd5a 	bl	8004c00 <chThdSleep>
    while (true) {
 800514c:	e7f6      	b.n	800513c <main+0x3c>
 800514e:	bf00      	nop
 8005150:	08005e3c 	.word	0x08005e3c
 8005154:	08005e4c 	.word	0x08005e4c
 8005158:	24000340 	.word	0x24000340
 800515c:	08005dd8 	.word	0x08005dd8
 8005160:	08005df4 	.word	0x08005df4
 8005164:	08005e18 	.word	0x08005e18
	...

08005170 <bist_verify_constant.constprop.0>:
  }

  return true;
}

static bool bist_verify_constant(volatile uint16_t *base,
 8005170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005174:	460e      	mov	r6, r1
                                 uint32_t words,
                                 uint16_t pattern,
                                 sdram_bist_context_t *ctx) {
  for (uint32_t i = 0; i < words; ++i) {
 8005176:	2500      	movs	r5, #0
static bool bist_verify_constant(volatile uint16_t *base,
 8005178:	4614      	mov	r4, r2
 800517a:	4607      	mov	r7, r0
 800517c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    res->first_error = classification;
 800517e:	f04f 0801 	mov.w	r8, #1
    uint16_t read_back = base[i];
 8005182:	006b      	lsls	r3, r5, #1
 8005184:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 8005188:	881a      	ldrh	r2, [r3, #0]
 800518a:	b292      	uxth	r2, r2
    if (read_back != pattern) {
 800518c:	42b2      	cmp	r2, r6
 800518e:	d00b      	beq.n	80051a8 <bist_verify_constant.constprop.0+0x38>
  res->error_count++;
 8005190:	69a2      	ldr	r2, [r4, #24]
  if (res->first_error == SDRAM_BIST_ERR_NONE) {
 8005192:	f894 0020 	ldrb.w	r0, [r4, #32]
  res->error_count++;
 8005196:	3201      	adds	r2, #1
 8005198:	61a2      	str	r2, [r4, #24]
  if (res->first_error == SDRAM_BIST_ERR_NONE) {
 800519a:	b928      	cbnz	r0, 80051a8 <bist_verify_constant.constprop.0+0x38>
    res->first_error_address = addr;
 800519c:	61e3      	str	r3, [r4, #28]
    res->first_error_pattern = expected;
 800519e:	8466      	strh	r6, [r4, #34]	; 0x22
    res->first_error = classification;
 80051a0:	f884 8020 	strb.w	r8, [r4, #32]
    res->status = SDRAM_BIST_FAIL;
 80051a4:	f884 800c 	strb.w	r8, [r4, #12]
      bist_record_error(&ctx->result, (uintptr_t)(&base[i]), pattern, read_back, SDRAM_BIST_ERR_DATA_MISMATCH);
    }
    ctx->result.words_tested++;
 80051a8:	6923      	ldr	r3, [r4, #16]
  if (ctx->mode != SDRAM_BIST_MODE_FULL) {
 80051aa:	7822      	ldrb	r2, [r4, #0]
    ctx->result.words_tested++;
 80051ac:	3301      	adds	r3, #1
  if (ctx->mode != SDRAM_BIST_MODE_FULL) {
 80051ae:	2a01      	cmp	r2, #1
    ctx->result.words_tested++;
 80051b0:	6123      	str	r3, [r4, #16]
  if (ctx->mode != SDRAM_BIST_MODE_FULL) {
 80051b2:	d102      	bne.n	80051ba <bist_verify_constant.constprop.0+0x4a>
  if ((iteration != 0u) && ((iteration % SDRAM_FULL_BIST_YIELD_INTERVAL_WORDS) == 0u)) {
 80051b4:	b10d      	cbz	r5, 80051ba <bist_verify_constant.constprop.0+0x4a>
 80051b6:	b2ab      	uxth	r3, r5
 80051b8:	b143      	cbz	r3, 80051cc <bist_verify_constant.constprop.0+0x5c>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 80051ba:	b109      	cbz	r1, 80051c0 <bist_verify_constant.constprop.0+0x50>
 80051bc:	780b      	ldrb	r3, [r1, #0]
 80051be:	b96b      	cbnz	r3, 80051dc <bist_verify_constant.constprop.0+0x6c>
  for (uint32_t i = 0; i < words; ++i) {
 80051c0:	3501      	adds	r5, #1
 80051c2:	42bd      	cmp	r5, r7
 80051c4:	d1dd      	bne.n	8005182 <bist_verify_constant.constprop.0+0x12>
    if (!bist_service_full(ctx, i)) {
      return false;
    }
  }

  return true;
 80051c6:	2001      	movs	r0, #1
}
 80051c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 80051cc:	b109      	cbz	r1, 80051d2 <bist_verify_constant.constprop.0+0x62>
 80051ce:	780b      	ldrb	r3, [r1, #0]
 80051d0:	b95b      	cbnz	r3, 80051ea <bist_verify_constant.constprop.0+0x7a>
    chThdSleepMilliseconds(1);
 80051d2:	200a      	movs	r0, #10
 80051d4:	f7ff fd14 	bl	8004c00 <chThdSleep>
 80051d8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80051da:	e7ee      	b.n	80051ba <bist_verify_constant.constprop.0+0x4a>
    if (ctx->result.status == SDRAM_BIST_PASS) {
 80051dc:	7b23      	ldrb	r3, [r4, #12]
 80051de:	b90b      	cbnz	r3, 80051e4 <bist_verify_constant.constprop.0+0x74>
      ctx->result.status = SDRAM_BIST_ABORT;
 80051e0:	2302      	movs	r3, #2
 80051e2:	7323      	strb	r3, [r4, #12]
      return false;
 80051e4:	2000      	movs	r0, #0
}
 80051e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (ctx->result.status == SDRAM_BIST_PASS) {
 80051ea:	7b20      	ldrb	r0, [r4, #12]
 80051ec:	2800      	cmp	r0, #0
 80051ee:	d1f9      	bne.n	80051e4 <bist_verify_constant.constprop.0+0x74>
      ctx->result.status = SDRAM_BIST_ABORT;
 80051f0:	2302      	movs	r3, #2
 80051f2:	7323      	strb	r3, [r4, #12]
}
 80051f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08005200 <bist_run_constant_pattern.constprop.0>:

static void bist_run_constant_pattern(volatile uint16_t *base, uint32_t words, uint16_t pattern, sdram_bist_context_t *ctx) {
 8005200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005202:	4615      	mov	r5, r2
  for (uint32_t i = 0; i < words; ++i) {
 8005204:	2400      	movs	r4, #0
static void bist_run_constant_pattern(volatile uint16_t *base, uint32_t words, uint16_t pattern, sdram_bist_context_t *ctx) {
 8005206:	4607      	mov	r7, r0
 8005208:	460e      	mov	r6, r1
  for (uint32_t i = 0; i < words; ++i) {
 800520a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    base[i] = pattern;
 800520c:	0063      	lsls	r3, r4, #1
 800520e:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 8005212:	801e      	strh	r6, [r3, #0]
  if (ctx->mode != SDRAM_BIST_MODE_FULL) {
 8005214:	782b      	ldrb	r3, [r5, #0]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d102      	bne.n	8005220 <bist_run_constant_pattern.constprop.0+0x20>
  if ((iteration != 0u) && ((iteration % SDRAM_FULL_BIST_YIELD_INTERVAL_WORDS) == 0u)) {
 800521a:	b10c      	cbz	r4, 8005220 <bist_run_constant_pattern.constprop.0+0x20>
 800521c:	b2a3      	uxth	r3, r4
 800521e:	b17b      	cbz	r3, 8005240 <bist_run_constant_pattern.constprop.0+0x40>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 8005220:	b10a      	cbz	r2, 8005226 <bist_run_constant_pattern.constprop.0+0x26>
 8005222:	7813      	ldrb	r3, [r2, #0]
 8005224:	b9a3      	cbnz	r3, 8005250 <bist_run_constant_pattern.constprop.0+0x50>
  for (uint32_t i = 0; i < words; ++i) {
 8005226:	3401      	adds	r4, #1
 8005228:	42a7      	cmp	r7, r4
 800522a:	d1ef      	bne.n	800520c <bist_run_constant_pattern.constprop.0+0xc>
  if (!bist_write_constant(base, words, pattern, ctx)) {
    return;
  }
  if (!bist_verify_constant(base, words, pattern, ctx)) {
 800522c:	462a      	mov	r2, r5
 800522e:	4631      	mov	r1, r6
 8005230:	4638      	mov	r0, r7
 8005232:	f7ff ff9d 	bl	8005170 <bist_verify_constant.constprop.0>
 8005236:	b110      	cbz	r0, 800523e <bist_run_constant_pattern.constprop.0+0x3e>
    return;
  }
  ctx->patterns_executed++;
 8005238:	686b      	ldr	r3, [r5, #4]
 800523a:	3301      	adds	r3, #1
 800523c:	606b      	str	r3, [r5, #4]
}
 800523e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 8005240:	b10a      	cbz	r2, 8005246 <bist_run_constant_pattern.constprop.0+0x46>
 8005242:	7813      	ldrb	r3, [r2, #0]
 8005244:	b923      	cbnz	r3, 8005250 <bist_run_constant_pattern.constprop.0+0x50>
    chThdSleepMilliseconds(1);
 8005246:	200a      	movs	r0, #10
 8005248:	f7ff fcda 	bl	8004c00 <chThdSleep>
 800524c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800524e:	e7e7      	b.n	8005220 <bist_run_constant_pattern.constprop.0+0x20>
    if (ctx->result.status == SDRAM_BIST_PASS) {
 8005250:	7b2b      	ldrb	r3, [r5, #12]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d1f3      	bne.n	800523e <bist_run_constant_pattern.constprop.0+0x3e>
      ctx->result.status = SDRAM_BIST_ABORT;
 8005256:	2302      	movs	r3, #2
 8005258:	732b      	strb	r3, [r5, #12]
}
 800525a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800525c:	0000      	movs	r0, r0
	...

08005260 <bist_run_walking.constprop.0>:

static void bist_run_walking(volatile uint16_t *base, uint32_t words, bool walking_one, sdram_bist_context_t *ctx) {
 8005260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005264:	4606      	mov	r6, r0
  for (uint32_t bit = 0; bit < 16u; ++bit) {
 8005266:	f04f 0900 	mov.w	r9, #0
static void bist_run_walking(volatile uint16_t *base, uint32_t words, bool walking_one, sdram_bist_context_t *ctx) {
 800526a:	4615      	mov	r5, r2
 800526c:	460f      	mov	r7, r1
    uint16_t pattern = walking_one ? ((uint16_t)1u << bit) : (uint16_t)(~((uint16_t)1u << bit));
 800526e:	f04f 0801 	mov.w	r8, #1
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 8005272:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
    uint16_t pattern = walking_one ? ((uint16_t)1u << bit) : (uint16_t)(~((uint16_t)1u << bit));
 8005274:	fa08 fa09 	lsl.w	sl, r8, r9
 8005278:	b90f      	cbnz	r7, 800527e <bist_run_walking.constprop.0+0x1e>
 800527a:	ea6f 0a0a 	mvn.w	sl, sl
 800527e:	fa1f fa8a 	uxth.w	sl, sl
  for (uint32_t i = 0; i < words; ++i) {
 8005282:	2400      	movs	r4, #0
    base[i] = pattern;
 8005284:	0063      	lsls	r3, r4, #1
 8005286:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800528a:	f8a3 a000 	strh.w	sl, [r3]
  if (ctx->mode != SDRAM_BIST_MODE_FULL) {
 800528e:	782b      	ldrb	r3, [r5, #0]
 8005290:	2b01      	cmp	r3, #1
 8005292:	d102      	bne.n	800529a <bist_run_walking.constprop.0+0x3a>
  if ((iteration != 0u) && ((iteration % SDRAM_FULL_BIST_YIELD_INTERVAL_WORDS) == 0u)) {
 8005294:	b10c      	cbz	r4, 800529a <bist_run_walking.constprop.0+0x3a>
 8005296:	b2a3      	uxth	r3, r4
 8005298:	b1cb      	cbz	r3, 80052ce <bist_run_walking.constprop.0+0x6e>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 800529a:	b108      	cbz	r0, 80052a0 <bist_run_walking.constprop.0+0x40>
 800529c:	7803      	ldrb	r3, [r0, #0]
 800529e:	b9f3      	cbnz	r3, 80052de <bist_run_walking.constprop.0+0x7e>
  for (uint32_t i = 0; i < words; ++i) {
 80052a0:	3401      	adds	r4, #1
 80052a2:	42a6      	cmp	r6, r4
 80052a4:	d1ee      	bne.n	8005284 <bist_run_walking.constprop.0+0x24>
    if (!bist_write_constant(base, words, pattern, ctx)) {
      return;
    }
    if (!bist_verify_constant(base, words, pattern, ctx)) {
 80052a6:	462a      	mov	r2, r5
 80052a8:	4651      	mov	r1, sl
 80052aa:	4630      	mov	r0, r6
 80052ac:	f7ff ff60 	bl	8005170 <bist_verify_constant.constprop.0>
 80052b0:	b158      	cbz	r0, 80052ca <bist_run_walking.constprop.0+0x6a>
      return;
    }
    ctx->patterns_executed++;
 80052b2:	686b      	ldr	r3, [r5, #4]
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 80052b4:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
    ctx->patterns_executed++;
 80052b6:	3301      	adds	r3, #1
 80052b8:	606b      	str	r3, [r5, #4]
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 80052ba:	b108      	cbz	r0, 80052c0 <bist_run_walking.constprop.0+0x60>
 80052bc:	7803      	ldrb	r3, [r0, #0]
 80052be:	b973      	cbnz	r3, 80052de <bist_run_walking.constprop.0+0x7e>
  for (uint32_t bit = 0; bit < 16u; ++bit) {
 80052c0:	f109 0901 	add.w	r9, r9, #1
 80052c4:	f1b9 0f10 	cmp.w	r9, #16
 80052c8:	d1d4      	bne.n	8005274 <bist_run_walking.constprop.0+0x14>
    if (bist_should_abort(ctx)) {
      return;
    }
  }
}
 80052ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 80052ce:	b108      	cbz	r0, 80052d4 <bist_run_walking.constprop.0+0x74>
 80052d0:	7803      	ldrb	r3, [r0, #0]
 80052d2:	b923      	cbnz	r3, 80052de <bist_run_walking.constprop.0+0x7e>
    chThdSleepMilliseconds(1);
 80052d4:	200a      	movs	r0, #10
 80052d6:	f7ff fc93 	bl	8004c00 <chThdSleep>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 80052da:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80052dc:	e7dd      	b.n	800529a <bist_run_walking.constprop.0+0x3a>
    if (ctx->result.status == SDRAM_BIST_PASS) {
 80052de:	7b2b      	ldrb	r3, [r5, #12]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d1f2      	bne.n	80052ca <bist_run_walking.constprop.0+0x6a>
      ctx->result.status = SDRAM_BIST_ABORT;
 80052e4:	2302      	movs	r3, #2
 80052e6:	732b      	strb	r3, [r5, #12]
}
 80052e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052ec:	0000      	movs	r0, r0
	...

080052f0 <bist_service_full>:
static bool bist_service_full(sdram_bist_context_t *ctx, uint32_t iteration) {
 80052f0:	b510      	push	{r4, lr}
  if (ctx->mode != SDRAM_BIST_MODE_FULL) {
 80052f2:	7803      	ldrb	r3, [r0, #0]
static bool bist_service_full(sdram_bist_context_t *ctx, uint32_t iteration) {
 80052f4:	4604      	mov	r4, r0
  if (ctx->mode != SDRAM_BIST_MODE_FULL) {
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d102      	bne.n	8005300 <bist_service_full+0x10>
  if ((iteration != 0u) && ((iteration % SDRAM_FULL_BIST_YIELD_INTERVAL_WORDS) == 0u)) {
 80052fa:	b109      	cbz	r1, 8005300 <bist_service_full+0x10>
 80052fc:	b289      	uxth	r1, r1
 80052fe:	b151      	cbz	r1, 8005316 <bist_service_full+0x26>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 8005300:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005302:	b10b      	cbz	r3, 8005308 <bist_service_full+0x18>
 8005304:	781b      	ldrb	r3, [r3, #0]
 8005306:	b90b      	cbnz	r3, 800530c <bist_service_full+0x1c>
 8005308:	2001      	movs	r0, #1
}
 800530a:	bd10      	pop	{r4, pc}
    if (ctx->result.status == SDRAM_BIST_PASS) {
 800530c:	7b20      	ldrb	r0, [r4, #12]
 800530e:	b950      	cbnz	r0, 8005326 <bist_service_full+0x36>
      ctx->result.status = SDRAM_BIST_ABORT;
 8005310:	2302      	movs	r3, #2
 8005312:	7323      	strb	r3, [r4, #12]
}
 8005314:	bd10      	pop	{r4, pc}
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 8005316:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8005318:	b10b      	cbz	r3, 800531e <bist_service_full+0x2e>
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	b92b      	cbnz	r3, 800532a <bist_service_full+0x3a>
    chThdSleepMilliseconds(1);
 800531e:	200a      	movs	r0, #10
 8005320:	f7ff fc6e 	bl	8004c00 <chThdSleep>
 8005324:	e7ec      	b.n	8005300 <bist_service_full+0x10>
 8005326:	2000      	movs	r0, #0
}
 8005328:	bd10      	pop	{r4, pc}
    if (ctx->result.status == SDRAM_BIST_PASS) {
 800532a:	7b00      	ldrb	r0, [r0, #12]
 800532c:	b910      	cbnz	r0, 8005334 <bist_service_full+0x44>
      ctx->result.status = SDRAM_BIST_ABORT;
 800532e:	2202      	movs	r2, #2
 8005330:	7322      	strb	r2, [r4, #12]
}
 8005332:	bd10      	pop	{r4, pc}
      return false;
 8005334:	4608      	mov	r0, r1
}
 8005336:	bd10      	pop	{r4, pc}
	...

08005340 <bist_run_stress_sequential_offset.constprop.0>:

static void bist_run_stress_sequential_offset(volatile uint16_t *base,
                                              uint32_t offset_words,
                                              uint32_t words,
                                              sdram_bist_context_t *ctx) {
  volatile uint16_t *const target = base + offset_words;
 8005340:	0040      	lsls	r0, r0, #1
static void bist_run_stress_sequential_offset(volatile uint16_t *base,
 8005342:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  volatile uint16_t *const target = base + offset_words;
 8005344:	f100 4740 	add.w	r7, r0, #3221225472	; 0xc0000000
  for (uint32_t i = 0; i < words; ++i) {
 8005348:	2500      	movs	r5, #0
static void bist_run_stress_sequential_offset(volatile uint16_t *base,
 800534a:	460c      	mov	r4, r1
 800534c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  volatile uint16_t *const target = base + offset_words;
 800534e:	463e      	mov	r6, r7
    target[i] = (uint16_t)(i & 0xFFFFu);
 8005350:	b2aa      	uxth	r2, r5
 8005352:	8032      	strh	r2, [r6, #0]
  if (ctx->mode != SDRAM_BIST_MODE_FULL) {
 8005354:	7822      	ldrb	r2, [r4, #0]
 8005356:	2a01      	cmp	r2, #1
 8005358:	d102      	bne.n	8005360 <bist_run_stress_sequential_offset.constprop.0+0x20>
  if ((iteration != 0u) && ((iteration % SDRAM_FULL_BIST_YIELD_INTERVAL_WORDS) == 0u)) {
 800535a:	b10d      	cbz	r5, 8005360 <bist_run_stress_sequential_offset.constprop.0+0x20>
 800535c:	b2aa      	uxth	r2, r5
 800535e:	b362      	cbz	r2, 80053ba <bist_run_stress_sequential_offset.constprop.0+0x7a>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 8005360:	b10b      	cbz	r3, 8005366 <bist_run_stress_sequential_offset.constprop.0+0x26>
 8005362:	781a      	ldrb	r2, [r3, #0]
 8005364:	bb8a      	cbnz	r2, 80053ca <bist_run_stress_sequential_offset.constprop.0+0x8a>
  for (uint32_t i = 0; i < words; ++i) {
 8005366:	3501      	adds	r5, #1
 8005368:	3602      	adds	r6, #2
 800536a:	f5b5 3f00 	cmp.w	r5, #131072	; 0x20000
 800536e:	d1ef      	bne.n	8005350 <bist_run_stress_sequential_offset.constprop.0+0x10>
    if (!bist_service_full(ctx, i)) {
      return;
    }
  }

  for (uint32_t i = 0; i < words; ++i) {
 8005370:	2500      	movs	r5, #0
    res->first_error = classification;
 8005372:	2601      	movs	r6, #1
    const uint16_t expected = (uint16_t)(i & 0xFFFFu);
    const uint16_t read_back = target[i];
 8005374:	883b      	ldrh	r3, [r7, #0]
 8005376:	b2aa      	uxth	r2, r5
    if (read_back != expected) {
      bist_record_error(&ctx->result, (uintptr_t)(&target[i]), expected, read_back, SDRAM_BIST_ERR_DATA_MISMATCH);
    }
    ctx->result.words_tested++;
    if (!bist_service_full(ctx, i)) {
 8005378:	4629      	mov	r1, r5
 800537a:	4620      	mov	r0, r4
    const uint16_t read_back = target[i];
 800537c:	b29b      	uxth	r3, r3
  for (uint32_t i = 0; i < words; ++i) {
 800537e:	3501      	adds	r5, #1
    if (read_back != expected) {
 8005380:	429a      	cmp	r2, r3
 8005382:	d00c      	beq.n	800539e <bist_run_stress_sequential_offset.constprop.0+0x5e>
  res->error_count++;
 8005384:	69a3      	ldr	r3, [r4, #24]
  if (res->first_error == SDRAM_BIST_ERR_NONE) {
 8005386:	f894 c020 	ldrb.w	ip, [r4, #32]
  res->error_count++;
 800538a:	3301      	adds	r3, #1
 800538c:	61a3      	str	r3, [r4, #24]
  if (res->first_error == SDRAM_BIST_ERR_NONE) {
 800538e:	f1bc 0f00 	cmp.w	ip, #0
 8005392:	d104      	bne.n	800539e <bist_run_stress_sequential_offset.constprop.0+0x5e>
    res->first_error_address = addr;
 8005394:	61e7      	str	r7, [r4, #28]
    res->first_error_pattern = expected;
 8005396:	8462      	strh	r2, [r4, #34]	; 0x22
    res->first_error = classification;
 8005398:	f884 6020 	strb.w	r6, [r4, #32]
    res->status = SDRAM_BIST_FAIL;
 800539c:	7326      	strb	r6, [r4, #12]
    ctx->result.words_tested++;
 800539e:	6923      	ldr	r3, [r4, #16]
  for (uint32_t i = 0; i < words; ++i) {
 80053a0:	3702      	adds	r7, #2
    ctx->result.words_tested++;
 80053a2:	3301      	adds	r3, #1
 80053a4:	6123      	str	r3, [r4, #16]
    if (!bist_service_full(ctx, i)) {
 80053a6:	f7ff ffa3 	bl	80052f0 <bist_service_full>
 80053aa:	b128      	cbz	r0, 80053b8 <bist_run_stress_sequential_offset.constprop.0+0x78>
  for (uint32_t i = 0; i < words; ++i) {
 80053ac:	f5b5 3f00 	cmp.w	r5, #131072	; 0x20000
 80053b0:	d1e0      	bne.n	8005374 <bist_run_stress_sequential_offset.constprop.0+0x34>
      return;
    }
  }

  ctx->patterns_executed++;
 80053b2:	6863      	ldr	r3, [r4, #4]
 80053b4:	3301      	adds	r3, #1
 80053b6:	6063      	str	r3, [r4, #4]
}
 80053b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 80053ba:	b10b      	cbz	r3, 80053c0 <bist_run_stress_sequential_offset.constprop.0+0x80>
 80053bc:	781b      	ldrb	r3, [r3, #0]
 80053be:	b923      	cbnz	r3, 80053ca <bist_run_stress_sequential_offset.constprop.0+0x8a>
    chThdSleepMilliseconds(1);
 80053c0:	200a      	movs	r0, #10
 80053c2:	f7ff fc1d 	bl	8004c00 <chThdSleep>
 80053c6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80053c8:	e7ca      	b.n	8005360 <bist_run_stress_sequential_offset.constprop.0+0x20>
    if (ctx->result.status == SDRAM_BIST_PASS) {
 80053ca:	7b23      	ldrb	r3, [r4, #12]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d1f3      	bne.n	80053b8 <bist_run_stress_sequential_offset.constprop.0+0x78>
      ctx->result.status = SDRAM_BIST_ABORT;
 80053d0:	2302      	movs	r3, #2
 80053d2:	7323      	strb	r3, [r4, #12]
}
 80053d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053d6:	bf00      	nop
	...

080053e0 <sdram_bist_start>:

bool sdram_bist_start(sdram_bist_context_t *ctx) {
 80053e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (ctx == NULL) {
 80053e4:	4604      	mov	r4, r0
 80053e6:	2800      	cmp	r0, #0
 80053e8:	f000 80e3 	beq.w	80055b2 <sdram_bist_start+0x1d2>
    return false;
  }

  if ((ctx->mode != SDRAM_BIST_MODE_QUICK) && (ctx->mode != SDRAM_BIST_MODE_FULL)) {
 80053ec:	7803      	ldrb	r3, [r0, #0]
    return false;
 80053ee:	2500      	movs	r5, #0
  if ((ctx->mode != SDRAM_BIST_MODE_QUICK) && (ctx->mode != SDRAM_BIST_MODE_FULL)) {
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d902      	bls.n	80053fa <sdram_bist_start+0x1a>
    chThdSleepMilliseconds(1);
  }

  bist_finalize_result(&ctx->result);
  return true;
}
 80053f4:	4628      	mov	r0, r5
 80053f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  res->status = SDRAM_BIST_PASS;
 80053fa:	7305      	strb	r5, [r0, #12]
  res->first_error = SDRAM_BIST_ERR_NONE;
 80053fc:	f880 5020 	strb.w	r5, [r0, #32]
  res->first_error_pattern = 0u;
 8005400:	8445      	strh	r5, [r0, #34]	; 0x22
  res->words_covered_unique = 0u;
 8005402:	e9c0 5504 	strd	r5, r5, [r0, #16]
  res->first_error_address = 0u;
 8005406:	e9c0 5506 	strd	r5, r5, [r0, #24]
 800540a:	f7fb f961 	bl	80006d0 <stGetCounter>
  const uint32_t coverage_bytes = (ctx->mode == SDRAM_BIST_MODE_FULL) ? SDRAM_FULL_BYTES : SDRAM_QUICK_BYTES;
 800540e:	7823      	ldrb	r3, [r4, #0]
  bist_run_constant_pattern(base, coverage_words, 0x0000u, ctx);
 8005410:	4629      	mov	r1, r5
 8005412:	4622      	mov	r2, r4
  const uint32_t coverage_bytes = (ctx->mode == SDRAM_BIST_MODE_FULL) ? SDRAM_FULL_BYTES : SDRAM_QUICK_BYTES;
 8005414:	2b01      	cmp	r3, #1
  ctx->patterns_executed = 0u;
 8005416:	6065      	str	r5, [r4, #4]
  const uint32_t coverage_bytes = (ctx->mode == SDRAM_BIST_MODE_FULL) ? SDRAM_FULL_BYTES : SDRAM_QUICK_BYTES;
 8005418:	bf0b      	itete	eq
 800541a:	f04f 7780 	moveq.w	r7, #16777216	; 0x1000000
 800541e:	f44f 2700 	movne.w	r7, #524288	; 0x80000
 8005422:	f04f 7600 	moveq.w	r6, #33554432	; 0x2000000
 8005426:	f44f 1680 	movne.w	r6, #1048576	; 0x100000
  ctx->words_target = coverage_words;
 800542a:	60a7      	str	r7, [r4, #8]
  ctx->result.words_covered_unique = coverage_words;
 800542c:	6167      	str	r7, [r4, #20]
  res->timestamp_end = res->timestamp_start;
 800542e:	e9c4 0009 	strd	r0, r0, [r4, #36]	; 0x24
  bist_run_constant_pattern(base, coverage_words, 0x0000u, ctx);
 8005432:	4638      	mov	r0, r7
 8005434:	f7ff fee4 	bl	8005200 <bist_run_constant_pattern.constprop.0>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 8005438:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800543a:	b12b      	cbz	r3, 8005448 <sdram_bist_start+0x68>
 800543c:	781b      	ldrb	r3, [r3, #0]
 800543e:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8005442:	2b00      	cmp	r3, #0
 8005444:	f040 80a5 	bne.w	8005592 <sdram_bist_start+0x1b2>
  bist_run_constant_pattern(base, coverage_words, 0xFFFFu, ctx);
 8005448:	4622      	mov	r2, r4
 800544a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800544e:	4638      	mov	r0, r7
 8005450:	f7ff fed6 	bl	8005200 <bist_run_constant_pattern.constprop.0>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 8005454:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005456:	b12b      	cbz	r3, 8005464 <sdram_bist_start+0x84>
 8005458:	781b      	ldrb	r3, [r3, #0]
 800545a:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 800545e:	2b00      	cmp	r3, #0
 8005460:	f040 8097 	bne.w	8005592 <sdram_bist_start+0x1b2>
  bist_run_constant_pattern(base, coverage_words, 0xAAAAu, ctx);
 8005464:	4622      	mov	r2, r4
 8005466:	f64a 21aa 	movw	r1, #43690	; 0xaaaa
 800546a:	4638      	mov	r0, r7
 800546c:	f7ff fec8 	bl	8005200 <bist_run_constant_pattern.constprop.0>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 8005470:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005472:	b12b      	cbz	r3, 8005480 <sdram_bist_start+0xa0>
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 800547a:	2b00      	cmp	r3, #0
 800547c:	f040 8089 	bne.w	8005592 <sdram_bist_start+0x1b2>
  bist_run_constant_pattern(base, coverage_words, 0x5555u, ctx);
 8005480:	4622      	mov	r2, r4
 8005482:	f245 5155 	movw	r1, #21845	; 0x5555
 8005486:	4638      	mov	r0, r7
 8005488:	f7ff feba 	bl	8005200 <bist_run_constant_pattern.constprop.0>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 800548c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800548e:	b123      	cbz	r3, 800549a <sdram_bist_start+0xba>
 8005490:	781b      	ldrb	r3, [r3, #0]
 8005492:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8005496:	2b00      	cmp	r3, #0
 8005498:	d17b      	bne.n	8005592 <sdram_bist_start+0x1b2>
  bist_run_walking(base, coverage_words, true, ctx);
 800549a:	4622      	mov	r2, r4
 800549c:	2101      	movs	r1, #1
 800549e:	4638      	mov	r0, r7
 80054a0:	f7ff fede 	bl	8005260 <bist_run_walking.constprop.0>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 80054a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80054a6:	b123      	cbz	r3, 80054b2 <sdram_bist_start+0xd2>
 80054a8:	781b      	ldrb	r3, [r3, #0]
 80054aa:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d16f      	bne.n	8005592 <sdram_bist_start+0x1b2>
  bist_run_walking(base, coverage_words, false, ctx);
 80054b2:	4622      	mov	r2, r4
 80054b4:	2100      	movs	r1, #0
 80054b6:	4638      	mov	r0, r7
 80054b8:	f7ff fed2 	bl	8005260 <bist_run_walking.constprop.0>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 80054bc:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 80054be:	b125      	cbz	r5, 80054ca <sdram_bist_start+0xea>
 80054c0:	782b      	ldrb	r3, [r5, #0]
 80054c2:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d163      	bne.n	8005592 <sdram_bist_start+0x1b2>
 80054ca:	f64a 48e1 	movw	r8, #44257	; 0xace1
    uint16_t bit = (uint16_t)(((lfsr >> 0u) ^ (lfsr >> 2u) ^ (lfsr >> 3u) ^ (lfsr >> 5u)) & 1u);
 80054ce:	ea4f 03d8 	mov.w	r3, r8, lsr #3
    if (!bist_service_full(ctx, i)) {
 80054d2:	4629      	mov	r1, r5
 80054d4:	006a      	lsls	r2, r5, #1
 80054d6:	4620      	mov	r0, r4
    uint16_t bit = (uint16_t)(((lfsr >> 0u) ^ (lfsr >> 2u) ^ (lfsr >> 3u) ^ (lfsr >> 5u)) & 1u);
 80054d8:	ea83 0398 	eor.w	r3, r3, r8, lsr #2
  for (uint32_t i = 0; i < words; ++i) {
 80054dc:	3501      	adds	r5, #1
 80054de:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
    uint16_t bit = (uint16_t)(((lfsr >> 0u) ^ (lfsr >> 2u) ^ (lfsr >> 3u) ^ (lfsr >> 5u)) & 1u);
 80054e2:	ea88 0303 	eor.w	r3, r8, r3
 80054e6:	ea83 1358 	eor.w	r3, r3, r8, lsr #5
    lfsr = (uint16_t)((lfsr >> 1u) | (bit << 15));
 80054ea:	f003 0301 	and.w	r3, r3, #1
 80054ee:	03db      	lsls	r3, r3, #15
 80054f0:	ea43 0858 	orr.w	r8, r3, r8, lsr #1
    base[i] = lfsr;
 80054f4:	f8a2 8000 	strh.w	r8, [r2]
    if (!bist_service_full(ctx, i)) {
 80054f8:	f7ff fefa 	bl	80052f0 <bist_service_full>
 80054fc:	b3a8      	cbz	r0, 800556a <sdram_bist_start+0x18a>
  for (uint32_t i = 0; i < words; ++i) {
 80054fe:	42bd      	cmp	r5, r7
 8005500:	d1e5      	bne.n	80054ce <sdram_bist_start+0xee>
  for (uint32_t i = 0; i < words; ++i) {
 8005502:	f04f 0900 	mov.w	r9, #0
  lfsr = 0xACE1u;
 8005506:	f64a 45e1 	movw	r5, #44257	; 0xace1
    res->first_error = classification;
 800550a:	f04f 0801 	mov.w	r8, #1
    uint16_t bit = (uint16_t)(((lfsr >> 0u) ^ (lfsr >> 2u) ^ (lfsr >> 3u) ^ (lfsr >> 5u)) & 1u);
 800550e:	08eb      	lsrs	r3, r5, #3
    if (!bist_service_full(ctx, i)) {
 8005510:	4649      	mov	r1, r9
 8005512:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8005516:	4620      	mov	r0, r4
    uint16_t bit = (uint16_t)(((lfsr >> 0u) ^ (lfsr >> 2u) ^ (lfsr >> 3u) ^ (lfsr >> 5u)) & 1u);
 8005518:	ea83 0395 	eor.w	r3, r3, r5, lsr #2
 800551c:	f109 0901 	add.w	r9, r9, #1
 8005520:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 8005524:	406b      	eors	r3, r5
 8005526:	ea83 1355 	eor.w	r3, r3, r5, lsr #5
    lfsr = (uint16_t)((lfsr >> 1u) | (bit << 15));
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	03db      	lsls	r3, r3, #15
 8005530:	ea43 0555 	orr.w	r5, r3, r5, lsr #1
    uint16_t read_back = base[i];
 8005534:	8813      	ldrh	r3, [r2, #0]
 8005536:	b29b      	uxth	r3, r3
    if (read_back != expected) {
 8005538:	429d      	cmp	r5, r3
 800553a:	d00b      	beq.n	8005554 <sdram_bist_start+0x174>
  res->error_count++;
 800553c:	69a3      	ldr	r3, [r4, #24]
 800553e:	3301      	adds	r3, #1
 8005540:	61a3      	str	r3, [r4, #24]
  if (res->first_error == SDRAM_BIST_ERR_NONE) {
 8005542:	f894 3020 	ldrb.w	r3, [r4, #32]
 8005546:	b92b      	cbnz	r3, 8005554 <sdram_bist_start+0x174>
    res->first_error_address = addr;
 8005548:	61e2      	str	r2, [r4, #28]
    res->first_error_pattern = expected;
 800554a:	8465      	strh	r5, [r4, #34]	; 0x22
    res->first_error = classification;
 800554c:	f884 8020 	strb.w	r8, [r4, #32]
    res->status = SDRAM_BIST_FAIL;
 8005550:	f884 800c 	strb.w	r8, [r4, #12]
    ctx->result.words_tested++;
 8005554:	6923      	ldr	r3, [r4, #16]
 8005556:	3301      	adds	r3, #1
 8005558:	6123      	str	r3, [r4, #16]
    if (!bist_service_full(ctx, i)) {
 800555a:	f7ff fec9 	bl	80052f0 <bist_service_full>
 800555e:	b120      	cbz	r0, 800556a <sdram_bist_start+0x18a>
  for (uint32_t i = 0; i < words; ++i) {
 8005560:	45b9      	cmp	r9, r7
 8005562:	d1d4      	bne.n	800550e <sdram_bist_start+0x12e>
  ctx->patterns_executed++;
 8005564:	6863      	ldr	r3, [r4, #4]
 8005566:	3301      	adds	r3, #1
 8005568:	6063      	str	r3, [r4, #4]
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 800556a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800556c:	b11b      	cbz	r3, 8005576 <sdram_bist_start+0x196>
 800556e:	781a      	ldrb	r2, [r3, #0]
 8005570:	f002 05ff 	and.w	r5, r2, #255	; 0xff
 8005574:	b96a      	cbnz	r2, 8005592 <sdram_bist_start+0x1b2>
  if (ctx->mode == SDRAM_BIST_MODE_FULL) {
 8005576:	7822      	ldrb	r2, [r4, #0]
 8005578:	2a01      	cmp	r2, #1
 800557a:	d01e      	beq.n	80055ba <sdram_bist_start+0x1da>
  if (res->error_count > 0u && res->status == SDRAM_BIST_PASS) {
 800557c:	69a3      	ldr	r3, [r4, #24]
 800557e:	b11b      	cbz	r3, 8005588 <sdram_bist_start+0x1a8>
 8005580:	7b23      	ldrb	r3, [r4, #12]
 8005582:	b90b      	cbnz	r3, 8005588 <sdram_bist_start+0x1a8>
    res->status = SDRAM_BIST_FAIL;
 8005584:	2301      	movs	r3, #1
 8005586:	7323      	strb	r3, [r4, #12]
 8005588:	f7fb f8a2 	bl	80006d0 <stGetCounter>
  return true;
 800558c:	2501      	movs	r5, #1
  res->timestamp_end = chVTGetSystemTimeX();
 800558e:	62a0      	str	r0, [r4, #40]	; 0x28
}
 8005590:	e730      	b.n	80053f4 <sdram_bist_start+0x14>
    if (ctx->result.status == SDRAM_BIST_PASS) {
 8005592:	7b23      	ldrb	r3, [r4, #12]
 8005594:	b90b      	cbnz	r3, 800559a <sdram_bist_start+0x1ba>
      ctx->result.status = SDRAM_BIST_ABORT;
 8005596:	2302      	movs	r3, #2
 8005598:	7323      	strb	r3, [r4, #12]
  if (res->error_count > 0u && res->status == SDRAM_BIST_PASS) {
 800559a:	69a3      	ldr	r3, [r4, #24]
 800559c:	b11b      	cbz	r3, 80055a6 <sdram_bist_start+0x1c6>
 800559e:	7b23      	ldrb	r3, [r4, #12]
 80055a0:	b90b      	cbnz	r3, 80055a6 <sdram_bist_start+0x1c6>
    res->status = SDRAM_BIST_FAIL;
 80055a2:	2301      	movs	r3, #1
 80055a4:	7323      	strb	r3, [r4, #12]
 80055a6:	f7fb f893 	bl	80006d0 <stGetCounter>
  res->timestamp_end = chVTGetSystemTimeX();
 80055aa:	62a0      	str	r0, [r4, #40]	; 0x28
}
 80055ac:	4628      	mov	r0, r5
 80055ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return false;
 80055b2:	4605      	mov	r5, r0
}
 80055b4:	4628      	mov	r0, r5
 80055b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  volatile uint16_t *addr_b = base + (words / 2u);
 80055ba:	f107 4c40 	add.w	ip, r7, #3221225472	; 0xc0000000
  addr_a[0] = ALIAS_PATTERN_A;
 80055be:	f04f 4540 	mov.w	r5, #3221225472	; 0xc0000000
  addr_b[0] = ALIAS_PATTERN_B;
 80055c2:	f645 21a5 	movw	r1, #23205	; 0x5aa5
  addr_a[0] = ALIAS_PATTERN_A;
 80055c6:	f24a 5e5a 	movw	lr, #42330	; 0xa55a
 80055ca:	f8a5 e000 	strh.w	lr, [r5]
  addr_b[0] = ALIAS_PATTERN_B;
 80055ce:	f8ac 1000 	strh.w	r1, [ip]
  const uint16_t observed_a = addr_a[0];
 80055d2:	8828      	ldrh	r0, [r5, #0]
  const uint16_t observed_b = addr_b[0];
 80055d4:	f8bc 1000 	ldrh.w	r1, [ip]
  const uint16_t observed_a = addr_a[0];
 80055d8:	b280      	uxth	r0, r0
  const uint16_t observed_b = addr_b[0];
 80055da:	b289      	uxth	r1, r1
  if ((observed_a == observed_b) && (ALIAS_PATTERN_A != ALIAS_PATTERN_B)) {
 80055dc:	4288      	cmp	r0, r1
 80055de:	d052      	beq.n	8005686 <sdram_bist_start+0x2a6>
    if (observed_a != ALIAS_PATTERN_A) {
 80055e0:	4570      	cmp	r0, lr
 80055e2:	d00b      	beq.n	80055fc <sdram_bist_start+0x21c>
  res->error_count++;
 80055e4:	69a0      	ldr	r0, [r4, #24]
 80055e6:	3001      	adds	r0, #1
 80055e8:	61a0      	str	r0, [r4, #24]
  if (res->first_error == SDRAM_BIST_ERR_NONE) {
 80055ea:	f894 0020 	ldrb.w	r0, [r4, #32]
 80055ee:	b928      	cbnz	r0, 80055fc <sdram_bist_start+0x21c>
    res->first_error_address = addr;
 80055f0:	61e5      	str	r5, [r4, #28]
    res->first_error_pattern = expected;
 80055f2:	f8a4 e022 	strh.w	lr, [r4, #34]	; 0x22
    res->first_error = classification;
 80055f6:	f884 2020 	strb.w	r2, [r4, #32]
    res->status = SDRAM_BIST_FAIL;
 80055fa:	7322      	strb	r2, [r4, #12]
    if (observed_b != ALIAS_PATTERN_B) {
 80055fc:	f645 20a5 	movw	r0, #23205	; 0x5aa5
 8005600:	4281      	cmp	r1, r0
 8005602:	d00c      	beq.n	800561e <sdram_bist_start+0x23e>
  res->error_count++;
 8005604:	69a2      	ldr	r2, [r4, #24]
 8005606:	3201      	adds	r2, #1
 8005608:	61a2      	str	r2, [r4, #24]
  if (res->first_error == SDRAM_BIST_ERR_NONE) {
 800560a:	f894 2020 	ldrb.w	r2, [r4, #32]
 800560e:	b932      	cbnz	r2, 800561e <sdram_bist_start+0x23e>
    res->first_error = classification;
 8005610:	2201      	movs	r2, #1
    res->first_error_address = addr;
 8005612:	f8c4 c01c 	str.w	ip, [r4, #28]
    res->first_error_pattern = expected;
 8005616:	8460      	strh	r0, [r4, #34]	; 0x22
    res->first_error = classification;
 8005618:	f884 2020 	strb.w	r2, [r4, #32]
    res->status = SDRAM_BIST_FAIL;
 800561c:	7322      	strb	r2, [r4, #12]
  ctx->patterns_executed++;
 800561e:	6862      	ldr	r2, [r4, #4]
 8005620:	3201      	adds	r2, #1
 8005622:	6062      	str	r2, [r4, #4]
  ctx->result.words_tested += 2u;
 8005624:	6922      	ldr	r2, [r4, #16]
 8005626:	3202      	adds	r2, #2
 8005628:	6122      	str	r2, [r4, #16]
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 800562a:	b123      	cbz	r3, 8005636 <sdram_bist_start+0x256>
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1ad      	bne.n	8005592 <sdram_bist_start+0x1b2>
    bist_run_stress_sequential_offset(base, 0u, stress_words, ctx);
 8005636:	4621      	mov	r1, r4
 8005638:	2000      	movs	r0, #0
 800563a:	f7ff fe81 	bl	8005340 <bist_run_stress_sequential_offset.constprop.0>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 800563e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005640:	b123      	cbz	r3, 800564c <sdram_bist_start+0x26c>
 8005642:	781b      	ldrb	r3, [r3, #0]
 8005644:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1a2      	bne.n	8005592 <sdram_bist_start+0x1b2>
    const uint32_t mid_offset = (max_start > stress_words) ? ((coverage_words / 2u) - (stress_words / 2u)) : 0u;
 800564c:	08b0      	lsrs	r0, r6, #2
    bist_run_stress_sequential_offset(base, mid_offset, stress_words, ctx);
 800564e:	4621      	mov	r1, r4
 8005650:	f5a0 3080 	sub.w	r0, r0, #65536	; 0x10000
 8005654:	f7ff fe74 	bl	8005340 <bist_run_stress_sequential_offset.constprop.0>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 8005658:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800565a:	b123      	cbz	r3, 8005666 <sdram_bist_start+0x286>
 800565c:	781b      	ldrb	r3, [r3, #0]
 800565e:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8005662:	2b00      	cmp	r3, #0
 8005664:	d195      	bne.n	8005592 <sdram_bist_start+0x1b2>
    bist_run_stress_sequential_offset(base, end_offset, stress_words, ctx);
 8005666:	4621      	mov	r1, r4
 8005668:	f5a7 3000 	sub.w	r0, r7, #131072	; 0x20000
 800566c:	f7ff fe68 	bl	8005340 <bist_run_stress_sequential_offset.constprop.0>
  if ((ctx->abort_flag != NULL) && (*ctx->abort_flag)) {
 8005670:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005672:	b123      	cbz	r3, 800567e <sdram_bist_start+0x29e>
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 800567a:	2b00      	cmp	r3, #0
 800567c:	d189      	bne.n	8005592 <sdram_bist_start+0x1b2>
    chThdSleepMilliseconds(1);
 800567e:	200a      	movs	r0, #10
 8005680:	f7ff fabe 	bl	8004c00 <chThdSleep>
 8005684:	e77a      	b.n	800557c <sdram_bist_start+0x19c>
  res->error_count++;
 8005686:	69a1      	ldr	r1, [r4, #24]
 8005688:	3101      	adds	r1, #1
 800568a:	61a1      	str	r1, [r4, #24]
  if (res->first_error == SDRAM_BIST_ERR_NONE) {
 800568c:	f894 1020 	ldrb.w	r1, [r4, #32]
 8005690:	2900      	cmp	r1, #0
 8005692:	d1c4      	bne.n	800561e <sdram_bist_start+0x23e>
    res->status = SDRAM_BIST_FAIL;
 8005694:	7322      	strb	r2, [r4, #12]
    res->first_error = classification;
 8005696:	2202      	movs	r2, #2
    res->first_error_address = addr;
 8005698:	61e5      	str	r5, [r4, #28]
    res->first_error_pattern = expected;
 800569a:	f8a4 e022 	strh.w	lr, [r4, #34]	; 0x22
    res->first_error = classification;
 800569e:	f884 2020 	strb.w	r2, [r4, #32]
    res->status = SDRAM_BIST_FAIL;
 80056a2:	e7bc      	b.n	800561e <sdram_bist_start+0x23e>
	...

080056b0 <sdram_init>:
  info->alignment_bytes = 0u;
}

/* ---- public API ---------------------------------------------------------- */

void sdram_init(bool run_quick_bist) {
 80056b0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Single init guard */
  chMtxLock(&sdram_ctx_mtx);
  if (sdram_ctx.state != SDRAM_NOT_INITIALIZED) {
 80056b2:	4c2c      	ldr	r4, [pc, #176]	; (8005764 <sdram_init+0xb4>)
void sdram_init(bool run_quick_bist) {
 80056b4:	b08d      	sub	sp, #52	; 0x34
 80056b6:	4605      	mov	r5, r0
  chMtxLock(&sdram_ctx_mtx);
 80056b8:	482b      	ldr	r0, [pc, #172]	; (8005768 <sdram_init+0xb8>)
 80056ba:	f7ff fba9 	bl	8004e10 <chMtxLock>
  if (sdram_ctx.state != SDRAM_NOT_INITIALIZED) {
 80056be:	7826      	ldrb	r6, [r4, #0]
 80056c0:	2e00      	cmp	r6, #0
 80056c2:	d144      	bne.n	800574e <sdram_init+0x9e>
    chMtxUnlock(&sdram_ctx_mtx);
    return;
  }
  sdram_ctx.state = SDRAM_INITIALIZING;
 80056c4:	2701      	movs	r7, #1
  sdram_ctx.last_error = SDRAM_ERR_NONE;
  sdram_ctx.bist_running = false;
  chMtxUnlock(&sdram_ctx_mtx);
 80056c6:	4828      	ldr	r0, [pc, #160]	; (8005768 <sdram_init+0xb8>)
  sdram_ctx.bist_running = false;
 80056c8:	70a6      	strb	r6, [r4, #2]
  sdram_ctx.state = SDRAM_INITIALIZING;
 80056ca:	8027      	strh	r7, [r4, #0]
  chMtxUnlock(&sdram_ctx_mtx);
 80056cc:	f7ff fbb0 	bl	8004e30 <chMtxUnlock>

  /* ---- FMC / SDRAM HW init ---- */
  if (!sdram_hw_init_sequence()) {
 80056d0:	f000 f84e 	bl	8005770 <sdram_hw_init_sequence>
 80056d4:	b378      	cbz	r0, 8005736 <sdram_init+0x86>
  }

  /*  IMPORTANT :
   * SDRAM is USABLE immediately after HW init on STM32H7
   */
  chMtxLock(&sdram_ctx_mtx);
 80056d6:	4824      	ldr	r0, [pc, #144]	; (8005768 <sdram_init+0xb8>)
 80056d8:	f7ff fb9a 	bl	8004e10 <chMtxLock>
  sdram_ctx.state = SDRAM_READY;
 80056dc:	2302      	movs	r3, #2
  sdram_ctx.last_error = SDRAM_ERR_NONE;
  chMtxUnlock(&sdram_ctx_mtx);
 80056de:	4822      	ldr	r0, [pc, #136]	; (8005768 <sdram_init+0xb8>)
  sdram_ctx.state = SDRAM_READY;
 80056e0:	8023      	strh	r3, [r4, #0]
  chMtxUnlock(&sdram_ctx_mtx);
 80056e2:	f7ff fba5 	bl	8004e30 <chMtxUnlock>

  /* ---- Optional QUICK BIST ---- */
  if (!run_quick_bist) {
 80056e6:	b325      	cbz	r5, 8005732 <sdram_init+0x82>
    return;
  }

  sdram_bist_context_t bist_ctx = {0};
 80056e8:	2230      	movs	r2, #48	; 0x30
 80056ea:	4631      	mov	r1, r6
 80056ec:	4668      	mov	r0, sp

  bool ok = sdram_bist_start(&bist_ctx);

  chMtxLock(&sdram_ctx_mtx);
  sdram_ctx.bist_running = false;
  sdram_ctx.last_bist_result = bist_ctx.result;
 80056ee:	1d25      	adds	r5, r4, #4
  sdram_bist_context_t bist_ctx = {0};
 80056f0:	f000 f8d0 	bl	8005894 <memset>
  chMtxLock(&sdram_ctx_mtx);
 80056f4:	481c      	ldr	r0, [pc, #112]	; (8005768 <sdram_init+0xb8>)
 80056f6:	f7ff fb8b 	bl	8004e10 <chMtxLock>
  chMtxUnlock(&sdram_ctx_mtx);
 80056fa:	481b      	ldr	r0, [pc, #108]	; (8005768 <sdram_init+0xb8>)
  sdram_ctx.bist_running = true;
 80056fc:	70a7      	strb	r7, [r4, #2]
  chMtxUnlock(&sdram_ctx_mtx);
 80056fe:	f7ff fb97 	bl	8004e30 <chMtxUnlock>
  bool ok = sdram_bist_start(&bist_ctx);
 8005702:	4668      	mov	r0, sp
 8005704:	f7ff fe6c 	bl	80053e0 <sdram_bist_start>
 8005708:	4607      	mov	r7, r0
  chMtxLock(&sdram_ctx_mtx);
 800570a:	4817      	ldr	r0, [pc, #92]	; (8005768 <sdram_init+0xb8>)
 800570c:	f7ff fb80 	bl	8004e10 <chMtxLock>
  sdram_ctx.last_bist_result = bist_ctx.result;
 8005710:	f10d 0c0c 	add.w	ip, sp, #12
  sdram_ctx.bist_running = false;
 8005714:	70a6      	strb	r6, [r4, #2]
  sdram_ctx.last_bist_result = bist_ctx.result;
 8005716:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800571a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800571c:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8005720:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}

  if (!ok || bist_ctx.result.status != SDRAM_BIST_PASS) {
 8005724:	b9cf      	cbnz	r7, 800575a <sdram_init+0xaa>
    sdram_ctx.state = SDRAM_DEGRADED;     /*  usable but warn */
 8005726:	f240 4303 	movw	r3, #1027	; 0x403
 800572a:	8023      	strh	r3, [r4, #0]
    sdram_ctx.last_error = SDRAM_ERR_BIST_FAIL;
  }
  chMtxUnlock(&sdram_ctx_mtx);
 800572c:	480e      	ldr	r0, [pc, #56]	; (8005768 <sdram_init+0xb8>)
 800572e:	f7ff fb7f 	bl	8004e30 <chMtxUnlock>
}
 8005732:	b00d      	add	sp, #52	; 0x34
 8005734:	bdf0      	pop	{r4, r5, r6, r7, pc}
    chMtxLock(&sdram_ctx_mtx);
 8005736:	480c      	ldr	r0, [pc, #48]	; (8005768 <sdram_init+0xb8>)
 8005738:	f7ff fb6a 	bl	8004e10 <chMtxLock>
  sdram_ctx.state = SDRAM_FAULT;
 800573c:	f44f 7382 	mov.w	r3, #260	; 0x104
    chMtxUnlock(&sdram_ctx_mtx);
 8005740:	4809      	ldr	r0, [pc, #36]	; (8005768 <sdram_init+0xb8>)
  sdram_ctx.state = SDRAM_FAULT;
 8005742:	8023      	strh	r3, [r4, #0]
}
 8005744:	b00d      	add	sp, #52	; 0x34
 8005746:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    chMtxUnlock(&sdram_ctx_mtx);
 800574a:	f7ff bb71 	b.w	8004e30 <chMtxUnlock>
    chMtxUnlock(&sdram_ctx_mtx);
 800574e:	4806      	ldr	r0, [pc, #24]	; (8005768 <sdram_init+0xb8>)
}
 8005750:	b00d      	add	sp, #52	; 0x34
 8005752:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    chMtxUnlock(&sdram_ctx_mtx);
 8005756:	f7ff bb6b 	b.w	8004e30 <chMtxUnlock>
  if (!ok || bist_ctx.result.status != SDRAM_BIST_PASS) {
 800575a:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d0e4      	beq.n	800572c <sdram_init+0x7c>
 8005762:	e7e0      	b.n	8005726 <sdram_init+0x76>
 8005764:	24000e78 	.word	0x24000e78
 8005768:	24000000 	.word	0x24000000
 800576c:	00000000 	.word	0x00000000

08005770 <sdram_hw_init_sequence>:
   * - Avoid extra synchronization (NORMAL command + MODE polling) that can
   *   stall init on H7 even when command sequencing is correct.
   * - Program refresh right after LOAD MODE and exit.
   */

  if ((RCC->AHB3ENR & RCC_AHB3ENR_FMCEN) == 0u) {
 8005770:	4b43      	ldr	r3, [pc, #268]	; (8005880 <sdram_hw_init_sequence+0x110>)
 8005772:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005776:	04d1      	lsls	r1, r2, #19
{
 8005778:	b510      	push	{r4, lr}
  if ((RCC->AHB3ENR & RCC_AHB3ENR_FMCEN) == 0u) {
 800577a:	d407      	bmi.n	800578c <sdram_hw_init_sequence+0x1c>
    RCC->AHB3ENR |= RCC_AHB3ENR_FMCEN;
 800577c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005780:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005784:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
    (void)RCC->AHB3ENR;
 8005788:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
                        ((3u - 1u) << FMC_SDTRx_TWR_Pos) |   /* tWR  */
                        ((3u - 1u) << FMC_SDTRx_TRP_Pos) |   /* tRP  */
                        ((3u - 1u) << FMC_SDTRx_TRCD_Pos);   /* tRCD */

  FMC_Bank5_6_R->SDCR[0] = sdcr;
  FMC_Bank5_6_R->SDTR[0] = sdtr;
 800578c:	4b3d      	ldr	r3, [pc, #244]	; (8005884 <sdram_hw_init_sequence+0x114>)
  FMC_Bank5_6_R->SDCR[0] = sdcr;
 800578e:	f641 1259 	movw	r2, #6489	; 0x1959
 8005792:	4c3d      	ldr	r4, [pc, #244]	; (8005888 <sdram_hw_init_sequence+0x118>)

  chThdSleepMicroseconds(200u);
 8005794:	2002      	movs	r0, #2
  FMC_Bank5_6_R->SDCR[0] = sdcr;
 8005796:	6422      	str	r2, [r4, #64]	; 0x40
  FMC_Bank5_6_R->SDTR[0] = sdtr;
 8005798:	64a3      	str	r3, [r4, #72]	; 0x48
  chThdSleepMicroseconds(200u);
 800579a:	f7ff fa31 	bl	8004c00 <chThdSleep>
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 800579e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80057a2:	e001      	b.n	80057a8 <sdram_hw_init_sequence+0x38>
    if (timeout-- == 0u) {
 80057a4:	3b01      	subs	r3, #1
 80057a6:	d069      	beq.n	800587c <sdram_hw_init_sequence+0x10c>
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 80057a8:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80057aa:	0692      	lsls	r2, r2, #26
 80057ac:	d4fa      	bmi.n	80057a4 <sdram_hw_init_sequence+0x34>
  FMC_Bank5_6_R->SDCMR = command;
 80057ae:	2211      	movs	r2, #17
 80057b0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 80057b4:	4934      	ldr	r1, [pc, #208]	; (8005888 <sdram_hw_init_sequence+0x118>)
  FMC_Bank5_6_R->SDCMR = command;
 80057b6:	6522      	str	r2, [r4, #80]	; 0x50
static bool fmc_issue_command(uint32_t mode, uint32_t auto_refresh, uint32_t mode_reg)
 80057b8:	e001      	b.n	80057be <sdram_hw_init_sequence+0x4e>
    if (timeout-- == 0u) {
 80057ba:	3b01      	subs	r3, #1
 80057bc:	d05e      	beq.n	800587c <sdram_hw_init_sequence+0x10c>
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 80057be:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80057c0:	0690      	lsls	r0, r2, #26
 80057c2:	d4fa      	bmi.n	80057ba <sdram_hw_init_sequence+0x4a>

  if (!fmc_issue_command(SDRAM_CMD_CLK_ENABLE, 0u, 0u)) {
    return false;
  }

  chThdSleepMilliseconds(1);
 80057c4:	200a      	movs	r0, #10
 80057c6:	f7ff fa1b 	bl	8004c00 <chThdSleep>
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 80057ca:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80057ce:	492e      	ldr	r1, [pc, #184]	; (8005888 <sdram_hw_init_sequence+0x118>)
 80057d0:	e001      	b.n	80057d6 <sdram_hw_init_sequence+0x66>
    if (timeout-- == 0u) {
 80057d2:	3b01      	subs	r3, #1
 80057d4:	d052      	beq.n	800587c <sdram_hw_init_sequence+0x10c>
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 80057d6:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80057d8:	0692      	lsls	r2, r2, #26
 80057da:	d4fa      	bmi.n	80057d2 <sdram_hw_init_sequence+0x62>
  FMC_Bank5_6_R->SDCMR = command;
 80057dc:	2212      	movs	r2, #18
 80057de:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 80057e2:	4829      	ldr	r0, [pc, #164]	; (8005888 <sdram_hw_init_sequence+0x118>)
  FMC_Bank5_6_R->SDCMR = command;
 80057e4:	650a      	str	r2, [r1, #80]	; 0x50
static bool fmc_issue_command(uint32_t mode, uint32_t auto_refresh, uint32_t mode_reg)
 80057e6:	e001      	b.n	80057ec <sdram_hw_init_sequence+0x7c>
    if (timeout-- == 0u) {
 80057e8:	3b01      	subs	r3, #1
 80057ea:	d047      	beq.n	800587c <sdram_hw_init_sequence+0x10c>
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 80057ec:	6d82      	ldr	r2, [r0, #88]	; 0x58
 80057ee:	0694      	lsls	r4, r2, #26
 80057f0:	d4fa      	bmi.n	80057e8 <sdram_hw_init_sequence+0x78>
 80057f2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80057f6:	4924      	ldr	r1, [pc, #144]	; (8005888 <sdram_hw_init_sequence+0x118>)
 80057f8:	e001      	b.n	80057fe <sdram_hw_init_sequence+0x8e>
    if (timeout-- == 0u) {
 80057fa:	3b01      	subs	r3, #1
 80057fc:	d03e      	beq.n	800587c <sdram_hw_init_sequence+0x10c>
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 80057fe:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8005800:	0690      	lsls	r0, r2, #26
 8005802:	d4fa      	bmi.n	80057fa <sdram_hw_init_sequence+0x8a>
  FMC_Bank5_6_R->SDCMR = command;
 8005804:	2273      	movs	r2, #115	; 0x73
 8005806:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 800580a:	481f      	ldr	r0, [pc, #124]	; (8005888 <sdram_hw_init_sequence+0x118>)
  FMC_Bank5_6_R->SDCMR = command;
 800580c:	650a      	str	r2, [r1, #80]	; 0x50
static bool fmc_issue_command(uint32_t mode, uint32_t auto_refresh, uint32_t mode_reg)
 800580e:	e001      	b.n	8005814 <sdram_hw_init_sequence+0xa4>
    if (timeout-- == 0u) {
 8005810:	3b01      	subs	r3, #1
 8005812:	d033      	beq.n	800587c <sdram_hw_init_sequence+0x10c>
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 8005814:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8005816:	0691      	lsls	r1, r2, #26
 8005818:	d4fa      	bmi.n	8005810 <sdram_hw_init_sequence+0xa0>
 800581a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800581e:	491a      	ldr	r1, [pc, #104]	; (8005888 <sdram_hw_init_sequence+0x118>)
 8005820:	e001      	b.n	8005826 <sdram_hw_init_sequence+0xb6>
    if (timeout-- == 0u) {
 8005822:	3b01      	subs	r3, #1
 8005824:	d02a      	beq.n	800587c <sdram_hw_init_sequence+0x10c>
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 8005826:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8005828:	0692      	lsls	r2, r2, #26
 800582a:	d4fa      	bmi.n	8005822 <sdram_hw_init_sequence+0xb2>
  FMC_Bank5_6_R->SDCMR = command;
 800582c:	2273      	movs	r2, #115	; 0x73
 800582e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 8005832:	4815      	ldr	r0, [pc, #84]	; (8005888 <sdram_hw_init_sequence+0x118>)
  FMC_Bank5_6_R->SDCMR = command;
 8005834:	650a      	str	r2, [r1, #80]	; 0x50
static bool fmc_issue_command(uint32_t mode, uint32_t auto_refresh, uint32_t mode_reg)
 8005836:	e001      	b.n	800583c <sdram_hw_init_sequence+0xcc>
    if (timeout-- == 0u) {
 8005838:	3b01      	subs	r3, #1
 800583a:	d01f      	beq.n	800587c <sdram_hw_init_sequence+0x10c>
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 800583c:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800583e:	0694      	lsls	r4, r2, #26
 8005840:	d4fa      	bmi.n	8005838 <sdram_hw_init_sequence+0xc8>
 8005842:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005846:	4910      	ldr	r1, [pc, #64]	; (8005888 <sdram_hw_init_sequence+0x118>)
 8005848:	e001      	b.n	800584e <sdram_hw_init_sequence+0xde>
    if (timeout-- == 0u) {
 800584a:	3b01      	subs	r3, #1
 800584c:	d016      	beq.n	800587c <sdram_hw_init_sequence+0x10c>
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 800584e:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8005850:	0690      	lsls	r0, r2, #26
 8005852:	d4fa      	bmi.n	800584a <sdram_hw_init_sequence+0xda>
  FMC_Bank5_6_R->SDCMR = command;
 8005854:	4a0d      	ldr	r2, [pc, #52]	; (800588c <sdram_hw_init_sequence+0x11c>)
 8005856:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 800585a:	4c0b      	ldr	r4, [pc, #44]	; (8005888 <sdram_hw_init_sequence+0x118>)
  FMC_Bank5_6_R->SDCMR = command;
 800585c:	650a      	str	r2, [r1, #80]	; 0x50
static bool fmc_issue_command(uint32_t mode, uint32_t auto_refresh, uint32_t mode_reg)
 800585e:	e001      	b.n	8005864 <sdram_hw_init_sequence+0xf4>
    if (timeout-- == 0u) {
 8005860:	3b01      	subs	r3, #1
 8005862:	d00b      	beq.n	800587c <sdram_hw_init_sequence+0x10c>
  while ((FMC_Bank5_6_R->SDSR & SDRAM_SDSR_BUSY) != 0u) {
 8005864:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8005866:	0692      	lsls	r2, r2, #26
 8005868:	d4fa      	bmi.n	8005860 <sdram_hw_init_sequence+0xf0>

  if (!fmc_issue_command(SDRAM_CMD_LOAD_MODE, 0u, SDRAM_MODE_REGISTER_VALUE)) {
    return false;
  }

  uint32_t sdrtr = FMC_Bank5_6_R->SDRTR;
 800586a:	6d61      	ldr	r1, [r4, #84]	; 0x54
  sdrtr &= ~FMC_SDRTR_COUNT_Msk;
  sdrtr |= (SDRAM_REFRESH_COUNT << FMC_SDRTR_COUNT_Pos);
 800586c:	f240 53f2 	movw	r3, #1522	; 0x5f2
  sdrtr &= ~FMC_SDRTR_COUNT_Msk;
 8005870:	4a07      	ldr	r2, [pc, #28]	; (8005890 <sdram_hw_init_sequence+0x120>)
  FMC_Bank5_6_R->SDRTR = sdrtr;

  return true;
 8005872:	2001      	movs	r0, #1
  sdrtr &= ~FMC_SDRTR_COUNT_Msk;
 8005874:	400a      	ands	r2, r1
  sdrtr |= (SDRAM_REFRESH_COUNT << FMC_SDRTR_COUNT_Pos);
 8005876:	4313      	orrs	r3, r2
  FMC_Bank5_6_R->SDRTR = sdrtr;
 8005878:	6563      	str	r3, [r4, #84]	; 0x54
}
 800587a:	bd10      	pop	{r4, pc}
    return false;
 800587c:	2000      	movs	r0, #0
}
 800587e:	bd10      	pop	{r4, pc}
 8005880:	58024400 	.word	0x58024400
 8005884:	02225571 	.word	0x02225571
 8005888:	52004100 	.word	0x52004100
 800588c:	00046014 	.word	0x00046014
 8005890:	ffffc001 	.word	0xffffc001

08005894 <memset>:
 8005894:	0783      	lsls	r3, r0, #30
 8005896:	b530      	push	{r4, r5, lr}
 8005898:	d048      	beq.n	800592c <memset+0x98>
 800589a:	1e54      	subs	r4, r2, #1
 800589c:	2a00      	cmp	r2, #0
 800589e:	d03f      	beq.n	8005920 <memset+0x8c>
 80058a0:	b2ca      	uxtb	r2, r1
 80058a2:	4603      	mov	r3, r0
 80058a4:	e001      	b.n	80058aa <memset+0x16>
 80058a6:	3c01      	subs	r4, #1
 80058a8:	d33a      	bcc.n	8005920 <memset+0x8c>
 80058aa:	f803 2b01 	strb.w	r2, [r3], #1
 80058ae:	079d      	lsls	r5, r3, #30
 80058b0:	d1f9      	bne.n	80058a6 <memset+0x12>
 80058b2:	2c03      	cmp	r4, #3
 80058b4:	d92d      	bls.n	8005912 <memset+0x7e>
 80058b6:	b2cd      	uxtb	r5, r1
 80058b8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80058bc:	2c0f      	cmp	r4, #15
 80058be:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80058c2:	d936      	bls.n	8005932 <memset+0x9e>
 80058c4:	f1a4 0210 	sub.w	r2, r4, #16
 80058c8:	f022 0c0f 	bic.w	ip, r2, #15
 80058cc:	f103 0e20 	add.w	lr, r3, #32
 80058d0:	44e6      	add	lr, ip
 80058d2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 80058d6:	f103 0210 	add.w	r2, r3, #16
 80058da:	e942 5504 	strd	r5, r5, [r2, #-16]
 80058de:	e942 5502 	strd	r5, r5, [r2, #-8]
 80058e2:	3210      	adds	r2, #16
 80058e4:	4572      	cmp	r2, lr
 80058e6:	d1f8      	bne.n	80058da <memset+0x46>
 80058e8:	f10c 0201 	add.w	r2, ip, #1
 80058ec:	f014 0f0c 	tst.w	r4, #12
 80058f0:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 80058f4:	f004 0c0f 	and.w	ip, r4, #15
 80058f8:	d013      	beq.n	8005922 <memset+0x8e>
 80058fa:	f1ac 0304 	sub.w	r3, ip, #4
 80058fe:	f023 0303 	bic.w	r3, r3, #3
 8005902:	3304      	adds	r3, #4
 8005904:	4413      	add	r3, r2
 8005906:	f842 5b04 	str.w	r5, [r2], #4
 800590a:	4293      	cmp	r3, r2
 800590c:	d1fb      	bne.n	8005906 <memset+0x72>
 800590e:	f00c 0403 	and.w	r4, ip, #3
 8005912:	b12c      	cbz	r4, 8005920 <memset+0x8c>
 8005914:	b2c9      	uxtb	r1, r1
 8005916:	441c      	add	r4, r3
 8005918:	f803 1b01 	strb.w	r1, [r3], #1
 800591c:	429c      	cmp	r4, r3
 800591e:	d1fb      	bne.n	8005918 <memset+0x84>
 8005920:	bd30      	pop	{r4, r5, pc}
 8005922:	4664      	mov	r4, ip
 8005924:	4613      	mov	r3, r2
 8005926:	2c00      	cmp	r4, #0
 8005928:	d1f4      	bne.n	8005914 <memset+0x80>
 800592a:	e7f9      	b.n	8005920 <memset+0x8c>
 800592c:	4603      	mov	r3, r0
 800592e:	4614      	mov	r4, r2
 8005930:	e7bf      	b.n	80058b2 <memset+0x1e>
 8005932:	461a      	mov	r2, r3
 8005934:	46a4      	mov	ip, r4
 8005936:	e7e0      	b.n	80058fa <memset+0x66>
