0.7
2020.2
Oct 14 2022
05:07:14
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_axi_master_gmem0.v,1758634473,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_axi_master_gmem1.v,1758634473,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_axi_master_gmem2.v,1758634473,systemVerilog,,,,AESL_axi_master_gmem2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_axi_slave_control.v,1758634473,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator.autotb.v,1758634473,systemVerilog,,,/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/fifo_para.vh,apatb_activation_accelerator_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator.v,1758634437,systemVerilog,,,,activation_accelerator,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_1.v,1758634435,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_11.v,1758634435,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_11,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_12.v,1758634435,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_12,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_13.v,1758634435,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_13,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_14.v,1758634435,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_14,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_15.v,1758634434,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_15,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_151_1.v,1758634435,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_151_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_159_1.v,1758634435,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_159_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_170_1.v,1758634435,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_170_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_175_2.v,1758634435,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_175_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_185_1.v,1758634434,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_185_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_190_2.v,1758634434,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_190_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_196_3.v,1758634434,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_196_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_205_1.v,1758634436,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_205_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_262_1.v,1758634437,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_262_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_265_2.v,1758634437,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_265_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_275_3.v,1758634436,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_275_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_283_4.v,1758634435,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_283_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_292_5.v,1758634435,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_292_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_316_6.v,1758634434,systemVerilog,,,,activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_316_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_bf16add.v,1758634436,systemVerilog,,,,activation_accelerator_bf16add,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_buf0_RAM_AUTO_1R1W.v,1758634437,systemVerilog,,,,activation_accelerator_buf0_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_control_s_axi.v,1758634438,systemVerilog,,,,activation_accelerator_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v,1758634435,systemVerilog,,,,activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.v,1758634437,systemVerilog,,,,activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.v,1758634437,systemVerilog,,,,activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v,1758634435,systemVerilog,,,,activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_flow_control_loop_pipe_sequential_init.v,1758634438,systemVerilog,,,,activation_accelerator_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.v,1758634437,systemVerilog,,,,activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1.v,1758634437,systemVerilog,,,,activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_gmem0_m_axi.v,1758634437,systemVerilog,,,,activation_accelerator_gmem0_m_axi;activation_accelerator_gmem0_m_axi_fifo;activation_accelerator_gmem0_m_axi_load;activation_accelerator_gmem0_m_axi_mem;activation_accelerator_gmem0_m_axi_read;activation_accelerator_gmem0_m_axi_reg_slice;activation_accelerator_gmem0_m_axi_srl;activation_accelerator_gmem0_m_axi_store;activation_accelerator_gmem0_m_axi_throttle;activation_accelerator_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_gmem1_m_axi.v,1758634437,systemVerilog,,,,activation_accelerator_gmem1_m_axi;activation_accelerator_gmem1_m_axi_fifo;activation_accelerator_gmem1_m_axi_load;activation_accelerator_gmem1_m_axi_mem;activation_accelerator_gmem1_m_axi_read;activation_accelerator_gmem1_m_axi_reg_slice;activation_accelerator_gmem1_m_axi_srl;activation_accelerator_gmem1_m_axi_store;activation_accelerator_gmem1_m_axi_throttle;activation_accelerator_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_gmem2_m_axi.v,1758634437,systemVerilog,,,,activation_accelerator_gmem2_m_axi;activation_accelerator_gmem2_m_axi_fifo;activation_accelerator_gmem2_m_axi_load;activation_accelerator_gmem2_m_axi_mem;activation_accelerator_gmem2_m_axi_read;activation_accelerator_gmem2_m_axi_reg_slice;activation_accelerator_gmem2_m_axi_srl;activation_accelerator_gmem2_m_axi_store;activation_accelerator_gmem2_m_axi_throttle;activation_accelerator_gmem2_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_x_RAM_AUTO_1R1W.v,1758634437,systemVerilog,,,,activation_accelerator_x_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/csv_file_dump.svh,1758634473,verilog,,,,,,,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/dataflow_monitor.sv,1758634473,systemVerilog,/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/nodf_module_interface.svh;/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/seq_loop_interface.svh;/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/upc_loop_interface.svh,,/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/dump_file_agent.svh;/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/csv_file_dump.svh;/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/sample_agent.svh;/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/loop_sample_agent.svh;/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/sample_manager.svh;/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/nodf_module_interface.svh;/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/nodf_module_monitor.svh;/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/seq_loop_interface.svh;/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/seq_loop_monitor.svh;/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/upc_loop_interface.svh;/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/dump_file_agent.svh,1758634473,verilog,,,,,,,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/fifo_para.vh,1758634473,verilog,,,,,,,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.v,1758634492,systemVerilog,,,,activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.v,1758634493,systemVerilog,,,,activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v,1758634493,systemVerilog,,,,activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.v,1758634492,systemVerilog,,,,activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.v,1758634491,systemVerilog,,,,activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.v,1758634494,systemVerilog,,,,activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/loop_sample_agent.svh,1758634473,verilog,,,,,,,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/nodf_module_interface.svh,1758634473,verilog,,,,nodf_module_intf,,,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/nodf_module_monitor.svh,1758634473,verilog,,,,,,,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/sample_agent.svh,1758634473,verilog,,,,,,,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/sample_manager.svh,1758634473,verilog,,,,,,,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/seq_loop_interface.svh,1758634473,verilog,,,,seq_loop_intf,,,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/seq_loop_monitor.svh,1758634473,verilog,,,,,,,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/upc_loop_interface.svh,1758634473,verilog,,,,upc_loop_intf,,,,,,,,
/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/upc_loop_monitor.svh,1758634473,verilog,,,,,,,,,,,,
