/*******************************************************************************
* File Name: `$INSTANCE_NAME`.h
* Version `$CY_MAJOR_VERSION`.`$CY_MINOR_VERSION`
*
* Description:
*  This file provides constants and parameter values for the I2C component.
*
* Note:
*
********************************************************************************
* Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions,
* disclaimers, and limitations in the end user license agreement accompanying
* the software package with which this file was provided.
*******************************************************************************/

#if !defined(CY_I2C_`$INSTANCE_NAME`_H)
#define CY_I2C_`$INSTANCE_NAME`_H

#include "cytypes.h"
#include "cyfitter.h"
#include "CyLib.h"


/***************************************
*   Conditional Compilation Parameters
****************************************/

#define `$INSTANCE_NAME`_IMPLEMENTATION     (`$Implementation`u)
#define `$INSTANCE_NAME`_MODE               (`$I2C_Mode`u)
#define `$INSTANCE_NAME`_ENABLE_WAKEUP      (`$EnableWakeup`u)

/* I2C modes */
#define `$INSTANCE_NAME`_MODE_SLAVE                 (0x01u)
#define `$INSTANCE_NAME`_MODE_MASTER                (0x02u)
#define `$INSTANCE_NAME`_MODE_MULTI_MASTER          (0x06u)
#define `$INSTANCE_NAME`_MODE_MULTI_MASTER_SLAVE    (0x07u)
#define `$INSTANCE_NAME`_MODE_MULTI_MASTER_MASK     (0x04u)

#define `$INSTANCE_NAME`_MODE_SLAVE_ENABLED                 (0u != (`$INSTANCE_NAME`_MODE_SLAVE & `$INSTANCE_NAME`_MODE))
#define `$INSTANCE_NAME`_MODE_MASTER_ENABLED                (0u != (`$INSTANCE_NAME`_MODE_MASTER & `$INSTANCE_NAME`_MODE))
#define `$INSTANCE_NAME`_MODE_MULTI_MASTER_ENABLED          (0u != (`$INSTANCE_NAME`_MODE_MULTI_MASTER_MASK & `$INSTANCE_NAME`_MODE))
#define `$INSTANCE_NAME`_MODE_MULTI_MASTER_SLAVE_ENABLED    (`$INSTANCE_NAME`_MODE_MULTI_MASTER_SLAVE == `$INSTANCE_NAME`_MODE)

/* I2C implementation types */
#define `$INSTANCE_NAME`_UDB    (0x00u)
#define `$INSTANCE_NAME`_FF     (0x01u)

#define `$INSTANCE_NAME`_FF_IMPLEMENTED     (`$INSTANCE_NAME`_FF  == `$INSTANCE_NAME`_IMPLEMENTATION)
#define `$INSTANCE_NAME`_UDB_IMPLEMENTED    (`$INSTANCE_NAME`_UDB == `$INSTANCE_NAME`_IMPLEMENTATION)

#define `$INSTANCE_NAME`_TIMEOUT_SCL_TMOUT_ENABLED  (`$SclTimeoutEnabled`u)
#define `$INSTANCE_NAME`_TIMEOUT_SDA_TMOUT_ENABLED  (`$SdaTimeoutEnabled`u)
#define `$INSTANCE_NAME`_TIMEOUT_PRESCALER_ENABLED  (`$PrescalerEnabled`u)
#define `$INSTANCE_NAME`_TIMEOUT_IMPLEMENTATION     (`$TimeoutImplementation`u)

/* Timeout implementation types */
#define `$INSTANCE_NAME`_TIMEOUT_UDB    (0x00u)
#define `$INSTANCE_NAME`_TIMEOUT_FF     (0x01u)

#define `$INSTANCE_NAME`_TIMEOUT_FF_IMPLEMENTED     (`$INSTANCE_NAME`_TIMEOUT_FF  == `$INSTANCE_NAME`_TIMEOUT_IMPLEMENTATION)
#define `$INSTANCE_NAME`_TIMEOUT_UDB_IMPLEMENTED    (`$INSTANCE_NAME`_TIMEOUT_UDB == `$INSTANCE_NAME`_TIMEOUT_IMPLEMENTATION)

/* Timeout enabled definitions */
#define `$INSTANCE_NAME`_TIMEOUT_ENABLED    (`$INSTANCE_NAME`_TIMEOUT_SCL_TMOUT_ENABLED || \
                                             `$INSTANCE_NAME`_TIMEOUT_SDA_TMOUT_ENABLED)

#define `$INSTANCE_NAME`_TIMEOUT_FF_ENABLED (`$INSTANCE_NAME`_TIMEOUT_ENABLED && \
                                             `$INSTANCE_NAME`_TIMEOUT_FF_IMPLEMENTED && \
                                             CY_PSOC5LP)

#define `$INSTANCE_NAME`_TIMEOUT_UDB_ENABLED    (`$INSTANCE_NAME`_TIMEOUT_ENABLED && \
                                                 `$INSTANCE_NAME`_TIMEOUT_UDB_IMPLEMENTED)

#define `$INSTANCE_NAME`_EXTERN_I2C_INTR_HANDLER    (`$Externi2cIntrHandler`u)
#define `$INSTANCE_NAME`_EXTERN_TMOUT_INTR_HANDLER  (`$ExternTmoutIntrHandler`u)

#define `$INSTANCE_NAME`_INTERN_I2C_INTR_HANDLER    (!`$INSTANCE_NAME`_EXTERN_I2C_INTR_HANDLER)
#define `$INSTANCE_NAME`_INTERN_TMOUT_INTR_HANDLER  (!`$INSTANCE_NAME`_EXTERN_TMOUT_INTR_HANDLER)

/* Check if required defines such as CY_PSOC5LP are available in cy_boot */
#if !defined (CY_PSOC5LP)
    #error Component `$CY_COMPONENT_NAME` requires cy_boot v3.10 or later
#endif /* End (CY_PSOC5LP) */


/***************************************
*       Type defines
***************************************/

/* Structure to save registers before go to sleep */
typedef struct _`$INSTANCE_NAME`_BACKUP_STRUCT
{
    uint8 enableState;

    #if(`$INSTANCE_NAME`_FF_IMPLEMENTED)
        uint8 xcfg;
        uint8 cfg;

        #if(`$INSTANCE_NAME`_MODE_SLAVE_ENABLED)
            uint8 addr;
        #endif  /* End (`$INSTANCE_NAME`_MODE_SLAVE_ENABLED) */

        #if(CY_PSOC5A)
            uint8 clkDiv;
        #else
            uint8 clkDiv1;
            uint8 clkDiv2;
        #endif  /* End (CY_PSOC5A) */

    #else
        uint8 control;

        #if(CY_UDB_V0)
            uint8 intMask;

            #if(`$INSTANCE_NAME`_MODE_SLAVE_ENABLED)
                uint8 addr;
            #endif  /* End (`$INSTANCE_NAME`_MODE_SLAVE_ENABLED) */
        #endif  /* End (CY_UDB_V0) */

    #endif  /* End (`$INSTANCE_NAME`_FF_IMPLEMENTED) */

    #if(`$INSTANCE_NAME`_TIMEOUT_ENABLED)
        uint16 tmoutCfg;
        uint8  tmoutIntr;

        #if(`$INSTANCE_NAME`_TIMEOUT_PRESCALER_ENABLED &&  CY_UDB_V0)
            uint8 tmoutPrd;
        #endif  /* End (CY_UDB_V0) */

    #endif /*End (`$INSTANCE_NAME`_TIMEOUT_ENABLED) */

} `$INSTANCE_NAME`_BACKUP_STRUCT;


/***************************************
*        Function Prototypes
***************************************/

void `$INSTANCE_NAME`_Init(void) `=ReentrantKeil($INSTANCE_NAME . "_Init")`;
void `$INSTANCE_NAME`_Enable(void) `=ReentrantKeil($INSTANCE_NAME . "_Enable")`;

void `$INSTANCE_NAME`_Start(void) `=ReentrantKeil($INSTANCE_NAME . "_Start")`;
void `$INSTANCE_NAME`_Stop(void) `=ReentrantKeil($INSTANCE_NAME . "_Stop")`;
#define `$INSTANCE_NAME`_EnableInt()        {CyIntEnable      (`$INSTANCE_NAME`_ISR_NUMBER);}
#define `$INSTANCE_NAME`_DisableInt()       {CyIntDisable     (`$INSTANCE_NAME`_ISR_NUMBER);}
#define `$INSTANCE_NAME`_ClearPendingInt()  {CyIntClearPending(`$INSTANCE_NAME`_ISR_NUMBER);}
#define `$INSTANCE_NAME`_SetPendingInt()    {CyIntSetPending  (`$INSTANCE_NAME`_ISR_NUMBER);}

void `$INSTANCE_NAME`_SaveConfig(void) `=ReentrantKeil($INSTANCE_NAME . "_SaveConfig")`;
void `$INSTANCE_NAME`_Sleep(void) `=ReentrantKeil($INSTANCE_NAME . "_Sleep")`;
void `$INSTANCE_NAME`_RestoreConfig(void) `=ReentrantKeil($INSTANCE_NAME . "_RestoreConfig")`;
void `$INSTANCE_NAME`_Wakeup(void) `=ReentrantKeil($INSTANCE_NAME . "_Wakeup")`;

/* I2C Master functions prototypes */
#if(`$INSTANCE_NAME`_MODE_MASTER_ENABLED)
    /* Read and Clear status functions */
    uint8 `$INSTANCE_NAME`_MasterStatus(void) `=ReentrantKeil($INSTANCE_NAME . "_MasterStatus")`;
    uint8 `$INSTANCE_NAME`_MasterClearStatus(void) `=ReentrantKeil($INSTANCE_NAME . "_MasterClearStatus")`;

    /* Interrupt based operation functions */
    uint8 `$INSTANCE_NAME`_MasterWriteBuf(uint8 slaveAddress, uint8 * wrData, uint8 cnt, uint8 mode)
          `=ReentrantKeil($INSTANCE_NAME . "_MasterWriteBuf")`;
    uint8 `$INSTANCE_NAME`_MasterReadBuf(uint8 slaveAddress, uint8 * rdData, uint8 cnt, uint8 mode)
          `=ReentrantKeil($INSTANCE_NAME . "_MasterReadBuf")`;
    uint8 `$INSTANCE_NAME`_MasterGetReadBufSize(void) `=ReentrantKeil($INSTANCE_NAME . "_MasterGetReadBufSize")`;
    uint8 `$INSTANCE_NAME`_MasterGetWriteBufSize(void) `=ReentrantKeil($INSTANCE_NAME . "_MasterGetWriteBufSize")`;
    void  `$INSTANCE_NAME`_MasterClearReadBuf(void) `=ReentrantKeil($INSTANCE_NAME . "_MasterClearReadBuf")`;
    void  `$INSTANCE_NAME`_MasterClearWriteBuf(void) `=ReentrantKeil($INSTANCE_NAME . "_MasterClearWriteBuf")`;

    /* Manual operation functions */
    uint8 `$INSTANCE_NAME`_MasterSendStart(uint8 slaveAddress, uint8 R_nW)
          `=ReentrantKeil($INSTANCE_NAME . "_MasterSendStart")`;
    uint8 `$INSTANCE_NAME`_MasterSendRestart(uint8 slaveAddress, uint8 R_nW)
          `=ReentrantKeil($INSTANCE_NAME . "_MasterSendRestart")`;
    uint8 `$INSTANCE_NAME`_MasterSendStop(void) `=ReentrantKeil($INSTANCE_NAME . "_MasterSendStop")`;
    uint8 `$INSTANCE_NAME`_MasterWriteByte(uint8 theByte) `=ReentrantKeil($INSTANCE_NAME . "_MasterWriteByte")`;
    uint8 `$INSTANCE_NAME`_MasterReadByte(uint8 acknNak) `=ReentrantKeil($INSTANCE_NAME . "_MasterReadByte")`;

    /* This fake function use as workaround */
    void  `$INSTANCE_NAME`_Workaround(void) `=ReentrantKeil($INSTANCE_NAME . "_Workaround")`;

#endif  /* End (`$INSTANCE_NAME`_MODE_MASTER_ENABLED) */

/* I2C Slave functions prototypes */
#if(`$INSTANCE_NAME`_MODE_SLAVE_ENABLED)
    /* Read and Clear status functions */
    uint8 `$INSTANCE_NAME`_SlaveStatus(void) `=ReentrantKeil($INSTANCE_NAME . "_SlaveStatus")`;
    uint8 `$INSTANCE_NAME`_SlaveClearReadStatus(void) `=ReentrantKeil($INSTANCE_NAME . "_SlaveClearReadStatus")`;
    uint8 `$INSTANCE_NAME`_SlaveClearWriteStatus(void) `=ReentrantKeil($INSTANCE_NAME . "_SlaveClearWriteStatus")`;

    void  `$INSTANCE_NAME`_SlaveSetAddress(uint8 address) `=ReentrantKeil($INSTANCE_NAME . "_SlaveSetAddress")`;

    /* Interrupt based operation functions */
    void  `$INSTANCE_NAME`_SlaveInitReadBuf(uint8 * rdBuf, uint8 bufSize)
          `=ReentrantKeil($INSTANCE_NAME . "_SlaveInitReadBuf")`;
    void  `$INSTANCE_NAME`_SlaveInitWriteBuf(uint8 * wrBuf, uint8 bufSize)
          `=ReentrantKeil($INSTANCE_NAME . "_SlaveInitWriteBuf")`;
    uint8 `$INSTANCE_NAME`_SlaveGetReadBufSize(void) `=ReentrantKeil($INSTANCE_NAME . "_SlaveGetReadBufSize")`;
    uint8 `$INSTANCE_NAME`_SlaveGetWriteBufSize(void) `=ReentrantKeil($INSTANCE_NAME . "_SlaveGetWriteBufSize")`;
    void  `$INSTANCE_NAME`_SlaveClearReadBuf(void) `=ReentrantKeil($INSTANCE_NAME . "_SlaveClearReadBuf")`;
    void  `$INSTANCE_NAME`_SlaveClearWriteBuf(void) `=ReentrantKeil($INSTANCE_NAME . "_SlaveClearWriteBuf")`;

    /* Communication bootloader I2C Slave APIs */
    #if defined(CYDEV_BOOTLOADER_IO_COMP) && ((CYDEV_BOOTLOADER_IO_COMP == CyBtldr_`$INSTANCE_NAME`) || \
                                              (CYDEV_BOOTLOADER_IO_COMP == CyBtldr_Custom_Interface))
        /* Physical layer functions */
        void     `$INSTANCE_NAME`_CyBtldrCommStart(void) CYSMALL `=ReentrantKeil($INSTANCE_NAME . "_CyBtldrCommStart")`;
        void     `$INSTANCE_NAME`_CyBtldrCommStop(void) CYSMALL `=ReentrantKeil($INSTANCE_NAME . "_CyBtldrCommStop")`;
        void     `$INSTANCE_NAME`_CyBtldrCommReset(void) CYSMALL `=ReentrantKeil($INSTANCE_NAME . "_CyBtldrCommReset")`;
        cystatus `$INSTANCE_NAME`_CyBtldrCommWrite(uint8 * Data, uint16 size, uint16 * count, uint8 timeOut) CYSMALL
                 `=ReentrantKeil($INSTANCE_NAME . "_CyBtldrCommWrite")`;
        cystatus `$INSTANCE_NAME`_CyBtldrCommRead(uint8 * Data, uint16 size, uint16 * count, uint8 timeOut) CYSMALL
                 `=ReentrantKeil($INSTANCE_NAME . "_CyBtldrCommRead")`;

        #if(CYDEV_BOOTLOADER_IO_COMP == CyBtldr_`$INSTANCE_NAME`)
            #define CyBtldrCommStart    `$INSTANCE_NAME`_CyBtldrCommStart
            #define CyBtldrCommStop     `$INSTANCE_NAME`_CyBtldrCommStop
            #define CyBtldrCommReset    `$INSTANCE_NAME`_CyBtldrCommReset
            #define CyBtldrCommWrite    `$INSTANCE_NAME`_CyBtldrCommWrite
            #define CyBtldrCommRead     `$INSTANCE_NAME`_CyBtldrCommRead
        #endif  /* End (CYDEV_BOOTLOADER_IO_COMP == CyBtldr_`$INSTANCE_NAME`)*/

        /* Size of Read/Write buffers for I2C bootloader  */
        #define `$INSTANCE_NAME`_BTLDR_SIZEOF_READ_BUFFER   (0x80u)
        #define `$INSTANCE_NAME`_BTLDR_SIZEOF_WRITE_BUFFER  (0x80u)
        #define `$INSTANCE_NAME`_MIN_UINT16(a, b)           ( ((uint16)(a) < (b)) ? ((uint16) (a)) : ((uint16) (b)) )

    #endif /* End (CYDEV_BOOTLOADER_IO_COMP) && ((CYDEV_BOOTLOADER_IO_COMP == CyBtldr_`$INSTANCE_NAME`) || \
                                                 (CYDEV_BOOTLOADER_IO_COMP == CyBtldr_Custom_Interface)) */

#endif  /* End (`$INSTANCE_NAME`_MODE_SLAVE_ENABLED) */

/* I2C interrupt handler */
CY_ISR_PROTO(`$INSTANCE_NAME`_ISR);
#if((`$INSTANCE_NAME`_FF_IMPLEMENTED) || (`$INSTANCE_NAME`_ENABLE_WAKEUP))
    CY_ISR_PROTO(`$INSTANCE_NAME`_WAKEUP_ISR);
#endif  /* End ((`$INSTANCE_NAME`_FF_IMPLEMENTED) || (`$INSTANCE_NAME`_ENABLE_WAKEUP)) */


/* Timeout functionality *do not use*: Reserved for future component features */
#if(`$INSTANCE_NAME`_TIMEOUT_FF_ENABLED)
    #define `$INSTANCE_NAME`_TimeoutEnableInt()         {`$INSTANCE_NAME`_TMOUT_CSR_REG |=  `$INSTANCE_NAME`_TMOUT_CSR_I2C_TMOUT_IE;}
    #define `$INSTANCE_NAME`_TimeoutDisableInt()        {`$INSTANCE_NAME`_TMOUT_CSR_REG &= ~`$INSTANCE_NAME`_TMOUT_CSR_I2C_TMOUT_IE;}
    #define `$INSTANCE_NAME`_TimeoutClearPendingInt()   {CyIntClearPending(`$INSTANCE_NAME`_ISR_NUMBER);}

    #define `$INSTANCE_NAME`_TimeoutSetIntrMode(intrSource) {`$INSTANCE_NAME`_TMOUT_CSR_REG |= (intrSource & `$INSTANCE_NAME`_TMOUT_CSR_INTR_MASK);}
    #define `$INSTANCE_NAME`_TimeoutGetIntrMode()           (`$INSTANCE_NAME`_TMOUT_CSR_REG)

    #define `$INSTANCE_NAME`_TimeoutGetStatus()             (`$INSTANCE_NAME`_TMOUT_SR_REG)
    #define `$INSTANCE_NAME`_TimeoutClearStatus(intrStatus) {`$INSTANCE_NAME`_TMOUT_SR_REG = intrStatus;}

    #define `$INSTANCE_NAME`_IS_TIMEOUT_ENABLED (0u != (`$INSTANCE_NAME`_TMOUT_CSR_REG & `$INSTANCE_NAME`_TMOUT_CSR_I2C_TMOUT_IE))

#elif(`$INSTANCE_NAME`_TIMEOUT_UDB_ENABLED)
    /* Timeout interrupt handler */
    CY_ISR_PROTO(`$INSTANCE_NAME`_TMOUT_ISR);

    #define `$INSTANCE_NAME`_TimeoutEnableInt()         {CyIntEnable(`$INSTANCE_NAME`_TMOUT_ISR_NUMBER);}
    #define `$INSTANCE_NAME`_TimeoutDisableInt()        {CyIntDisable(`$INSTANCE_NAME`_TMOUT_ISR_NUMBER);}
    #define `$INSTANCE_NAME`_TimeoutClearPendingInt()   {CyIntClearPending(`$INSTANCE_NAME`_TMOUT_ISR_NUMBER);}

    #define `$INSTANCE_NAME`_TimeoutSetIntrMode(intrSource) {`$INSTANCE_NAME`_TMOUT_INTR_MASK_REG = (intrSource & `$INSTANCE_NAME`_TMOUT_STS_INTR_MASK);}
    #define `$INSTANCE_NAME`_TimeoutGetIntrMode()           (`$INSTANCE_NAME`_TMOUT_INTR_MASK_REG)

    #define `$INSTANCE_NAME`_TimeoutGetStatus()             (`$INSTANCE_NAME`_TMOUT_STS_REG & `$INSTANCE_NAME`_TMOUT_STS_INTR_MASK)
    #define `$INSTANCE_NAME`_TimeoutClearStatus(intrStatus) {;}

    #define `$INSTANCE_NAME`_IS_TIMEOUT_ENABLED (0u != (`$INSTANCE_NAME`_TMOUT_CTRL_ENABLE & `$INSTANCE_NAME`_TMOUT_CTRL_REG))
#endif  /* (`$INSTANCE_NAME`_TIMEOUT_FF_ENABLED) */


/***************************************
*   Initial Parameter Constants
***************************************/

#define `$INSTANCE_NAME`_DATA_RATE          (`$BusSpeed_kHz`u)
#define `$INSTANCE_NAME`_DEFAULT_ADDR       (`$Slave_Address`u)
#define `$INSTANCE_NAME`_ADDR_DECODE        (`$Address_Decode`u)
#define `$INSTANCE_NAME`_I2C_PAIR_SELECTED  (`$I2cBusPort`u)

/* Address detection */
#define `$INSTANCE_NAME`_SW_DECODE      (0x00u)
#define `$INSTANCE_NAME`_HDWR_DECODE    (0x01u)

/* I2C pair */
#define `$INSTANCE_NAME`_I2C_PAIR0  (0x01u) /* (SCL = P12[4]) & (SCL = P12[5]) */
#define `$INSTANCE_NAME`_I2C_PAIR1  (0x02u) /* (SCL = P12[0]) & (SDA = P12[1]) */


/***************************************
*            API Constants
***************************************/

/* Master/Slave control constants */
#define `$INSTANCE_NAME`_READ_XFER_MODE     (0x01u) /* Read */
#define `$INSTANCE_NAME`_WRITE_XFER_MODE    (0x00u) /* Write */
#define `$INSTANCE_NAME`_ACK_DATA           (0x01u) /* Send ACK */
#define `$INSTANCE_NAME`_NAK_DATA           (0x00u) /* Send NAK */
#define `$INSTANCE_NAME`_OVERFLOW_RETURN    (0xFFu) /* Senf on bus in case of overflow */

#if(`$INSTANCE_NAME`_MODE_MASTER_ENABLED)
    /* "Mode" constants for MasterWriteBuf() or MasterReadBuf() function */
    #define `$INSTANCE_NAME`_MODE_COMPLETE_XFER     (0x00u) /* Full transfer with Start and Stop */
    #define `$INSTANCE_NAME`_MODE_REPEAT_START      (0x01u) /* Begin with a ReStart instead of a Start */
    #define `$INSTANCE_NAME`_MODE_NO_STOP           (0x02u) /* Complete the transfer without a Stop */

    /* Master status */
    #define `$INSTANCE_NAME`_MSTAT_CLEAR            (0x00u) /* Clear (init) status value */

    #define `$INSTANCE_NAME`_MSTAT_RD_CMPLT         (0x01u) /* Read complete */
    #define `$INSTANCE_NAME`_MSTAT_WR_CMPLT         (0x02u) /* Write complete */
    #define `$INSTANCE_NAME`_MSTAT_XFER_INP         (0x04u) /* Master transfer in progress */
    #define `$INSTANCE_NAME`_MSTAT_XFER_HALT        (0x08u) /* Transfer is halted */

    #define `$INSTANCE_NAME`_MSTAT_ERR_MASK         (0xF0u) /* Mask for all errors */
    #define `$INSTANCE_NAME`_MSTAT_ERR_SHORT_XFER   (0x10u) /* Master NAKed before end of packet */
    #define `$INSTANCE_NAME`_MSTAT_ERR_ADDR_NAK     (0x20u) /* Slave did not ACK */
    #define `$INSTANCE_NAME`_MSTAT_ERR_ARB_LOST     (0x40u) /* Master lost arbitration during communication */
    #define `$INSTANCE_NAME`_MSTAT_ERR_XFER         (0x80u) /* Error during transfer */

    /* Master API returns */
    #define `$INSTANCE_NAME`_MSTR_NO_ERROR          (0x00u) /* Function complete without error */
    #define `$INSTANCE_NAME`_MSTR_BUS_BUSY          (0x01u) /* Bus is busy, process not started */
    #define `$INSTANCE_NAME`_MSTR_NOT_READY         (0x02u) /* Master not Master on the bus or */
                                                            /*  Slave operation in progress */
    #define `$INSTANCE_NAME`_MSTR_ERR_LB_NAK        (0x03u) /* Last Byte Naked */
    #define `$INSTANCE_NAME`_MSTR_ERR_ARB_LOST      (0x04u) /* Master lost arbitration during communication */
    #define `$INSTANCE_NAME`_MSTR_ERR_ABORT_START_GEN  (0x05u) /* Master did not generate Start, the Slave was addressed before */

#endif  /* End (`$INSTANCE_NAME`_MODE_MASTER_ENABLED) */

#if(`$INSTANCE_NAME`_MODE_SLAVE_ENABLED)
    /* Slave Status Constants */
    #define `$INSTANCE_NAME`_SSTAT_RD_CMPLT     (0x01u) /* Read transfer complete */
    #define `$INSTANCE_NAME`_SSTAT_RD_BUSY      (0x02u) /* Read transfer in progress */
    #define `$INSTANCE_NAME`_SSTAT_RD_ERR_OVFL  (0x04u) /* Read overflow Error */
    #define `$INSTANCE_NAME`_SSTAT_RD_MASK      (0x0Fu) /* Read Status Mask */
    #define `$INSTANCE_NAME`_SSTAT_RD_NO_ERR    (0x00u) /* Read no Error */

    #define `$INSTANCE_NAME`_SSTAT_WR_CMPLT     (0x10u) /* Write transfer complete */
    #define `$INSTANCE_NAME`_SSTAT_WR_BUSY      (0x20u) /* Write transfer in progress */
    #define `$INSTANCE_NAME`_SSTAT_WR_ERR_OVFL  (0x40u) /* Write overflow Error */
    #define `$INSTANCE_NAME`_SSTAT_WR_MASK      (0xF0u) /* Write Status Mask  */
    #define `$INSTANCE_NAME`_SSTAT_WR_NO_ERR    (0x00u) /* Write no Error */

    #define `$INSTANCE_NAME`_SSTAT_RD_CLEAR     (0x0Du) /* Read Status clear */
    #define `$INSTANCE_NAME`_SSTAT_WR_CLEAR     (0xD0u) /* Write Status Clear */

#endif  /* End (`$INSTANCE_NAME`_MODE_SLAVE_ENABLED) */

/* Deprecated constants */
#define `$INSTANCE_NAME`_SSTAT_RD_ERR       (0x08u)
#define `$INSTANCE_NAME`_SSTAT_WR_ERR       (0x80u)
#define `$INSTANCE_NAME`_MSTR_SLAVE_BUSY    (`$INSTANCE_NAME`_MSTR_NOT_READY)
#define `$INSTANCE_NAME`_MSTAT_ERR_BUF_OVFL (0x80u)
#define `$INSTANCE_NAME`_SSTAT_RD_CMPT      (`$INSTANCE_NAME`_SSTAT_RD_CMPLT)
#define `$INSTANCE_NAME`_SSTAT_WR_CMPT      (`$INSTANCE_NAME`_SSTAT_WR_CMPLT)
#define `$INSTANCE_NAME`_MODE_MULTI_MASTER_ENABLE    (`$INSTANCE_NAME`_MODE_MULTI_MASTER_MASK)
#define `$INSTANCE_NAME`_DATA_RATE_50       (50u)
#define `$INSTANCE_NAME`_DATA_RATE_100      (100u)
#define `$INSTANCE_NAME`_DEV_MASK           (0xF0u)
#define `$INSTANCE_NAME`_SM_SL_STOP         (0x14u)
#define `$INSTANCE_NAME`_SM_MASTER_IDLE     (0x40u)


/***************************************
*       I2C state machine constants
***************************************/

/* Default slave address states */
#define  `$INSTANCE_NAME`_SM_IDLE                   (0x10u) /* Default state - IDLE */
#define  `$INSTANCE_NAME`_SM_EXIT_IDLE              (0x00u) /* Pass master and slave processing and go to IDLE */

/* Slave mode states */
#define  `$INSTANCE_NAME`_SM_SLAVE                  (`$INSTANCE_NAME`_SM_IDLE) /* Any Slave state */
#define  `$INSTANCE_NAME`_SM_SL_WR_DATA             (0x11u) /* Master writes data to slzve  */
#define  `$INSTANCE_NAME`_SM_SL_RD_DATA             (0x12u) /* Master reads data from slave */

/* Master mode states */
#define  `$INSTANCE_NAME`_SM_MASTER                 (0x40u) /* Any master state */

#define  `$INSTANCE_NAME`_SM_MSTR_RD                (0x08u) /* Any master read state          */
#define  `$INSTANCE_NAME`_SM_MSTR_RD_ADDR           (0x49u) /* Master sends address with read */
#define  `$INSTANCE_NAME`_SM_MSTR_RD_DATA           (0x4Au) /* Master reads data              */

#define  `$INSTANCE_NAME`_SM_MSTR_WR                (0x04u) /* Any master read state           */
#define  `$INSTANCE_NAME`_SM_MSTR_WR_ADDR           (0x45u) /* Master sends address with write */
#define  `$INSTANCE_NAME`_SM_MSTR_WR_DATA           (0x46u) /* Master writes data              */

#define  `$INSTANCE_NAME`_SM_MSTR_HALT              (0x60u) /* Master waits for ReStart */


/***************************************
*              Registers
***************************************/

#if(`$INSTANCE_NAME`_FF_IMPLEMENTED)
    /* Fixed Function registers */
    #define `$INSTANCE_NAME`_XCFG_REG           (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__XCFG)
    #define `$INSTANCE_NAME`_XCFG_PTR           ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__XCFG)

    #define `$INSTANCE_NAME`_ADDR_REG           (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__ADR)
    #define `$INSTANCE_NAME`_ADDR_PTR           ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__ADR)

    #define `$INSTANCE_NAME`_CFG_REG            (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__CFG)
    #define `$INSTANCE_NAME`_CFG_PTR            ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__CFG)

    #define `$INSTANCE_NAME`_CSR_REG            (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__CSR)
    #define `$INSTANCE_NAME`_CSR_PTR            ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__CSR)

    #define `$INSTANCE_NAME`_DATA_REG           (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__D)
    #define `$INSTANCE_NAME`_DATA_PTR           ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__D)

    #define `$INSTANCE_NAME`_MCSR_REG           (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__MCSR)
    #define `$INSTANCE_NAME`_MCSR_PTR           ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__MCSR)

    #define `$INSTANCE_NAME`_ACT_PWRMGR_REG     (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__PM_ACT_CFG)
    #define `$INSTANCE_NAME`_ACT_PWRMGR_PTR     ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__PM_ACT_CFG)
    #define `$INSTANCE_NAME`_ACT_PWR_EN                   (`$INSTANCE_NAME`_I2C_FF__PM_ACT_MSK)

    #define `$INSTANCE_NAME`_STBY_PWRMGR_REG    (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__PM_STBY_CFG)
    #define `$INSTANCE_NAME`_STBY_PWRMGR_PTR    ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__PM_STBY_CFG)
    #define `$INSTANCE_NAME`_STBY_PWR_EN                  (`$INSTANCE_NAME`_I2C_FF__PM_STBY_MSK)

    #define `$INSTANCE_NAME`_PWRSYS_CR1_REG     (*(reg8 *) CYREG_PWRSYS_CR1)
    #define `$INSTANCE_NAME`_PWRSYS_CR1_PTR     ( (reg8 *) CYREG_PWRSYS_CR1)

    /* Clock divider register depends on silicon */
    #if(CY_PSOC5A)
        #define `$INSTANCE_NAME`_CLKDIV_REG     (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__CLK_DIV)
        #define `$INSTANCE_NAME`_CLKDIV_PTR     ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__CLK_DIV)

    #else
        #define `$INSTANCE_NAME`_CLKDIV1_REG    (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__CLK_DIV1)
        #define `$INSTANCE_NAME`_CLKDIV1_PTR    ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__CLK_DIV1)

        #define `$INSTANCE_NAME`_CLKDIV2_REG    (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__CLK_DIV2)
        #define `$INSTANCE_NAME`_CLKDIV2_PTR    ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__CLK_DIV2)

    #endif  /* End (CY_PSOC5A) */

    #if(CY_PSOC5LP)
        #define `$INSTANCE_NAME`_TMOUT_CSR_REG  (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__TMOUT_CSR)
        #define `$INSTANCE_NAME`_TMOUT_CSR_PTR  ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__TMOUT_CSR)

        #define `$INSTANCE_NAME`_TMOUT_SR_REG   (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__TMOUT_SR)
        #define `$INSTANCE_NAME`_TMOUT_SR_PTR   ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__TMOUT_SR)

        #define `$INSTANCE_NAME`_TMOUT_CFG0_REG (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__TMOUT_CFG0)
        #define `$INSTANCE_NAME`_TMOUT_CFG0_PTR ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__TMOUT_CFG0)

        #define `$INSTANCE_NAME`_TMOUT_CFG1_REG (*(reg8 *) `$INSTANCE_NAME`_I2C_FF__TMOUT_CFG1)
        #define `$INSTANCE_NAME`_TMOUT_CFG1_PTR ( (reg8 *) `$INSTANCE_NAME`_I2C_FF__TMOUT_CFG1)

    #endif  /* End (CY_PSOC5LP) */

#else
    /* UDB implementation registers */
    #define `$INSTANCE_NAME`_CFG_REG    (*(reg8 *) \
                                           `$INSTANCE_NAME`_bI2C_UDB_`$CtlModeReplacementString`_CtrlReg__CONTROL_REG)
    #define `$INSTANCE_NAME`_CFG_PTR    ( (reg8 *) \
                                           `$INSTANCE_NAME`_bI2C_UDB_`$CtlModeReplacementString`_CtrlReg__CONTROL_REG)

    #define `$INSTANCE_NAME`_CSR_REG        (*(reg8 *) `$INSTANCE_NAME`_bI2C_UDB_StsReg__STATUS_REG)
    #define `$INSTANCE_NAME`_CSR_PTR        ( (reg8 *) `$INSTANCE_NAME`_bI2C_UDB_StsReg__STATUS_REG)

    #define `$INSTANCE_NAME`_INT_MASK_REG   (*(reg8 *) `$INSTANCE_NAME`_bI2C_UDB_StsReg__MASK_REG)
    #define `$INSTANCE_NAME`_INT_MASK_PTR   ( (reg8 *) `$INSTANCE_NAME`_bI2C_UDB_StsReg__MASK_REG)

    #define `$INSTANCE_NAME`_INT_ENABLE_REG (*(reg8 *) `$INSTANCE_NAME`_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG)
    #define `$INSTANCE_NAME`_INT_ENABLE_PTR ( (reg8 *) `$INSTANCE_NAME`_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG)

    #define `$INSTANCE_NAME`_DATA_REG       (*(reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Shifter_u0__A0_REG)
    #define `$INSTANCE_NAME`_DATA_PTR       ( (reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Shifter_u0__A0_REG)

    #define `$INSTANCE_NAME`_GO_REG         (*(reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Shifter_u0__F1_REG)
    #define `$INSTANCE_NAME`_GO_PTR         ( (reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Shifter_u0__F1_REG)

    #define `$INSTANCE_NAME`_MCLK_PRD_REG   (*(reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Master_ClkGen_u0__D0_REG)
    #define `$INSTANCE_NAME`_MCLK_PRD_PTR   ( (reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Master_ClkGen_u0__D0_REG)

    #define `$INSTANCE_NAME`_MCLK_CMP_REG   (*(reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Master_ClkGen_u0__D1_REG)
    #define `$INSTANCE_NAME`_MCLK_CMP_PTR   ( (reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Master_ClkGen_u0__D1_REG)

    #if(`$INSTANCE_NAME`_MODE_SLAVE_ENABLED)
        #define `$INSTANCE_NAME`_ADDR_REG       (*(reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Shifter_u0__D0_REG)
        #define `$INSTANCE_NAME`_ADDR_PTR       ( (reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Shifter_u0__D0_REG)

        #define `$INSTANCE_NAME`_PERIOD_REG     (*(reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Slave_BitCounter__PERIOD_REG)
        #define `$INSTANCE_NAME`_PERIOD_PTR     ( (reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Slave_BitCounter__PERIOD_REG)

        #define `$INSTANCE_NAME`_COUNTER_REG    (*(reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Slave_BitCounter__COUNT_REG)
        #define `$INSTANCE_NAME`_COUNTER_PTR    ( (reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Slave_BitCounter__COUNT_REG)

        #define `$INSTANCE_NAME`_COUNTER_AUX_CTL_REG  (*(reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Slave_BitCounter__CONTROL_AUX_CTL_REG)
        #define `$INSTANCE_NAME`_COUNTER_AUX_CTL_PTR  ( (reg8 *) `$INSTANCE_NAME`_bI2C_UDB_Slave_BitCounter__CONTROL_AUX_CTL_REG)

    #endif  /* End (`$INSTANCE_NAME`_MODE_SLAVE_ENABLED) */

#endif  /* End (`$INSTANCE_NAME`_FF_IMPLEMENTED) */

#if(`$INSTANCE_NAME`_TIMEOUT_UDB_ENABLED)

    #define `$INSTANCE_NAME`_TMOUT_CTRL_REG (*(reg8 *) \
                                                `$INSTANCE_NAME`_bTimeoutTimer_`$CtlModeReplacementString`_CtrlReg__CONTROL_REG)
    #define `$INSTANCE_NAME`_TMOUT_CTRL_PTR ( (reg8 *) \
                                                `$INSTANCE_NAME`_bTimeoutTimer_`$CtlModeReplacementString`_CtrlReg__CONTROL_REG)

    #define `$INSTANCE_NAME`_TMOUT_STS_REG          (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_StsReg__STATUS_REG)
    #define `$INSTANCE_NAME`_TMOUT_STS_PTR          ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_StsReg__STATUS_REG)

    #define `$INSTANCE_NAME`_TMOUT_INTR_MASK_REG    (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_StsReg__MASK_REG)
    #define `$INSTANCE_NAME`_TMOUT_INTR_MASK_PTR    ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_StsReg__MASK_REG)

    #define `$INSTANCE_NAME`_TMOUT_INTR_ENABLE_REG  (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_StsReg__STATUS_AUX_CTL_REG)
    #define `$INSTANCE_NAME`_TMOUT_INTR_ENABLE_PTR  ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_StsReg__STATUS_AUX_CTL_REG)

    #if(`$INSTANCE_NAME`_TIMEOUT_SCL_TMOUT_ENABLED)
        #define `$INSTANCE_NAME`_TMOUT_SCL_PRD0_REG     (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Scl_dpScl_u0__F0_REG)
        #define `$INSTANCE_NAME`_TMOUT_SCL_PRD0_PTR     ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Scl_dpScl_u0__F0_REG)

        #define `$INSTANCE_NAME`_TMOUT_SCL_PRD1_REG     (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Scl_dpScl_u0__F1_REG)
        #define `$INSTANCE_NAME`_TMOUT_SCL_PRD1_PTR     ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Scl_dpScl_u0__F1_REG)

        #define `$INSTANCE_NAME`_TMOUT_SCL_ADDER_REG    (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Scl_dpScl_u0__D0_REG)
        #define `$INSTANCE_NAME`_TMOUT_SCL_ADDER_PTR    ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Scl_dpScl_u0__D0_REG)

        #define `$INSTANCE_NAME`_TMOUT_SCL_AUX_CTRL_REG (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Scl_dpScl_u0__DP_AUX_CTL_REG)
        #define `$INSTANCE_NAME`_TMOUT_SCL_AUX_CTRL_PTR ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Scl_dpScl_u0__DP_AUX_CTL_REG)

        #if(`$INSTANCE_NAME`_TIMEOUT_PRESCALER_ENABLED)
            #define `$INSTANCE_NAME`_SCL_PRESCALER_AUX_CTRL_REG (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_SclPrescaler_prScl__CONTROL_AUX_CTL_REG)
            #define `$INSTANCE_NAME`_SCL_PRESCALER_AUX_CTRL_PTR ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_SclPrescaler_prScl__CONTROL_AUX_CTL_REG)

            #define `$INSTANCE_NAME`_SCL_PRESCALER_PRD_REG      (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_SclPrescaler_prScl__PERIOD_REG)
            #define `$INSTANCE_NAME`_SCL_PRESCALER_PRD_PTR      ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_SclPrescaler_prScl__PERIOD_REG)

        #endif  /* End (`$INSTANCE_NAME`_TIMEOUT_PRESCALER_ENABLED) */
    #endif      /* End (`$INSTANCE_NAME`_TIMEOUT_SCL_TMOUT_ENABLED) */

    #if(`$INSTANCE_NAME`_TIMEOUT_SDA_TMOUT_ENABLED)
        #define `$INSTANCE_NAME`_TMOUT_SDA_PRD0_REG     (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Sda_dpSda_u0__F0_REG)
        #define `$INSTANCE_NAME`_TMOUT_SDA_PRD0_PTR     ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Sda_dpSda_u0__F0_REG)

        #define `$INSTANCE_NAME`_TMOUT_SDA_PRD1_REG     (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Sda_dpSda_u0__F1_REG)
        #define `$INSTANCE_NAME`_TMOUT_SDA_PRD1_PTR     ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Sda_dpSda_u0__F1_REG)

        #define `$INSTANCE_NAME`_TMOUT_SDA_ADDER_REG    (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Sda_dpSda_u0__D0_REG)
        #define `$INSTANCE_NAME`_TMOUT_SDA_ADDER_PTR    ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Sda_dpSda_u0__D0_REG)

        #define `$INSTANCE_NAME`_TMOUT_SDA_AUX_CTRL_REG (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Sda_dpSda_u0__DP_AUX_CTL_REG)
        #define `$INSTANCE_NAME`_TMOUT_SDA_AUX_CTRL_PTR ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_Sda_dpSda_u0__DP_AUX_CTL_REG)

        #if(`$INSTANCE_NAME`_TIMEOUT_PRESCALER_ENABLED)
            #define `$INSTANCE_NAME`_SDA_PRESCALER_AUX_CTRL_REG (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_SdaPrescaler_prSda__CONTROL_AUX_CTL_REG)
            #define `$INSTANCE_NAME`_SDA_PRESCALER_AUX_CTRL_PTR ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_SdaPrescaler_prSda__CONTROL_AUX_CTL_REG)

            #define `$INSTANCE_NAME`_SDA_PRESCALER_PRD_REG  (*(reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_SdaPrescaler_prSda__PERIOD_REG)
            #define `$INSTANCE_NAME`_SDA_PRESCALER_PRD_PTR  ( (reg8 *) `$INSTANCE_NAME`_bTimeoutTimer_SdaPrescaler_prSda__PERIOD_REG)

        #endif  /* End (`$INSTANCE_NAME`_TIMEOUT_PRESCALER_ENABLED) */
    #endif      /* End (`$INSTANCE_NAME`_TIMEOUT_SDA_TMOUT_ENABLED) */

#endif  /*(`$INSTANCE_NAME`_TIMEOUT_UDB_ENABLED) */


/***************************************
*        Registers Constants
***************************************/

/* `$INSTANCE_NAME`_I2C_IRQ */
#define `$INSTANCE_NAME`_ISR_NUMBER     (`$INSTANCE_NAME`_I2C_IRQ__INTC_NUMBER)
#define `$INSTANCE_NAME`_ISR_PRIORITY   (`$INSTANCE_NAME`_I2C_IRQ__INTC_PRIOR_NUM)

/* `$INSTANCE_NAME`_I2C_TMOUT_ */
#if(`$INSTANCE_NAME`_TIMEOUT_UDB_ENABLED)
    #define `$INSTANCE_NAME`_TMOUT_ISR_NUMBER   (`$INSTANCE_NAME`_I2C_TMOUT__INTC_NUMBER)
    #define `$INSTANCE_NAME`_TMOUT_ISR_PRIORITY (`$INSTANCE_NAME`_I2C_TMOUT__INTC_PRIOR_NUM)
#endif  /* End (`$INSTANCE_NAME`_TIMEOUT_FF_ENABLED) */

/* I2C Slave Data Register */
#define `$INSTANCE_NAME`_SLAVE_ADDR_MASK    (0x7Fu)
#define `$INSTANCE_NAME`_SLAVE_ADDR_SHIFT   (0x01u)
#define `$INSTANCE_NAME`_DATA_MASK          (0xFFu)
#define `$INSTANCE_NAME`_READ_FLAG          (0x01u)

#if(`$INSTANCE_NAME`_FF_IMPLEMENTED)
    /* XCFG I2C Extended Configuration Register */
    #define `$INSTANCE_NAME`_XCFG_CLK_EN        (0x80u) /* Enable gated clock to block */
    #define `$INSTANCE_NAME`_XCFG_I2C_ON        (0x40u) /* Enable I2C as wake up source*/
    #define `$INSTANCE_NAME`_XCFG_RDY_TO_SLEEP  (0x20u) /* I2C ready go to sleep */
    #define `$INSTANCE_NAME`_XCFG_FORCE_NACK    (0x10u) /* Force NACK all incomming transactions */
    #define `$INSTANCE_NAME`_XCFG_NO_BC_INT     (0x08u) /* No interrupt on byte complete */
    #define `$INSTANCE_NAME`_XCFG_BUF_MODE      (0x02u) /* Enable buffer mode */
    #define `$INSTANCE_NAME`_XCFG_HDWR_ADDR_EN  (0x01u) /* Enable Hardware address match */

    /* CFG I2C Configuration Register */
    #define `$INSTANCE_NAME`_CFG_SIO_SELECT     (0x80u) /* Pin Select for SCL/SDA lines */
    #define `$INSTANCE_NAME`_CFG_PSELECT        (0x40u) /* Pin Select */
    #define `$INSTANCE_NAME`_CFG_BUS_ERR_IE     (0x20u) /* Bus Error Interrupt Enable */
    #define `$INSTANCE_NAME`_CFG_STOP_IE        (0x10u) /* Enable Interrupt on STOP condition */
    #define `$INSTANCE_NAME`_CFG_CLK_RATE_MSK   (0x0Cu) /* Clock rate select  **CHECK**  */
    #define `$INSTANCE_NAME`_CFG_CLK_RATE_100   (0x00u) /* Clock rate select 100K */
    #define `$INSTANCE_NAME`_CFG_CLK_RATE_400   (0x04u) /* Clock rate select 400K */
    #define `$INSTANCE_NAME`_CFG_CLK_RATE_050   (0x08u) /* Clock rate select 50K  */
    #define `$INSTANCE_NAME`_CFG_CLK_RATE_RSVD  (0x0Cu) /* Clock rate select Invalid */
    #define `$INSTANCE_NAME`_CFG_EN_MSTR        (0x02u) /* Enable Master operation */
    #define `$INSTANCE_NAME`_CFG_EN_SLAVE       (0x01u) /* Enable Slave operation */

    #define `$INSTANCE_NAME`_CFG_CLK_RATE_LESS_EQUAL_50 (0x04u) /* Clock rate select <= 50kHz */
    #define `$INSTANCE_NAME`_CFG_CLK_RATE_GRATER_50     (0x00u) /* Clock rate select > 50kHz */

    /* CSR I2C Control and Status Register */
    #define `$INSTANCE_NAME`_CSR_BUS_ERROR      (0x80u) /* Active high when bus error has occured */
    #define `$INSTANCE_NAME`_CSR_LOST_ARB       (0x40u) /* Set to 1 if lost arbitration in host mode */
    #define `$INSTANCE_NAME`_CSR_STOP_STATUS    (0x20u) /* Set if Stop has been detected */
    #define `$INSTANCE_NAME`_CSR_ACK            (0x10u) /* ACK response */
    #define `$INSTANCE_NAME`_CSR_NAK            (0x00u) /* NAK response */
    #define `$INSTANCE_NAME`_CSR_ADDRESS        (0x08u) /* Set in firmware 0 = status bit, 1 Address is slave */
    #define `$INSTANCE_NAME`_CSR_TRANSMIT       (0x04u) /* Set in firmware 1 = transmit, 0 = receive */
    #define `$INSTANCE_NAME`_CSR_LRB            (0x02u) /* Last received bit */
    #define `$INSTANCE_NAME`_CSR_LRB_ACK        (0x00u) /* Last received bit was an ACK */
    #define `$INSTANCE_NAME`_CSR_LRB_NAK        (0x02u) /* Last received bit was an NAK */
    #define `$INSTANCE_NAME`_CSR_BYTE_COMPLETE  (0x01u) /* Informs that last byte has been sent */
    #define `$INSTANCE_NAME`_CSR_STOP_GEN       (0x00u) /* Generate a stop condition */
    #define `$INSTANCE_NAME`_CSR_RDY_TO_RD      (0x00u) /* Set to recieve mode */

    /* MCSR I2C Master Control and Status Register */
    #define `$INSTANCE_NAME`_MCSR_STOP_GEN      (0x10u) /* Firmware sets this bit to initiate a Stop condition */
    #define `$INSTANCE_NAME`_MCSR_BUS_BUSY      (0x08u) /* Status bit, Set at Start and cleared at Stop condition */
    #define `$INSTANCE_NAME`_MCSR_MSTR_MODE     (0x04u) /* Status bit, Set at Start and cleared at Stop condition */
    #define `$INSTANCE_NAME`_MCSR_RESTART_GEN   (0x02u) /* Firmware sets this bit to initiate a ReStart condition */
    #define `$INSTANCE_NAME`_MCSR_START_GEN     (0x01u) /* Firmware sets this bit to initiate a Start condition */

    /* CLK_DIV I2C Clock Divide Factor Register */
    #define `$INSTANCE_NAME`_CLK_DIV_MSK    (0x07u) /* Status bit, Set at Start and cleared at Stop condition */
    #define `$INSTANCE_NAME`_CLK_DIV_1      (0x00u) /* Divide input clock by  1 */
    #define `$INSTANCE_NAME`_CLK_DIV_2      (0x01u) /* Divide input clock by  2 */
    #define `$INSTANCE_NAME`_CLK_DIV_4      (0x02u) /* Divide input clock by  4 */
    #define `$INSTANCE_NAME`_CLK_DIV_8      (0x03u) /* Divide input clock by  8 */
    #define `$INSTANCE_NAME`_CLK_DIV_16     (0x04u) /* Divide input clock by 16 */
    #define `$INSTANCE_NAME`_CLK_DIV_32     (0x05u) /* Divide input clock by 32 */
    #define `$INSTANCE_NAME`_CLK_DIV_64     (0x06u) /* Divide input clock by 64 */

    /* PWRSYS_CR1 to handle Sleep */
    #define `$INSTANCE_NAME`_PWRSYS_CR1_I2C_REG_BACKUP  (0x04u) /* Enables, power to I2C regs while sleep */

    /* `$INSTANCE_NAME`_TMOUT_CSR */
    #define `$INSTANCE_NAME`_TMOUT_CSR_SDA_PIN_POS      (4u)
    #define `$INSTANCE_NAME`_TMOUT_CSR_SCL_PIN_POS      (3u)
    #define `$INSTANCE_NAME`_TMOUT_CSR_I2C_TMOUT_IE_POS (2u)
    #define `$INSTANCE_NAME`_TMOUT_CSR_SDA_TMOUT_IE_POS (1u)
    #define `$INSTANCE_NAME`_TMOUT_CSR_SCL_TMOUT_IE_POS (0u)
    #define `$INSTANCE_NAME`_TMOUT_CSR_SDA_PIN_STS  (0x01u << `$INSTANCE_NAME`_TMOUT_CSR_SDA_PIN_POS)
    #define `$INSTANCE_NAME`_TMOUT_CSR_SCL_PIN_STS  (0x01u << `$INSTANCE_NAME`_TMOUT_CSR_SCL_PIN_POS)
    #define `$INSTANCE_NAME`_TMOUT_CSR_I2C_TMOUT_IE (0x01u << `$INSTANCE_NAME`_TMOUT_CSR_I2C_TMOUT_IE_POS)
    #define `$INSTANCE_NAME`_TMOUT_CSR_SDA_TMOUT_IE (0x01u << `$INSTANCE_NAME`_TMOUT_CSR_SDA_TMOUT_IE_POS)
    #define `$INSTANCE_NAME`_TMOUT_CSR_SCL_TMOUT_IE (0x01u << `$INSTANCE_NAME`_TMOUT_CSR_SCL_TMOUT_IE_POS)
    #define `$INSTANCE_NAME`_TMOUT_CSR_INTR_MASK    (0x03u << `$INSTANCE_NAME`_TMOUT_CSR_SCL_TMOUT_IE_POS)

    /* `$INSTANCE_NAME`_TMOUT_SR */
    #define `$INSTANCE_NAME`_TMOUT_SR_SDA_PIN_TMOUT_POS (1u)
    #define `$INSTANCE_NAME`_TMOUT_SR_SCL_PIN_TMOUT_POS (0u)
    #define `$INSTANCE_NAME`_TMOUT_SR_SDA_PIN_TMOUT (0x01u << `$INSTANCE_NAME`_TMOUT_SR_SDA_PIN_TMOUT_STS_POS)
    #define `$INSTANCE_NAME`_TMOUT_SR_SCL_PIN_TMOUT (0x01u << `$INSTANCE_NAME`_TMOUT_SR_SCL_PIN_TMOUT_STS_POS)
    #define `$INSTANCE_NAME`_TMOUT_SR_PINS_TMOUT_MASK   (0x03u << `$INSTANCE_NAME`_TMOUT_SR_SCL_PIN_TMOUT_POS)

    /*`$INSTANCE_NAME`_TMOUT_CFG0 and `$INSTANCE_NAME`_TMOUT_CFG1 */
    #define `$INSTANCE_NAME`_TMOUT_CFG0__MASK   (0xFFu)
    #define `$INSTANCE_NAME`_TMOUT_CFG1__MASK   (0x0Fu)

#else
    /* CONTROL REG bits location */
    #define `$INSTANCE_NAME`_CTRL_START_SHIFT           (7u)
    #define `$INSTANCE_NAME`_CTRL_STOP_SHIFT            (6u)
    #define `$INSTANCE_NAME`_CTRL_RESTART_SHIFT         (5u)
    #define `$INSTANCE_NAME`_CTRL_NACK_SHIFT            (4u)
    #define `$INSTANCE_NAME`_CTRL_ANY_ADDRESS_SHIFT     (3u)
    #define `$INSTANCE_NAME`_CTRL_TRANSMIT_SHIFT        (2u)
    #define `$INSTANCE_NAME`_CTRL_ENABLE_MASTER_SHIFT   (1u)
    #define `$INSTANCE_NAME`_CTRL_ENABLE_SLAVE_SHIFT    (0u)
    #define `$INSTANCE_NAME`_CTRL_START_MASK            (0x01u << `$INSTANCE_NAME`_CTRL_START_SHIFT)
    #define `$INSTANCE_NAME`_CTRL_STOP_MASK             (0x01u << `$INSTANCE_NAME`_CTRL_STOP_SHIFT)
    #define `$INSTANCE_NAME`_CTRL_RESTART_MASK          (0x01u << `$INSTANCE_NAME`_CTRL_RESTART_SHIFT)
    #define `$INSTANCE_NAME`_CTRL_NACK_MASK             (0x01u << `$INSTANCE_NAME`_CTRL_NACK_SHIFT)
    #define `$INSTANCE_NAME`_CTRL_ANY_ADDRESS_MASK      (0x01u << `$INSTANCE_NAME`_CTRL_ANY_ADDRESS_SHIFT)
    #define `$INSTANCE_NAME`_CTRL_TRANSMIT_MASK         (0x01u << `$INSTANCE_NAME`_CTRL_TRANSMIT_SHIFT)
    #define `$INSTANCE_NAME`_CTRL_ENABLE_MASTER_MASK    (0x01u << `$INSTANCE_NAME`_CTRL_ENABLE_MASTER_SHIFT)
    #define `$INSTANCE_NAME`_CTRL_ENABLE_SLAVE_MASK     (0x01u << `$INSTANCE_NAME`_CTRL_ENABLE_SLAVE_SHIFT)

    /* STATUS REG bits location */
    #define `$INSTANCE_NAME`_STS_LOST_ARB_SHIFT         (6u)
    #define `$INSTANCE_NAME`_STS_STOP_SHIFT             (5u)
    #define `$INSTANCE_NAME`_STS_BUSY_SHIFT             (4u)
    #define `$INSTANCE_NAME`_STS_ADDR_SHIFT             (3u)
    #define `$INSTANCE_NAME`_STS_MASTER_MODE_SHIFT      (2u)
    #define `$INSTANCE_NAME`_STS_LRB_SHIFT              (1u)
    #define `$INSTANCE_NAME`_STS_BYTE_COMPLETE_SHIFT    (0u)
    #define `$INSTANCE_NAME`_STS_LOST_ARB_MASK          (0x01u << `$INSTANCE_NAME`_STS_LOST_ARB_SHIFT)
    #define `$INSTANCE_NAME`_STS_STOP_MASK              (0x01u << `$INSTANCE_NAME`_STS_STOP_SHIFT)
    #define `$INSTANCE_NAME`_STS_BUSY_MASK              (0x01u << `$INSTANCE_NAME`_STS_BUSY_SHIFT)
    #define `$INSTANCE_NAME`_STS_ADDR_MASK              (0x01u << `$INSTANCE_NAME`_STS_ADDR_SHIFT)
    #define `$INSTANCE_NAME`_STS_MASTER_MODE_MASK       (0x01u << `$INSTANCE_NAME`_STS_MASTER_MODE_SHIFT)
    #define `$INSTANCE_NAME`_STS_LRB_MASK               (0x01u << `$INSTANCE_NAME`_STS_LRB_SHIFT)
    #define `$INSTANCE_NAME`_STS_BYTE_COMPLETE_MASK     (0x01u << `$INSTANCE_NAME`_STS_BYTE_COMPLETE_SHIFT)

    /* AUX_CTL bits definition */
    #define `$INSTANCE_NAME`_COUNTER_ENABLE_MASK        (0x20u) /* Enable 7-bit counter     */
    #define `$INSTANCE_NAME`_INT_ENABLE_MASK            (0x10u) /* Enable intr from statusi */
    #define `$INSTANCE_NAME`_CNT7_ENABLE                (`$INSTANCE_NAME`_COUNTER_ENABLE_MASK)
    #define `$INSTANCE_NAME`_INTR_ENABLE                (`$INSTANCE_NAME`_INT_ENABLE_MASK)

#endif  /* End (`$INSTANCE_NAME`_FF_IMPLEMENTED) */

#if(`$INSTANCE_NAME`_TIMEOUT_UDB_ENABLED)
    /* Timeout STATUS register constants */
    #define `$INSTANCE_NAME`_TMOUT_CTRL_ENABLE_POS  (0u)
    #define `$INSTANCE_NAME`_TMOUT_CTRL_ENABLE      (0x01u << `$INSTANCE_NAME`_TMOUT_CTRL_ENABLE_POS)

    /* Timeout STATUS register constants */
    #define `$INSTANCE_NAME`_TMOUT_STS_SDA_PIN_POS  (3u)
    #define `$INSTANCE_NAME`_TMOUT_STS_SCL_PIN_POS  (4u)
    #define `$INSTANCE_NAME`_TMOUT_STS_SDA_INTR_POS (1u)
    #define `$INSTANCE_NAME`_TMOUT_STS_SCL_INTR_POS (0u)
    #define `$INSTANCE_NAME`_TMOUT_STS_SCL_PINS     (0x01u << `$INSTANCE_NAME`_TMOUT_STS_SDA_PIN_POS)
    #define `$INSTANCE_NAME`_TMOUT_STS_SDA_PIN      (0x01u << `$INSTANCE_NAME`_TMOUT_STS_SCL_PIN_POS)
    #define `$INSTANCE_NAME`_TMOUT_STS_SCL_INTR     (0x01u << `$INSTANCE_NAME`_TMOUT_STS_SDA_INTR_POS)
    #define `$INSTANCE_NAME`_TMOUT_STS_SDA_INTR     (0x01u << `$INSTANCE_NAME`_TMOUT_STS_SCL_INTR_POS)
    #define `$INSTANCE_NAME`_TMOUT_STS_INTR_MASK    (0x03u << `$INSTANCE_NAME`_TMOUT_STS_SCL_INTR_POS)

    /* AUX_CTL bits definition */
    #define `$INSTANCE_NAME`_TMOUT_FIFO_SINGLE_REG      (0x03u) /* Makes f0 and f1 as single reg */
    #define `$INSTANCE_NAME`_TMOUT_PRESCALER_CNT7_EN    (0x20u) /* Enable 7-bit counter          */
    #define `$INSTANCE_NAME`_TMOUT_ENABLE_INTR          (0x10u) /* Enable intr from statusi      */

#endif  /* End (`$INSTANCE_NAME`_TIMEOUT_UDB_ENABLED) */


/***************************************
*        Marco
***************************************/

/* ACK and NACK for data and address checks */
#define `$INSTANCE_NAME`_CHECK_ADDR_ACK(csr)    ((`$INSTANCE_NAME`_CSR_LRB_ACK | `$INSTANCE_NAME`_CSR_ADDRESS) == \
                                                 ((`$INSTANCE_NAME`_CSR_LRB | `$INSTANCE_NAME`_CSR_ADDRESS) &     \
                                                  (csr)))


#define `$INSTANCE_NAME`_CHECK_ADDR_NAK(csr)    ((`$INSTANCE_NAME`_CSR_LRB_NAK | `$INSTANCE_NAME`_CSR_ADDRESS) == \
                                                 ((`$INSTANCE_NAME`_CSR_LRB | `$INSTANCE_NAME`_CSR_ADDRESS) &     \
                                                  (csr)))

#define `$INSTANCE_NAME`_CHECK_DATA_ACK(csr)    (0u == ((csr) & `$INSTANCE_NAME`_CSR_LRB_NAK))

/* MCSR conditions check */
#define `$INSTANCE_NAME`_CHECK_BUS_FREE(mcsr)       (0u == ((mcsr) & `$INSTANCE_NAME`_MCSR_BUS_BUSY))
#define `$INSTANCE_NAME`_CHECK_MASTER_MODE(mcsr)    (0u != ((mcsr) & `$INSTANCE_NAME`_MCSR_MSTR_MODE))

/* CSR conditions check */
#define `$INSTANCE_NAME`_WAIT_BYTE_COMPLETE(csr)    (0u == ((csr) & `$INSTANCE_NAME`_CSR_BYTE_COMPLETE))
#define `$INSTANCE_NAME`_CHECK_BYTE_COMPLETE(csr)   (0u != ((csr) & `$INSTANCE_NAME`_CSR_BYTE_COMPLETE))
#define `$INSTANCE_NAME`_CHECK_STOP_STS(csr)        (0u != ((csr) & `$INSTANCE_NAME`_CSR_STOP_STATUS))
#define `$INSTANCE_NAME`_CHECK_LOST_ARB(csr)        (0u != ((csr) & `$INSTANCE_NAME`_CSR_LOST_ARB))
#define `$INSTANCE_NAME`_CHECK_ADDRESS_STS(csr)     (0u != ((csr) & `$INSTANCE_NAME`_CSR_ADDRESS))

/* Software start and end of transcation check */
#define `$INSTANCE_NAME`_CHECK_RESTART(mstrCtrl)    (0u != ((mstrCtrl) & `$INSTANCE_NAME`_MODE_REPEAT_START))
#define `$INSTANCE_NAME`_CHECK_NO_STOP(mstrCtrl)    (0u != ((mstrCtrl) & `$INSTANCE_NAME`_MODE_NO_STOP))

/* Ser read or write completion depends on state */
#define `$INSTANCE_NAME`_GET_MSTAT_CMPLT    ((0u != (`$INSTANCE_NAME`_state & `$INSTANCE_NAME`_SM_MSTR_RD)) ? \
                                                    (`$INSTANCE_NAME`_MSTAT_RD_CMPLT) : (`$INSTANCE_NAME`_MSTAT_WR_CMPLT))

/* Returns 7-bit slave address and used for software address match*/
#define `$INSTANCE_NAME`_GET_SLAVE_ADDR(dataReg)   (((dataReg) >> `$INSTANCE_NAME`_SLAVE_ADDR_SHIFT) & \
                                                                  `$INSTANCE_NAME`_SLAVE_ADDR_MASK)

#if(`$INSTANCE_NAME`_FF_IMPLEMENTED)
    /* Check enable of module */
    #define `$INSTANCE_NAME`_I2C_ENABLE_REG     (`$INSTANCE_NAME`_ACT_PWRMGR_REG)
    #define `$INSTANCE_NAME`_IS_I2C_ENABLE(reg) (0u != ((reg) & `$INSTANCE_NAME`_ACT_PWR_EN))
    #define `$INSTANCE_NAME`_IS_I2C_ENABLED     (0u != (`$INSTANCE_NAME`_ACT_PWRMGR_REG & `$INSTANCE_NAME`_ACT_PWR_EN))


    /* Check start condition generation */
    #define `$INSTANCE_NAME`_CHECK_START_GEN(mcsr)  ((0u != (mcsr & `$INSTANCE_NAME`_MCSR_START_GEN)) && \
                                                     (0u == (mcsr & `$INSTANCE_NAME`_MCSR_MSTR_MODE)))

    #define `$INSTANCE_NAME`_CLEAR_START_GEN        {`$INSTANCE_NAME`_MCSR_REG &= ~`$INSTANCE_NAME`_MCSR_START_GEN;}


    /* Stop interrupt */
    #define `$INSTANCE_NAME`_ENABLE_INT_ON_STOP     {`$INSTANCE_NAME`_CFG_REG |=  `$INSTANCE_NAME`_CFG_STOP_IE;}
    #define `$INSTANCE_NAME`_DISABLE_INT_ON_STOP    {`$INSTANCE_NAME`_CFG_REG &= ~`$INSTANCE_NAME`_CFG_STOP_IE;}

    /* Transmit data */
    #define `$INSTANCE_NAME`_TRANSMIT_DATA          {`$INSTANCE_NAME`_CSR_REG = `$INSTANCE_NAME`_CSR_TRANSMIT;}

    #define `$INSTANCE_NAME`_ACK_AND_TRANSMIT       {`$INSTANCE_NAME`_CSR_REG = (`$INSTANCE_NAME`_CSR_ACK | \
                                                                                 `$INSTANCE_NAME`_CSR_TRANSMIT);}

    #define `$INSTANCE_NAME`_NAK_AND_TRANSMIT       {`$INSTANCE_NAME`_CSR_REG = `$INSTANCE_NAME`_CSR_NAK;}
    /* Special case: udb needs to ack, ff needs to nak */
    #define `$INSTANCE_NAME`_ACKNAK_AND_TRANSMIT    {`$INSTANCE_NAME`_CSR_REG  = (`$INSTANCE_NAME`_CSR_NAK | \
                                                                                  `$INSTANCE_NAME`_CSR_TRANSMIT);}
    /* Receive data */
    #define `$INSTANCE_NAME`_ACK_AND_RECEIVE        {`$INSTANCE_NAME`_CSR_REG = `$INSTANCE_NAME`_CSR_ACK;}
    #define `$INSTANCE_NAME`_NAK_AND_RECEIVE        {`$INSTANCE_NAME`_CSR_REG = `$INSTANCE_NAME`_CSR_NAK;}
    #define `$INSTANCE_NAME`_READY_TO_READ          {`$INSTANCE_NAME`_CSR_REG = `$INSTANCE_NAME`_CSR_RDY_TO_RD;}

    /* Master condition generation */
    #define `$INSTANCE_NAME`_GENERATE_START         {`$INSTANCE_NAME`_MCSR_REG = `$INSTANCE_NAME`_MCSR_START_GEN;}

    #if(CY_PSOC5A)
        #define `$INSTANCE_NAME`_GENERATE_RESTART   {`$INSTANCE_NAME`_MCSR_REG = `$INSTANCE_NAME`_MCSR_RESTART_GEN; \
                                                     `$INSTANCE_NAME`_NAK_AND_RECEIVE; }

        #define `$INSTANCE_NAME`_GENERATE_STOP      {`$INSTANCE_NAME`_CSR_REG = `$INSTANCE_NAME`_CSR_STOP_GEN;}

    #else   /* PSoC3 ES3 handlees zero lenght packets */
        #define `$INSTANCE_NAME`_GENERATE_RESTART   {`$INSTANCE_NAME`_MCSR_REG = (`$INSTANCE_NAME`_MCSR_RESTART_GEN | \
                                                                                  `$INSTANCE_NAME`_MCSR_STOP_GEN);    \
                                                     `$INSTANCE_NAME`_TRANSMIT_DATA;}

        #define `$INSTANCE_NAME`_GENERATE_STOP      {`$INSTANCE_NAME`_MCSR_REG = `$INSTANCE_NAME`_MCSR_STOP_GEN; \
                                                     `$INSTANCE_NAME`_TRANSMIT_DATA;}
    #endif  /* End (CY_PSOC5A) */

    /* Master manual APIs compatible defines */
    #define `$INSTANCE_NAME`_GENERATE_RESTART_MANUAL    {`$INSTANCE_NAME`_GENERATE_RESTART;}
    #define `$INSTANCE_NAME`_GENERATE_STOP_MANUAL       {`$INSTANCE_NAME`_GENERATE_STOP;}
    #define `$INSTANCE_NAME`_TRANSMIT_DATA_MANUAL       {`$INSTANCE_NAME`_TRANSMIT_DATA;}
    #define `$INSTANCE_NAME`_READY_TO_READ_MANUAL       {`$INSTANCE_NAME`_READY_TO_READ;}
    #define `$INSTANCE_NAME`_ACK_AND_RECEIVE_MANUAL     {`$INSTANCE_NAME`_ACK_AND_RECEIVE;}

#else

    /* Masks to enalbe interrupts from Status register */
    #define `$INSTANCE_NAME`_STOP_IE_MASK               `$INSTANCE_NAME`_STS_STOP_MASK
    #define `$INSTANCE_NAME`_BYTE_COMPLETE_IE_MASK      `$INSTANCE_NAME`_STS_BYTE_COMPLETE_MASK

    /* FF compatibility: CSR gegisters definitions */
    #define `$INSTANCE_NAME`_CSR_LOST_ARB       (`$INSTANCE_NAME`_STS_LOST_ARB_MASK)
    #define `$INSTANCE_NAME`_CSR_STOP_STATUS    (`$INSTANCE_NAME`_STS_STOP_MASK)
    #define `$INSTANCE_NAME`_CSR_BUS_ERROR      (0x00u)
    #define `$INSTANCE_NAME`_CSR_ADDRESS        (`$INSTANCE_NAME`_STS_ADDR_MASK)
    #define `$INSTANCE_NAME`_CSR_TRANSMIT       (`$INSTANCE_NAME`_CTRL_TRANSMIT_MASK)
    #define `$INSTANCE_NAME`_CSR_LRB            (`$INSTANCE_NAME`_STS_LRB_MASK)
    #define `$INSTANCE_NAME`_CSR_LRB_NAK        (`$INSTANCE_NAME`_STS_LRB_MASK)
    #define `$INSTANCE_NAME`_CSR_LRB_ACK        (0x00u)
    #define `$INSTANCE_NAME`_CSR_BYTE_COMPLETE  (`$INSTANCE_NAME`_STS_BYTE_COMPLETE_MASK)

    /* FF compatibility: MCSR gegisters definitions */
    #define `$INSTANCE_NAME`_MCSR_REG           `$INSTANCE_NAME`_CSR_REG
    #define `$INSTANCE_NAME`_MCSR_BUS_BUSY      `$INSTANCE_NAME`_STS_BUSY_MASK
    #define `$INSTANCE_NAME`_MCSR_START_GEN     `$INSTANCE_NAME`_CTRL_START_MASK        /* Generate Sart condition */
    #define `$INSTANCE_NAME`_MCSR_RESTART_GEN   `$INSTANCE_NAME`_CTRL_RESTART_MASK      /* Generates RESTART condition */
    #define `$INSTANCE_NAME`_MCSR_MSTR_MODE     `$INSTANCE_NAME`_STS_MASTER_MODE_MASK   /* Define if Master drives the bus */


    /* Check enable of module */
    #define `$INSTANCE_NAME`_I2C_ENABLE_REG     (`$INSTANCE_NAME`_CFG_REG)
    #define `$INSTANCE_NAME`_IS_I2C_ENABLE(reg) ((0u != ((reg) & `$INSTANCE_NAME`_ENABLE_MASTER)) || \
                                                 (0u != ((reg) & `$INSTANCE_NAME`_ENABLE_SLAVE)))
    #define `$INSTANCE_NAME`_IS_I2C_ENABLED     ((0u != (`$INSTANCE_NAME`_CFG_REG & `$INSTANCE_NAME`_ENABLE_MASTER)) || \
                                                 (0u != (`$INSTANCE_NAME`_CFG_REG & `$INSTANCE_NAME`_ENABLE_SLAVE)))

    /* Check start condition generation */
    #define `$INSTANCE_NAME`_CHECK_START_GEN(mcsr)  ((0u != (`$INSTANCE_NAME`_CFG_REG & `$INSTANCE_NAME`_MCSR_START_GEN)) && \
                                                     (0u == (mcsr & `$INSTANCE_NAME`_MCSR_MSTR_MODE)))

    #define `$INSTANCE_NAME`_CLEAR_START_GEN        {`$INSTANCE_NAME`_CFG_REG &= ~`$INSTANCE_NAME`_MCSR_START_GEN;}


    /* Stop interrupt */
    #define `$INSTANCE_NAME`_ENABLE_INT_ON_STOP     {`$INSTANCE_NAME`_INT_MASK_REG |=  `$INSTANCE_NAME`_STOP_IE_MASK;}
    #define `$INSTANCE_NAME`_DISABLE_INT_ON_STOP    {`$INSTANCE_NAME`_INT_MASK_REG &= ~`$INSTANCE_NAME`_STOP_IE_MASK;}


    /* Transmit data */
    #define `$INSTANCE_NAME`_TRANSMIT_DATA      {`$INSTANCE_NAME`_CFG_REG = (`$INSTANCE_NAME`_CTRL_TRANSMIT_MASK | \
                                                                             `$INSTANCE_NAME`_CTRL_DEFAULT);       \
                                                 `$INSTANCE_NAME`_GO_REG  = 0x00u;}

    #define `$INSTANCE_NAME`_ACK_AND_TRANSMIT   {`$INSTANCE_NAME`_TRANSMIT_DATA;}


    #define `$INSTANCE_NAME`_NAK_AND_TRANSMIT   {`$INSTANCE_NAME`_CFG_REG = (`$INSTANCE_NAME`_CTRL_NACK_MASK     | \
                                                                             `$INSTANCE_NAME`_CTRL_TRANSMIT_MASK | \
                                                                             `$INSTANCE_NAME`_CTRL_DEFAULT);       \
                                                 `$INSTANCE_NAME`_GO_REG  = 0x00u;}

    /* Receive data */
    #define `$INSTANCE_NAME`_READY_TO_READ      {`$INSTANCE_NAME`_CFG_REG = `$INSTANCE_NAME`_CTRL_DEFAULT; \
                                                 `$INSTANCE_NAME`_GO_REG  = 0x00u;}

    #define `$INSTANCE_NAME`_ACK_AND_RECEIVE    {`$INSTANCE_NAME`_READY_TO_READ}

    #define `$INSTANCE_NAME`_NAK_AND_RECEIVE    {`$INSTANCE_NAME`_CFG_REG = (`$INSTANCE_NAME`_CTRL_NACK_MASK | \
                                                                             `$INSTANCE_NAME`_CTRL_DEFAULT);   \
                                                 `$INSTANCE_NAME`_GO_REG  = 0x00u;}

    /* Master condition generation */
    #define `$INSTANCE_NAME`_GENERATE_START     {`$INSTANCE_NAME`_CFG_REG = (`$INSTANCE_NAME`_CTRL_START_MASK | \
                                                                             `$INSTANCE_NAME`_CTRL_DEFAULT);    \
                                                 `$INSTANCE_NAME`_GO_REG  = 0x00u;}


    #define `$INSTANCE_NAME`_GENERATE_RESTART   {`$INSTANCE_NAME`_CFG_REG = (`$INSTANCE_NAME`_CTRL_RESTART_MASK  | \
                                                                             `$INSTANCE_NAME`_CTRL_NACK_MASK     | \
                                                                             `$INSTANCE_NAME`_CTRL_DEFAULT);       \
                                                 `$INSTANCE_NAME`_GO_REG  = 0x00u;}


    #define `$INSTANCE_NAME`_GENERATE_STOP      {`$INSTANCE_NAME`_CFG_REG = (`$INSTANCE_NAME`_CTRL_NACK_MASK | \
                                                                             `$INSTANCE_NAME`_CTRL_STOP_MASK | \
                                                                             `$INSTANCE_NAME`_CTRL_DEFAULT);   \
                                                 `$INSTANCE_NAME`_GO_REG = 0x00u;}


    /* Master manual APIs compatible defines */
    #define `$INSTANCE_NAME`_WAIT_BC_IS_CLEARED {while(`$INSTANCE_NAME`_CHECK_BYTE_COMPLETE(`$INSTANCE_NAME`_CSR_REG));}

    /* These defines wait while byte complete is cleared after command issued */
    #define `$INSTANCE_NAME`_GENERATE_RESTART_MANUAL    {`$INSTANCE_NAME`_GENERATE_RESTART; \
                                                         `$INSTANCE_NAME`_WAIT_BC_IS_CLEARED;}

    #define `$INSTANCE_NAME`_GENERATE_STOP_MANUAL       {`$INSTANCE_NAME`_GENERATE_STOP; \
                                                         `$INSTANCE_NAME`_WAIT_BC_IS_CLEARED;}

    #define `$INSTANCE_NAME`_TRANSMIT_DATA_MANUAL       {`$INSTANCE_NAME`_TRANSMIT_DATA; \
                                                         `$INSTANCE_NAME`_WAIT_BC_IS_CLEARED;}

    #define `$INSTANCE_NAME`_READY_TO_READ_MANUAL       {`$INSTANCE_NAME`_READY_TO_READ; \
                                                         `$INSTANCE_NAME`_WAIT_BC_IS_CLEARED;}

    #define `$INSTANCE_NAME`_ACK_AND_RECEIVE_MANUAL     {`$INSTANCE_NAME`_ACK_AND_RECEIVE; \
                                                         `$INSTANCE_NAME`_WAIT_BC_IS_CLEARED;}

#endif  /* End (`$INSTANCE_NAME`_FF_IMPLEMENTED) */


/***************************************
*     Default register init constants
***************************************/

#if(`$INSTANCE_NAME`_FF_IMPLEMENTED)
    /* `$INSTANCE_NAME`_XCFG_REG: bits definition */
    #define `$INSTANCE_NAME`_DEFAULT_XCFG_HDWR_ADDR_EN  ((`$INSTANCE_NAME`_ADDR_DECODE == `$INSTANCE_NAME`_HDWR_DECODE) ? \
                                                         (`$INSTANCE_NAME`_XCFG_HDWR_ADDR_EN) : (0u))

    #define `$INSTANCE_NAME`_DEFAULT_XCFG_I2C_ON    ((`$INSTANCE_NAME`_ENABLE_WAKEUP) ? (`$INSTANCE_NAME`_XCFG_I2C_ON) : (0u))


    #define `$INSTANCE_NAME`_DEFAULT_CFG_SIO_SELECT ((`$INSTANCE_NAME`_I2C_PAIR_SELECTED == `$INSTANCE_NAME`_I2C_PAIR1) ? \
                                                     (`$INSTANCE_NAME`_CFG_SIO_SELECT) : (0u))


    /* `$INSTANCE_NAME`_CFG_REG: bits definition */
    #define `$INSTANCE_NAME`_DEFAULT_CFG_PSELECT    ((`$INSTANCE_NAME`_ENABLE_WAKEUP) ? \
                                                     (`$INSTANCE_NAME`_CFG_PSELECT) : (0u))

    #define `$INSTANCE_NAME`_DEFAULT_CLK_RATE0  ((`$INSTANCE_NAME`_DATA_RATE <= 50u) ? \
                                                 (`$INSTANCE_NAME`_CFG_CLK_RATE_050) : (`$INSTANCE_NAME`_DATA_RATE <= 100u) ? \
                                                 (`$INSTANCE_NAME`_CFG_CLK_RATE_100) : (`$INSTANCE_NAME`_CFG_CLK_RATE_400))

    #define `$INSTANCE_NAME`_DEFAULT_CLK_RATE1  ((`$INSTANCE_NAME`_DATA_RATE <= 50u) ? \
                                                 (`$INSTANCE_NAME`_CFG_CLK_RATE_LESS_EQUAL_50) : \
                                                 (`$INSTANCE_NAME`_CFG_CLK_RATE_GRATER_50))

    #define `$INSTANCE_NAME`_DEFAULT_CLK_RATE   ((CY_PSOC5A) ? (`$INSTANCE_NAME`_DEFAULT_CLK_RATE0) : (`$INSTANCE_NAME`_DEFAULT_CLK_RATE1))


    #define `$INSTANCE_NAME`_ENABLE_MASTER      ((`$INSTANCE_NAME`_MODE_MASTER_ENABLED) ? \
                                                 (`$INSTANCE_NAME`_CFG_EN_MSTR) : (0u))

    #define `$INSTANCE_NAME`_ENABLE_SLAVE       ((`$INSTANCE_NAME`_MODE_SLAVE_ENABLED) ? \
                                                 (`$INSTANCE_NAME`_CFG_EN_SLAVE) : (0u))

    #define `$INSTANCE_NAME`_ENABLE_MS      (`$INSTANCE_NAME`_ENABLE_MASTER | `$INSTANCE_NAME`_ENABLE_SLAVE)


    /* `$INSTANCE_NAME`_DEFAULT_XCFG_REG */
    #define `$INSTANCE_NAME`_DEFAULT_XCFG   (`$INSTANCE_NAME`_XCFG_CLK_EN         | \
                                             `$INSTANCE_NAME`_DEFAULT_XCFG_I2C_ON | \
                                             `$INSTANCE_NAME`_DEFAULT_XCFG_HDWR_ADDR_EN)

    /* `$INSTANCE_NAME`_DEFAULT_CFG_REG */
    #define `$INSTANCE_NAME`_DEFAULT_CFG    (`$INSTANCE_NAME`_DEFAULT_CFG_SIO_SELECT | \
                                             `$INSTANCE_NAME`_DEFAULT_CFG_PSELECT    | \
                                             `$INSTANCE_NAME`_DEFAULT_CLK_RATE       | \
                                             `$INSTANCE_NAME`_ENABLE_MASTER          | \
                                             `$INSTANCE_NAME`_ENABLE_SLAVE)

    /*`$INSTANCE_NAME`_DEFAULT_DIVIDE_FACTOR_REG */
    #define `$INSTANCE_NAME`_DEFAULT_DIVIDE_FACTOR  ((CY_PSOC5A) ? ((uint8) `$ClkDiv`u) : ((uint16) `$ClkDiv1`u))

#else
    /* `$INSTANCE_NAME`_CFG_REG: bits definition  */
    #define `$INSTANCE_NAME`_ENABLE_MASTER  ((`$INSTANCE_NAME`_MODE_MASTER_ENABLED) ? \
                                             (`$INSTANCE_NAME`_CTRL_ENABLE_MASTER_MASK) : (0u))

    #define `$INSTANCE_NAME`_ENABLE_SLAVE   ((`$INSTANCE_NAME`_MODE_SLAVE_ENABLED) ? \
                                             (`$INSTANCE_NAME`_CTRL_ENABLE_SLAVE_MASK) : (0u))

    #define `$INSTANCE_NAME`_ENABLE_MS      (`$INSTANCE_NAME`_ENABLE_MASTER | `$INSTANCE_NAME`_ENABLE_SLAVE)


    #define `$INSTANCE_NAME`_DEFAULT_CTRL_ANY_ADDR   ((`$INSTANCE_NAME`_ADDR_DECODE == `$INSTANCE_NAME`_HDWR_DECODE) ? \
                                                      (0u) : (`$INSTANCE_NAME`_CTRL_ANY_ADDRESS_MASK))

    /* `$INSTANCE_NAME`_DEFAULT_CFG_REG */
    #define `$INSTANCE_NAME`_DEFAULT_CFG    (`$INSTANCE_NAME`_DEFAULT_CTRL_ANY_ADDR)

    /* All CTRL default bits to be used in macro */
    #define `$INSTANCE_NAME`_CTRL_DEFAULT   (`$INSTANCE_NAME`_DEFAULT_CTRL_ANY_ADDR | `$INSTANCE_NAME`_ENABLE_MS)

    /* Master clock generator: d0 and d1 */
    #define `$INSTANCE_NAME`_MCLK_PERIOD_VALUE  (0x0Fu)
    #define `$INSTANCE_NAME`_MCLK_COMPARE_VALUE (0x08u)

    /* Slave bit-counter: contorol period */
    #define `$INSTANCE_NAME`_PERIOD_VALUE       (0x07u)

    /* `$INSTANCE_NAME`_DEFAULT_INT_MASK */
    #define `$INSTANCE_NAME`_DEFAULT_INT_MASK   (`$INSTANCE_NAME`_BYTE_COMPLETE_IE_MASK)

    /* `$INSTANCE_NAME`_DEFAULT_MCLK_PRD_REG */
    #define `$INSTANCE_NAME`_DEFAULT_MCLK_PRD   (`$INSTANCE_NAME`_MCLK_PERIOD_VALUE)

    /* `$INSTANCE_NAME`_DEFAULT_MCLK_CMP_REG */
    #define `$INSTANCE_NAME`_DEFAULT_MCLK_CMP   (`$INSTANCE_NAME`_MCLK_COMPARE_VALUE)

    /* `$INSTANCE_NAME`_DEFAULT_PERIOD_REG */
    #define `$INSTANCE_NAME`_DEFAULT_PERIOD     (`$INSTANCE_NAME`_PERIOD_VALUE)

#endif  /* End (`$INSTANCE_NAME`_FF_IMPLEMENTED) */

#if(`$INSTANCE_NAME`_TIMEOUT_ENABLED)
    #define `$INSTANCE_NAME`_DEFAULT_TMOUT_ADDER            (0xFFu)
    #define `$INSTANCE_NAME`_DEFAULT_TMOUT_PERIOD           ((`$INSTANCE_NAME`_TIMEOUT_FF_ENABLED) ? ((uint16) `$TimeoutPeriodff`u) : ((uint16) `$TimeoutPeriodUdb`))
    #define `$INSTANCE_NAME`_DEFAULT_TMOUT_PRESCALER_PRD    (`$PrescalerPeriod`u)
    #define `$INSTANCE_NAME`_DEFAULT_TMOUT_INTR_MASK        ((`$INSTANCE_NAME`_TIMEOUT_SDA_TMOUT_ENABLED << 1u) | `$INSTANCE_NAME`_TIMEOUT_SCL_TMOUT_ENABLED)

#endif  /* End (`$INSTANCE_NAME`_TIMEOUT_ENABLED) */

#endif  /* End CY_I2C_`$INSTANCE_NAME`_H */


/* [] END OF FILE */
