$date
	Sat Jun 19 15:10:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_flip_flop2_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ nclk $end
$var wire 1 % tmp $end
$var wire 1 ! q $end
$scope module master $end
$var wire 1 & and1 $end
$var wire 1 ' and2 $end
$var wire 1 # d $end
$var wire 1 $ en $end
$var wire 1 ( nd $end
$var wire 1 ) nor1 $end
$var wire 1 * nor2 $end
$var wire 1 % q $end
$upscope $end
$scope module slave $end
$var wire 1 + and1 $end
$var wire 1 , and2 $end
$var wire 1 % d $end
$var wire 1 " en $end
$var wire 1 - nd $end
$var wire 1 . nor1 $end
$var wire 1 / nor2 $end
$var wire 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/
x.
1-
0,
0+
1*
0)
1(
0'
1&
0%
1$
0#
0"
x!
$end
#5
1/
0&
0!
0.
0$
1+
1"
#10
0-
1%
1)
0*
1'
1$
0+
0(
0"
1#
#13
1*
1-
0%
0)
1&
1(
0'
0#
#14
0-
1%
1)
0&
0*
0(
1'
1#
#15
1!
1.
0'
0/
0$
1,
1"
#18
1(
0#
#20
1*
1-
0%
0)
1&
1$
0,
0"
#25
1/
0&
0!
0.
0$
1+
1"
#26
0(
1#
#30
0-
1%
1)
0*
1'
1$
0+
0"
#32
1*
1-
0%
0)
1&
1(
0'
0#
#35
0&
0$
1+
1"
#39
0(
1#
#40
0-
1%
1)
0*
1'
1$
0+
0"
#45
1!
1.
0'
0/
0$
1,
1"
#46
1(
0#
#50
1*
1-
0%
0)
1&
1$
0,
0"
#55
1/
0&
0!
0.
0$
1+
1"
#60
1&
1$
0+
0"
#65
0&
0$
1+
1"
#66
