<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /><span id="L163">163</span><br /><span id="L164">164</span><br /><span id="L165">165</span><br /><span id="L166">166</span><br /><span id="L167">167</span><br /><span id="L168">168</span><br /><span id="L169">169</span><br /><span id="L170">170</span><br /><span id="L171">171</span><br /><span id="L172">172</span><br /><span id="L173">173</span><br /><span id="L174">174</span><br /><span id="L175">175</span><br /><span id="L176">176</span><br /><span id="L177">177</span><br /><span id="L178">178</span><br /><span id="L179">179</span><br /><span id="L180">180</span><br /><span id="L181">181</span><br /><span id="L182">182</span><br /><span id="L183">183</span><br /><span id="L184">184</span><br /><span id="L185">185</span><br /><span id="L186">186</span><br /><span id="L187">187</span><br /><span id="L188">188</span><br /><span id="L189">189</span><br /><span id="L190">190</span><br /><span id="L191">191</span><br /><span id="L192">192</span><br /><span id="L193">193</span><br /><span id="L194">194</span><br /><span id="L195">195</span><br /><span id="L196">196</span><br /><span id="L197">197</span><br /><span id="L198">198</span><br /><span id="L199">199</span><br /><span id="L200">200</span><br /><span id="L201">201</span><br /><span id="L202">202</span><br /><span id="L203">203</span><br /><span id="L204">204</span><br /><span id="L205">205</span><br /><span id="L206">206</span><br /><span id="L207">207</span><br /><span id="L208">208</span><br /><span id="L209">209</span><br /><span id="L210">210</span><br /><span id="L211">211</span><br /><span id="L212">212</span><br /><span id="L213">213</span><br /><span id="L214">214</span><br /><span id="L215">215</span><br /><span id="L216">216</span><br /><span id="L217">217</span><br /><span id="L218">218</span><br /><span id="L219">219</span><br /><span id="L220">220</span><br /><span id="L221">221</span><br /><span id="L222">222</span><br /><span id="L223">223</span><br /><span id="L224">224</span><br /><span id="L225">225</span><br /><span id="L226">226</span><br /><span id="L227">227</span><br /><span id="L228">228</span><br /><span id="L229">229</span><br /><span id="L230">230</span><br /><span id="L231">231</span><br /><span id="L232">232</span><br /><span id="L233">233</span><br /><span id="L234">234</span><br /><span id="L235">235</span><br /><span id="L236">236</span><br /><span id="L237">237</span><br /><span id="L238">238</span><br /><span id="L239">239</span><br /><span id="L240">240</span><br /><span id="L241">241</span><br /><span id="L242">242</span><br /><span id="L243">243</span><br /><span id="L244">244</span><br /><span id="L245">245</span><br /><span id="L246">246</span><br /><span id="L247">247</span><br /><span id="L248">248</span><br /><span id="L249">249</span><br /><span id="L250">250</span><br /><span id="L251">251</span><br /><span id="L252">252</span><br /><span id="L253">253</span><br /><span id="L254">254</span><br /><span id="L255">255</span><br /><span id="L256">256</span><br /><span id="L257">257</span><br /><span id="L258">258</span><br /><span id="L259">259</span><br /><span id="L260">260</span><br /><span id="L261">261</span><br /><span id="L262">262</span><br /><span id="L263">263</span><br /><span id="L264">264</span><br /><span id="L265">265</span><br /><span id="L266">266</span><br /><span id="L267">267</span><br /><span id="L268">268</span><br /><span id="L269">269</span><br /><span id="L270">270</span><br /><span id="L271">271</span><br /><span id="L272">272</span><br /><span id="L273">273</span><br /><span id="L274">274</span><br /><span id="L275">275</span><br /><span id="L276">276</span><br /><span id="L277">277</span><br /><span id="L278">278</span><br /><span id="L279">279</span><br /><span id="L280">280</span><br /><span id="L281">281</span><br /><span id="L282">282</span><br /><span id="L283">283</span><br /><span id="L284">284</span><br /><span id="L285">285</span><br /><span id="L286">286</span><br /><span id="L287">287</span><br /><span id="L288">288</span><br /><span id="L289">289</span><br /><span id="L290">290</span><br /><span id="L291">291</span><br /><span id="L292">292</span><br /><span id="L293">293</span><br /><span id="L294">294</span><br /><span id="L295">295</span><br /><span id="L296">296</span><br /><span id="L297">297</span><br /><span id="L298">298</span><br /><span id="L299">299</span><br /><span id="L300">300</span><br /><span id="L301">301</span><br /><span id="L302">302</span><br /><span id="L303">303</span><br /><span id="L304">304</span><br /><span id="L305">305</span><br /><span id="L306">306</span><br /><span id="L307">307</span><br /><span id="L308">308</span><br /><span id="L309">309</span><br /><span id="L310">310</span><br /><span id="L311">311</span><br /><span id="L312">312</span><br /><span id="L313">313</span><br /><span id="L314">314</span><br /><span id="L315">315</span><br /><span id="L316">316</span><br /><span id="L317">317</span><br /><span id="L318">318</span><br /><span id="L319">319</span><br /><span id="L320">320</span><br /><span id="L321">321</span><br /><span id="L322">322</span><br /><span id="L323">323</span><br /><span id="L324">324</span><br /><span id="L325">325</span><br /><span id="L326">326</span><br /><span id="L327">327</span><br /><span id="L328">328</span><br /><span id="L329">329</span><br /><span id="L330">330</span><br /><span id="L331">331</span><br /><span id="L332">332</span><br /><span id="L333">333</span><br /><span id="L334">334</span><br /><span id="L335">335</span><br /><span id="L336">336</span><br /><span id="L337">337</span><br /><span id="L338">338</span><br /><span id="L339">339</span><br /><span id="L340">340</span><br /><span id="L341">341</span><br /><span id="L342">342</span><br /><span id="L343">343</span><br /><span id="L344">344</span><br /><span id="L345">345</span><br /><span id="L346">346</span><br /><span id="L347">347</span><br /><span id="L348">348</span><br /><span id="L349">349</span><br /><span id="L350">350</span><br /><span id="L351">351</span><br /><span id="L352">352</span><br /><span id="L353">353</span><br /><span id="L354">354</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">currentlyEnabled</span>(<span class="sail-id">Ext_Zvkned</span>) = <a href="./riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_Zvkned</span>) <span class="sail-operator">&amp;</span> <a href="./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_V</span>)

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VAESDF</span> : (<span class="sail-id">zvk_vaesdf_funct6</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_vaesdf</span> : <span class="sail-id">zvk_vaesdf_funct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">ZVK_VAESDF_VV</span> &lt;-&gt; <span class="sail-literal">0b101000</span>,
  <span class="sail-id">ZVK_VAESDF_VS</span> &lt;-&gt; <span class="sail-literal">0b101001</span>,
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VAESDF</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">encdec_vaesdf</span>(<span class="sail-id">funct6</span>) @ <span class="sail-literal">0b1</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-literal">0b00001</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1110111</span>
  <span class="sail-keyword">when</span> <a href="./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkned</span>) <span class="sail-operator">&amp;</span> <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>() <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-operator">&amp;</span> <a href="./riscv_zvk_utils.html#L17"><span class="sail-id">zvk_check_encdec</span></a>(<span class="sail-literal">128</span>, <span class="sail-literal">4</span>) <span class="sail-operator">&amp;</span> (<span class="sail-id">funct6</span> <span class="sail-operator">==</span> <span class="sail-id">ZVK_VAESDF_VV</span> <span class="sail-operator">|</span>
  <a href="./riscv_zvk_utils.html#L10"><span class="sail-id">zvk_valid_reg_overlap</span></a>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>, <a href="./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>()))

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VAESDF</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">eg_len</span>   = (<span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L953"><span class="sail-id">vl</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">4</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">eg_start</span> = (<span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L952"><span class="sail-id">vstart</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">4</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-id">eg_start</span> <span class="sail-id">to</span> (<span class="sail-id">eg_len</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">assert</span>(<span class="sail-id">i</span> <span class="sail-operator">*</span> <span class="sail-literal">4</span> <span class="sail-operator">+</span> <span class="sail-literal">3</span> <span class="sail-operator">&lt;</span> <span class="sail-id">num_elem</span>);

    <span class="sail-keyword">let</span> <span class="sail-id">state</span> = <a href="./riscv_insts_vext_utils.html#L185"><span class="sail-id">get_velem_quad</span></a>(<span class="sail-id">vd_val</span>, <span class="sail-id">i</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">rkey</span> : <span class="sail-id">bits</span>(<span class="sail-literal">128</span>) = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
      <span class="sail-id">ZVK_VAESDF_VV</span> =&gt; <a href="./riscv_insts_vext_utils.html#L185"><span class="sail-id">get_velem_quad</span></a>(<span class="sail-id">vs2_val</span>, <span class="sail-id">i</span>),
      <span class="sail-id">ZVK_VAESDF_VS</span> =&gt; <a href="./riscv_insts_vext_utils.html#L185"><span class="sail-id">get_velem_quad</span></a>(<span class="sail-id">vs2_val</span>, <span class="sail-literal">0</span>),
    };
    <span class="sail-keyword">let</span> <span class="sail-id">sr</span>  = <a href="./riscv_types_kext.html#L302"><span class="sail-id">aes_shift_rows_inv</span></a>(<span class="sail-id">state</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">sb</span>  = <a href="./riscv_types_kext.html#L330"><span class="sail-id">aes_subbytes_inv</span></a>(<span class="sail-id">sr</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">ark</span> = <span class="sail-id">sb</span> <span class="sail-operator">^</span> <span class="sail-id">rkey</span>;

    <a href="./riscv_insts_vext_utils.html#L189"><span class="sail-id">write_velem_quad</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">SEW</span>, <span class="sail-id">ark</span>, <span class="sail-id">i</span>);
  };

  <a href="./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">vaesdf_mnemonic</span> : <span class="sail-id">zvk_vaesdf_funct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">ZVK_VAESDF_VV</span> &lt;-&gt; <span class="sail-string">"vaesdf.vv"</span>,
  <span class="sail-id">ZVK_VAESDF_VS</span> &lt;-&gt; <span class="sail-string">"vaesdf.vs"</span>,
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VAESDF</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">vaesdf_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>)

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VAESDM</span> : (<span class="sail-id">zvk_vaesdm_funct6</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_vaesdm</span> : <span class="sail-id">zvk_vaesdm_funct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">ZVK_VAESDM_VV</span> &lt;-&gt; <span class="sail-literal">0b101000</span>,
  <span class="sail-id">ZVK_VAESDM_VS</span> &lt;-&gt; <span class="sail-literal">0b101001</span>,
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VAESDM</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">encdec_vaesdm</span>(<span class="sail-id">funct6</span>) @ <span class="sail-literal">0b1</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-literal">0b00000</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1110111</span>
  <span class="sail-keyword">when</span> <a href="./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkned</span>) <span class="sail-operator">&amp;</span> <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>() <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-operator">&amp;</span> <a href="./riscv_zvk_utils.html#L17"><span class="sail-id">zvk_check_encdec</span></a>(<span class="sail-literal">128</span>, <span class="sail-literal">4</span>) <span class="sail-operator">&amp;</span> (<span class="sail-id">funct6</span> <span class="sail-operator">==</span> <span class="sail-id">ZVK_VAESDM_VV</span> <span class="sail-operator">|</span>
  <a href="./riscv_zvk_utils.html#L10"><span class="sail-id">zvk_valid_reg_overlap</span></a>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>, <a href="./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>()))

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VAESDM</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">eg_len</span>   = (<span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L953"><span class="sail-id">vl</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">4</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">eg_start</span> = (<span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L952"><span class="sail-id">vstart</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">4</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-id">eg_start</span> <span class="sail-id">to</span> (<span class="sail-id">eg_len</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">assert</span>(<span class="sail-id">i</span> <span class="sail-operator">*</span> <span class="sail-literal">4</span> <span class="sail-operator">+</span> <span class="sail-literal">3</span> <span class="sail-operator">&lt;</span> <span class="sail-id">num_elem</span>);

    <span class="sail-keyword">let</span> <span class="sail-id">state</span> = <a href="./riscv_insts_vext_utils.html#L185"><span class="sail-id">get_velem_quad</span></a>(<span class="sail-id">vd_val</span>, <span class="sail-id">i</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">rkey</span> : <span class="sail-id">bits</span>(<span class="sail-literal">128</span>) = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
      <span class="sail-id">ZVK_VAESDM_VV</span> =&gt; <a href="./riscv_insts_vext_utils.html#L185"><span class="sail-id">get_velem_quad</span></a>(<span class="sail-id">vs2_val</span>, <span class="sail-id">i</span>),
      <span class="sail-id">ZVK_VAESDM_VS</span> =&gt; <a href="./riscv_insts_vext_utils.html#L185"><span class="sail-id">get_velem_quad</span></a>(<span class="sail-id">vs2_val</span>, <span class="sail-literal">0</span>),
    };
    <span class="sail-keyword">let</span> <span class="sail-id">sr</span>    = <a href="./riscv_types_kext.html#L302"><span class="sail-id">aes_shift_rows_inv</span></a>(<span class="sail-id">state</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">sb</span>    = <a href="./riscv_types_kext.html#L330"><span class="sail-id">aes_subbytes_inv</span></a>(<span class="sail-id">sr</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">ark</span>   = <span class="sail-id">sb</span> <span class="sail-operator">^</span> <span class="sail-id">rkey</span>;
    <span class="sail-keyword">let</span> <span class="sail-id">mix</span>   = <a href="./riscv_types_kext.html#L354"><span class="sail-id">aes_mixcolumns_inv</span></a>(<span class="sail-id">ark</span>);

    <a href="./riscv_insts_vext_utils.html#L189"><span class="sail-id">write_velem_quad</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">SEW</span>, <span class="sail-id">mix</span>, <span class="sail-id">i</span>);
  };

  <a href="./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">vaesdm_mnemonic</span> : <span class="sail-id">zvk_vaesdm_funct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">ZVK_VAESDM_VV</span> &lt;-&gt; <span class="sail-string">"vaesdm.vv"</span>,
  <span class="sail-id">ZVK_VAESDM_VS</span> &lt;-&gt; <span class="sail-string">"vaesdm.vs"</span>,
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VAESDM</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">vaesdm_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>)

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VAESEF</span> : (<span class="sail-id">zvk_vaesef_funct6</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_vaesef</span> : <span class="sail-id">zvk_vaesef_funct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">ZVK_VAESEF_VV</span> &lt;-&gt; <span class="sail-literal">0b101000</span>,
  <span class="sail-id">ZVK_VAESEF_VS</span> &lt;-&gt; <span class="sail-literal">0b101001</span>,
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VAESEF</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">encdec_vaesef</span>(<span class="sail-id">funct6</span>) @ <span class="sail-literal">0b1</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-literal">0b00011</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1110111</span>
  <span class="sail-keyword">when</span> <a href="./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkned</span>) <span class="sail-operator">&amp;</span> <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>() <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-operator">&amp;</span> <a href="./riscv_zvk_utils.html#L17"><span class="sail-id">zvk_check_encdec</span></a>(<span class="sail-literal">128</span>, <span class="sail-literal">4</span>) <span class="sail-operator">&amp;</span> (<span class="sail-id">funct6</span> <span class="sail-operator">==</span> <span class="sail-id">ZVK_VAESEF_VV</span> <span class="sail-operator">|</span>
  <a href="./riscv_zvk_utils.html#L10"><span class="sail-id">zvk_valid_reg_overlap</span></a>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>, <a href="./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>()))

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VAESEF</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span> = <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">eg_len</span>   = (<span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L953"><span class="sail-id">vl</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">4</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">eg_start</span> = (<span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L952"><span class="sail-id">vstart</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">4</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-id">eg_start</span> <span class="sail-id">to</span> (<span class="sail-id">eg_len</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">assert</span>(<span class="sail-id">i</span> <span class="sail-operator">*</span> <span class="sail-literal">4</span> <span class="sail-operator">+</span> <span class="sail-literal">3</span> <span class="sail-operator">&lt;</span> <span class="sail-id">num_elem</span>);

    <span class="sail-keyword">let</span> <span class="sail-id">state</span> = <a href="./riscv_insts_vext_utils.html#L185"><span class="sail-id">get_velem_quad</span></a>(<span class="sail-id">vd_val</span>, <span class="sail-id">i</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">rkey</span> : <span class="sail-id">bits</span>(<span class="sail-literal">128</span>) = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
      <span class="sail-id">ZVK_VAESEF_VV</span> =&gt; <a href="./riscv_insts_vext_utils.html#L185"><span class="sail-id">get_velem_quad</span></a>(<span class="sail-id">vs2_val</span>, <span class="sail-id">i</span>),
      <span class="sail-id">ZVK_VAESEF_VS</span> =&gt; <a href="./riscv_insts_vext_utils.html#L185"><span class="sail-id">get_velem_quad</span></a>(<span class="sail-id">vs2_val</span>, <span class="sail-literal">0</span>),
    };
    <span class="sail-keyword">let</span> <span class="sail-id">sb</span>    = <a href="./riscv_types_kext.html#L318"><span class="sail-id">aes_subbytes_fwd</span></a>(<span class="sail-id">state</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">sr</span>    = <a href="./riscv_types_kext.html#L285"><span class="sail-id">aes_shift_rows_fwd</span></a>(<span class="sail-id">sb</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">ark</span>   = <span class="sail-id">sr</span> <span class="sail-operator">^</span> <span class="sail-id">rkey</span>;

    <a href="./riscv_insts_vext_utils.html#L189"><span class="sail-id">write_velem_quad</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">SEW</span>, <span class="sail-id">ark</span>, <span class="sail-id">i</span>);
  };

  <a href="./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">vaesef_mnemonic</span> : <span class="sail-id">zvk_vaesef_funct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">ZVK_VAESEF_VV</span> &lt;-&gt; <span class="sail-string">"vaesef.vv"</span>,
  <span class="sail-id">ZVK_VAESEF_VS</span> &lt;-&gt; <span class="sail-string">"vaesef.vs"</span>,
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VAESEF</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">vaesef_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>)

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VAESEM</span> : (<span class="sail-id">zvk_vaesem_funct6</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_vaesem</span> : <span class="sail-id">zvk_vaesem_funct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">ZVK_VAESEM_VV</span> &lt;-&gt; <span class="sail-literal">0b101000</span>,
  <span class="sail-id">ZVK_VAESEM_VS</span> &lt;-&gt; <span class="sail-literal">0b101001</span>,
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VAESEM</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">encdec_vaesem</span>(<span class="sail-id">funct6</span>) @ <span class="sail-literal">0b1</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-literal">0b00010</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1110111</span>
  <span class="sail-keyword">when</span> <a href="./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkned</span>) <span class="sail-operator">&amp;</span> <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>() <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-operator">&amp;</span> <a href="./riscv_zvk_utils.html#L17"><span class="sail-id">zvk_check_encdec</span></a>(<span class="sail-literal">128</span>, <span class="sail-literal">4</span>) <span class="sail-operator">&amp;</span> (<span class="sail-id">funct6</span> <span class="sail-operator">==</span> <span class="sail-id">ZVK_VAESEM_VV</span> <span class="sail-operator">|</span>
  <a href="./riscv_zvk_utils.html#L10"><span class="sail-id">zvk_valid_reg_overlap</span></a>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>, <a href="./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>()))

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VAESEM</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span> = <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">eg_len</span>   = (<span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L953"><span class="sail-id">vl</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">4</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">eg_start</span> = (<span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L952"><span class="sail-id">vstart</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">4</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-id">eg_start</span> <span class="sail-id">to</span> (<span class="sail-id">eg_len</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">assert</span>(<span class="sail-id">i</span> <span class="sail-operator">*</span> <span class="sail-literal">4</span> <span class="sail-operator">+</span> <span class="sail-literal">3</span> <span class="sail-operator">&lt;</span> <span class="sail-id">num_elem</span>);

    <span class="sail-keyword">let</span> <span class="sail-id">state</span> = <a href="./riscv_insts_vext_utils.html#L185"><span class="sail-id">get_velem_quad</span></a>(<span class="sail-id">vd_val</span>, <span class="sail-id">i</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">rkey</span> : <span class="sail-id">bits</span>(<span class="sail-literal">128</span>) = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
      <span class="sail-id">ZVK_VAESEM_VV</span> =&gt; <a href="./riscv_insts_vext_utils.html#L185"><span class="sail-id">get_velem_quad</span></a>(<span class="sail-id">vs2_val</span>, <span class="sail-id">i</span>),
      <span class="sail-id">ZVK_VAESEM_VS</span> =&gt; <a href="./riscv_insts_vext_utils.html#L185"><span class="sail-id">get_velem_quad</span></a>(<span class="sail-id">vs2_val</span>, <span class="sail-literal">0</span>),
    };
    <span class="sail-keyword">let</span> <span class="sail-id">sb</span>    = <a href="./riscv_types_kext.html#L318"><span class="sail-id">aes_subbytes_fwd</span></a>(<span class="sail-id">state</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">sr</span>    = <a href="./riscv_types_kext.html#L285"><span class="sail-id">aes_shift_rows_fwd</span></a>(<span class="sail-id">sb</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">mix</span>   = <a href="./riscv_types_kext.html#L342"><span class="sail-id">aes_mixcolumns_fwd</span></a>(<span class="sail-id">sr</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">ark</span>   = <span class="sail-id">mix</span> <span class="sail-operator">^</span> <span class="sail-id">rkey</span>;

    <a href="./riscv_insts_vext_utils.html#L189"><span class="sail-id">write_velem_quad</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">SEW</span>, <span class="sail-id">ark</span>, <span class="sail-id">i</span>);
  };

  <a href="./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">vaesem_mnemonic</span> : <span class="sail-id">zvk_vaesem_funct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">ZVK_VAESEM_VV</span> &lt;-&gt; <span class="sail-string">"vaesem.vv"</span>,
  <span class="sail-id">ZVK_VAESEM_VS</span> &lt;-&gt; <span class="sail-string">"vaesem.vs"</span>,
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VAESEM</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">vaesem_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>)

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VAESKF1_VI</span> : (<span class="sail-id">vregidx</span>, <span class="sail-id">bits</span>(<span class="sail-literal">5</span>), <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VAESKF1_VI</span>(<span class="sail-id">vs2</span>, <span class="sail-id">rnd</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b1000101</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">rnd</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1110111</span>
  <span class="sail-keyword">when</span> <a href="./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkned</span>) <span class="sail-operator">&amp;</span> <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>() <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-operator">&amp;</span> <a href="./riscv_zvk_utils.html#L17"><span class="sail-id">zvk_check_encdec</span></a>(<span class="sail-literal">128</span>, <span class="sail-literal">4</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VAESKF1_VI</span>(<span class="sail-id">vs2</span>, <span class="sail-id">rnd</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span> = <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">var</span> <span class="sail-id">rnd_val</span> : <span class="sail-id">bits</span>(<span class="sail-literal">5</span>) = <span class="sail-id">rnd</span>;

  <span class="sail-keyword">if</span> (<span class="sail-id">unsigned</span>(<span class="sail-id">rnd_val</span>[<span class="sail-literal">3</span>..<span class="sail-literal">0</span>]) <span class="sail-operator">&gt;</span> <span class="sail-literal">10</span>) <span class="sail-operator">|</span> (<span class="sail-id">unsigned</span>(<span class="sail-id">rnd_val</span>[<span class="sail-literal">3</span>..<span class="sail-literal">0</span>]) <span class="sail-operator">==</span> <span class="sail-literal">0</span>)
  <span class="sail-keyword">then</span> <span class="sail-id">rnd_val</span>[<span class="sail-literal">3</span>] = <a href="./prelude.html#L23"><span class="sail-id">not_bit</span></a>(<span class="sail-id">rnd_val</span>[<span class="sail-literal">3</span>]);

  <span class="sail-keyword">let</span> <span class="sail-id">r</span> : <span class="sail-id">bits</span>(<span class="sail-literal">4</span>) = <span class="sail-id">rnd_val</span>[<span class="sail-literal">3</span>..<span class="sail-literal">0</span>] <span class="sail-operator">-</span> <span class="sail-literal">1</span>;

  <span class="sail-keyword">var</span> <span class="sail-id">w</span> : <span class="sail-id">vector</span>(<span class="sail-literal">4</span>, <span class="sail-id">bits</span>(<span class="sail-literal">32</span>)) = <span class="sail-id">vector_init</span>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());

  <span class="sail-keyword">let</span> <span class="sail-id">eg_len</span>   = (<span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L953"><span class="sail-id">vl</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">4</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">eg_start</span> = (<span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L952"><span class="sail-id">vstart</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">4</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-id">eg_start</span> <span class="sail-id">to</span> (<span class="sail-id">eg_len</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">assert</span>(<span class="sail-id">i</span> <span class="sail-operator">*</span> <span class="sail-literal">4</span> <span class="sail-operator">+</span> <span class="sail-literal">3</span> <span class="sail-operator">&lt;</span> <span class="sail-id">num_elem</span>);

    <span class="sail-keyword">let</span> <span class="sail-id">current_round_key</span> = <a href="./riscv_insts_vext_utils.html#L209"><span class="sail-id">get_velem_quad_vec</span></a>(<span class="sail-id">vs2_val</span>, <span class="sail-id">i</span>);

    <span class="sail-id">w</span>[<span class="sail-literal">0</span>] = <a href="./riscv_types_kext.html#L194"><span class="sail-id">aes_subword_fwd</span></a>(<span class="sail-id">current_round_key</span>[<span class="sail-literal">3</span>] <span class="sail-operator">&gt;&gt;&gt;</span> <span class="sail-literal">8</span>) <span class="sail-operator">^</span>
           <a href="./riscv_types_kext.html#L86"><span class="sail-id">aes_decode_rcon</span></a>(<span class="sail-id">r</span>) <span class="sail-operator">^</span> <span class="sail-id">current_round_key</span>[<span class="sail-literal">0</span>];
    <span class="sail-id">w</span>[<span class="sail-literal">1</span>] = <span class="sail-id">w</span>[<span class="sail-literal">0</span>] <span class="sail-operator">^</span> <span class="sail-id">current_round_key</span>[<span class="sail-literal">1</span>];
    <span class="sail-id">w</span>[<span class="sail-literal">2</span>] = <span class="sail-id">w</span>[<span class="sail-literal">1</span>] <span class="sail-operator">^</span> <span class="sail-id">current_round_key</span>[<span class="sail-literal">2</span>];
    <span class="sail-id">w</span>[<span class="sail-literal">3</span>] = <span class="sail-id">w</span>[<span class="sail-literal">2</span>] <span class="sail-operator">^</span> <span class="sail-id">current_round_key</span>[<span class="sail-literal">3</span>];

    <a href="./riscv_insts_vext_utils.html#L213"><span class="sail-id">write_velem_quad_vec</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">SEW</span>, <span class="sail-id">w</span>, <span class="sail-id">i</span>);
  };

  <a href="./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VAESKF1_VI</span>(<span class="sail-id">vs2</span>, <span class="sail-id">rnd</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vaeskf1.vi"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">hex_bits_5</span>(<span class="sail-id">rnd</span>)

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VAESKF2_VI</span> : (<span class="sail-id">vregidx</span>, <span class="sail-id">bits</span>(<span class="sail-literal">5</span>), <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VAESKF2_VI</span>(<span class="sail-id">vs2</span>, <span class="sail-id">rnd</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b1010101</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">rnd</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1110111</span>
  <span class="sail-keyword">when</span> <a href="./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkned</span>) <span class="sail-operator">&amp;</span> <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>() <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-operator">&amp;</span> <a href="./riscv_zvk_utils.html#L17"><span class="sail-id">zvk_check_encdec</span></a>(<span class="sail-literal">128</span>, <span class="sail-literal">4</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VAESKF2_VI</span>(<span class="sail-id">vs2</span>, <span class="sail-id">rnd</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">var</span> <span class="sail-id">rnd_val</span> : <span class="sail-id">bits</span>(<span class="sail-literal">4</span>) = <span class="sail-id">rnd</span>[<span class="sail-literal">3</span>..<span class="sail-literal">0</span>];

  <span class="sail-keyword">if</span> (<span class="sail-id">unsigned</span>(<span class="sail-id">rnd_val</span>) <span class="sail-operator">&lt;</span> <span class="sail-literal">2</span>) <span class="sail-operator">|</span> (<span class="sail-id">unsigned</span>(<span class="sail-id">rnd_val</span>) <span class="sail-operator">&gt;</span> <span class="sail-literal">14</span>)
  <span class="sail-keyword">then</span> <span class="sail-id">rnd_val</span>[<span class="sail-literal">3</span>] = <a href="./prelude.html#L23"><span class="sail-id">not_bit</span></a>(<span class="sail-id">rnd_val</span>[<span class="sail-literal">3</span>]);

  <span class="sail-keyword">var</span> <span class="sail-id">w</span> : <span class="sail-id">vector</span>(<span class="sail-literal">4</span>, <span class="sail-id">bits</span>(<span class="sail-literal">32</span>)) = <span class="sail-id">vector_init</span>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());

  <span class="sail-keyword">let</span> <span class="sail-id">eg_len</span>   = (<span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L953"><span class="sail-id">vl</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">4</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">eg_start</span> = (<span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L952"><span class="sail-id">vstart</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">4</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-id">eg_start</span> <span class="sail-id">to</span> (<span class="sail-id">eg_len</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">assert</span>(<span class="sail-id">i</span> <span class="sail-operator">*</span> <span class="sail-literal">4</span> <span class="sail-operator">+</span> <span class="sail-literal">3</span> <span class="sail-operator">&lt;</span> <span class="sail-id">num_elem</span>);

    <span class="sail-keyword">let</span> <span class="sail-id">current_round_key</span> = <a href="./riscv_insts_vext_utils.html#L209"><span class="sail-id">get_velem_quad_vec</span></a>(<span class="sail-id">vs2_val</span>, <span class="sail-id">i</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">round_key_b</span>       = <a href="./riscv_insts_vext_utils.html#L209"><span class="sail-id">get_velem_quad_vec</span></a>(<span class="sail-id">vd_val</span>, <span class="sail-id">i</span>);

    <span class="sail-id">w</span>[<span class="sail-literal">0</span>] = <span class="sail-keyword">if</span> (<span class="sail-id">rnd_val</span>[<span class="sail-literal">0</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span>)
           <span class="sail-keyword">then</span> <a href="./riscv_types_kext.html#L194"><span class="sail-id">aes_subword_fwd</span></a>(<span class="sail-id">current_round_key</span>[<span class="sail-literal">3</span>]) <span class="sail-operator">^</span> <span class="sail-id">round_key_b</span>[<span class="sail-literal">0</span>]
           <span class="sail-keyword">else</span> <a href="./riscv_types_kext.html#L194"><span class="sail-id">aes_subword_fwd</span></a>(<span class="sail-id">current_round_key</span>[<span class="sail-literal">3</span>] <span class="sail-operator">&gt;&gt;&gt;</span> <span class="sail-literal">8</span>) <span class="sail-operator">^</span>
                <a href="./riscv_types_kext.html#L86"><span class="sail-id">aes_decode_rcon</span></a>((<span class="sail-id">rnd_val</span> <span class="sail-operator">&gt;&gt;</span> <span class="sail-literal">1</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span>) <span class="sail-operator">^</span> <span class="sail-id">round_key_b</span>[<span class="sail-literal">0</span>];
    <span class="sail-id">w</span>[<span class="sail-literal">1</span>] = <span class="sail-id">w</span>[<span class="sail-literal">0</span>] <span class="sail-operator">^</span> <span class="sail-id">round_key_b</span>[<span class="sail-literal">1</span>];
    <span class="sail-id">w</span>[<span class="sail-literal">2</span>] = <span class="sail-id">w</span>[<span class="sail-literal">1</span>] <span class="sail-operator">^</span> <span class="sail-id">round_key_b</span>[<span class="sail-literal">2</span>];
    <span class="sail-id">w</span>[<span class="sail-literal">3</span>] = <span class="sail-id">w</span>[<span class="sail-literal">2</span>] <span class="sail-operator">^</span> <span class="sail-id">round_key_b</span>[<span class="sail-literal">3</span>];

    <a href="./riscv_insts_vext_utils.html#L213"><span class="sail-id">write_velem_quad_vec</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">SEW</span>, <span class="sail-id">w</span>, <span class="sail-id">i</span>)
  };

  <a href="./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VAESKF2_VI</span>(<span class="sail-id">vs2</span>, <span class="sail-id">rnd</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vaeskf2.vi"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">hex_bits_5</span>(<span class="sail-id">rnd</span>)

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VAESZ_VS</span> : (<span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VAESZ_VS</span>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b1010011</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-literal">0b00111</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1110111</span>
  <span class="sail-keyword">when</span> <a href="./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkned</span>) <span class="sail-operator">&amp;</span> <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>() <span class="sail-operator">==</span> <span class="sail-literal">32</span> <span class="sail-operator">&amp;</span> <a href="./riscv_zvk_utils.html#L17"><span class="sail-id">zvk_check_encdec</span></a>(<span class="sail-literal">128</span>, <span class="sail-literal">4</span>) <span class="sail-operator">&amp;</span> <a href="./riscv_zvk_utils.html#L10"><span class="sail-id">zvk_valid_reg_overlap</span></a>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>, <a href="./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>())

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VAESZ_VS</span>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">==</span> <span class="sail-literal">32</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">eg_len</span>   = (<span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L953"><span class="sail-id">vl</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">4</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">eg_start</span> = (<span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L952"><span class="sail-id">vstart</span></a>) <span class="sail-operator">/</span> <span class="sail-literal">4</span>);

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-id">eg_start</span> <span class="sail-id">to</span> (<span class="sail-id">eg_len</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">assert</span>(<span class="sail-id">i</span> <span class="sail-operator">*</span> <span class="sail-literal">4</span> <span class="sail-operator">+</span> <span class="sail-literal">3</span> <span class="sail-operator">&lt;</span> <span class="sail-id">num_elem</span>);

    <span class="sail-keyword">let</span> <span class="sail-id">state</span> = <a href="./riscv_insts_vext_utils.html#L185"><span class="sail-id">get_velem_quad</span></a>(<span class="sail-id">vd_val</span>, <span class="sail-id">i</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">rkey</span>  = <a href="./riscv_insts_vext_utils.html#L185"><span class="sail-id">get_velem_quad</span></a>(<span class="sail-id">vs2_val</span>, <span class="sail-literal">0</span>);
    <span class="sail-keyword">let</span> <span class="sail-id">ark</span>   = <span class="sail-id">state</span> <span class="sail-operator">^</span> <span class="sail-id">rkey</span>;

    <a href="./riscv_insts_vext_utils.html#L189"><span class="sail-id">write_velem_quad</span></a>(<span class="sail-id">vd</span>, <span class="sail-id">SEW</span>, <span class="sail-id">ark</span>, <span class="sail-id">i</span>)
  };

  <a href="./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VAESZ_VS</span>(<span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vaesz.vs"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>)
</pre>
</div>
</div>
</body>
</html>