{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7vx485tffg1157-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "sim_clk_gen_0": "",
      "SinGenerator_0": "",
      "enable_generator_0": ""
    },
    "components": {
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "design_1_sim_clk_gen_0_0"
      },
      "SinGenerator_0": {
        "vlnv": "xilinx.com:module_ref:SinGenerator:1.0",
        "xci_name": "design_1_SinGenerator_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SinGenerator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_sim_clk_gen_0_0_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "user_prop"
              }
            }
          },
          "SinValue_out": {
            "direction": "O",
            "left": "30",
            "right": "0"
          },
          "enable": {
            "direction": "I"
          }
        }
      },
      "enable_generator_0": {
        "vlnv": "xilinx.com:module_ref:enable_generator:1.0",
        "xci_name": "design_1_enable_generator_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "enable_generator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "SinGenerator_0/clk"
        ]
      },
      "sim_clk_gen_0_sync_rst": {
        "ports": [
          "sim_clk_gen_0/sync_rst",
          "SinGenerator_0/rst"
        ]
      },
      "enable_generator_0_enable": {
        "ports": [
          "enable_generator_0/enable",
          "SinGenerator_0/enable"
        ]
      }
    }
  }
}