/*
 * Spreadtrum SC9860 platform clocks
 *
 * Copyright (C) 2017, Spreadtrum Communications Inc.
 *
 * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 */

#ifndef _DT_BINDINGS_CLK_SC9860_H_
#define _DT_BINDINGS_CLK_SC9860_H_

#define	CLK_EXT_RCO_100M		0
#define	CLK_EXT_32K			1
#define	CLK_FAC_4M			2
#define	CLK_FAC_2M			3
#define	CLK_FAC_1M			4
#define	CLK_FAC_250K			5
#define	CLK_FAC_RPLL0_26M		6
#define	CLK_FAC_RPLL1_26M		7
#define	CLK_FAC_RCO25M			8
#define	CLK_FAC_RCO4M			9
#define	CLK_FAC_RCO2M			10
#define	CLK_FAC_3K2			11
#define	CLK_FAC_1K			12
#define	CLK_RPLL0_GATE			13
#define	CLK_RPLL1_GATE			14
#define	CLK_MPLL0_GATE			15
#define	CLK_MPLL1_GATE			16
#define	CLK_DPLL0_GATE			17
#define	CLK_DPLL1_GATE			18
#define	CLK_GPLL_GATE			19
#define	CLK_CPPLL_GATE			20
#define	CLK_LTEPLL0_GATE		21
#define	CLK_LTEPLL1_GATE		22
#define	CLK_TWPLL_GATE			23
#define	CLK_RPLL0			24
#define	CLK_RPLL1			25
#define	CLK_MPLL0			26
#define	CLK_MPLL1			27
#define	CLK_DPLL0			28
#define	CLK_DPLL1			29
#define	CLK_GPLL			30
#define	CLK_CPPLL			31
#define	CLK_LTEPLL0			32
#define	CLK_LTEPLL1			33
#define	CLK_TWPLL			34
#define	CLK_GPLL_42M5			35
#define	CLK_TWPLL_768M			36
#define	CLK_TWPLL_384M			37
#define	CLK_TWPLL_192M			38
#define	CLK_TWPLL_96M			39
#define	CLK_TWPLL_48M			40
#define	CLK_TWPLL_24M			41
#define	CLK_TWPLL_12M			42
#define	CLK_TWPLL_512M			43
#define	CLK_TWPLL_256M			44
#define	CLK_TWPLL_128M			45
#define	CLK_TWPLL_64M			46
#define	CLK_TWPLL_307M2			47
#define	CLK_TWPLL_153M6			48
#define	CLK_TWPLL_76M8			49
#define	CLK_TWPLL_51M2			50
#define	CLK_TWPLL_38M4			51
#define	CLK_TWPLL_19M2			52
#define	CLK_L0_614M4			53
#define	CLK_L0_409M6			54
#define	CLK_L0_38M			55
#define	CLK_L1_38M			56
#define	CLK_RPLL0_192M			57
#define	CLK_RPLL0_96M			58
#define	CLK_RPLL0_48M			59
#define	CLK_RPLL1_468M			60
#define	CLK_RPLL1_192M			61
#define	CLK_RPLL1_96M			62
#define	CLK_RPLL1_64M			63
#define	CLK_RPLL1_48M			64
#define	CLK_DPLL0_50M			65
#define	CLK_DPLL1_50M			66
#define	CLK_CPPLL_50M			67
#define	CLK_M0_39M			68
#define	CLK_M1_63M			69
#define	CLK_AON_APB			70
#define	CLK_AUX0			71
#define	CLK_AUX1			72
#define	CLK_AUX2			73
#define	CLK_PROBE			74
#define	CLK_SP_AHB			75
#define	CLK_CCI				76
#define	CLK_GIC				77
#define	CLK_CSSYS			78
#define	CLK_SDIO0_2X			79
#define	CLK_SDIO1_2X			80
#define	CLK_SDIO2_2X			81
#define	CLK_EMMC_2X			82
#define	CLK_UART0			83
#define	CLK_UART1			84
#define	CLK_UART2			85
#define	CLK_UART3			86
#define	CLK_UART4			87
#define	CLK_I2C0			88
#define	CLK_I2C1			89
#define	CLK_I2C2			90
#define	CLK_I2C3			91
#define	CLK_I2C4			92
#define	CLK_I2C5			93
#define	CLK_SPI0			94
#define	CLK_SPI1			95
#define	CLK_SPI2			96
#define	CLK_SPI3			97
#define	CLK_IIS0			98
#define	CLK_IIS1			99
#define	CLK_IIS2			100
#define	CLK_IIS3			101
#define	CLK_LIT_MCU			102
#define	CLK_BIG_MCU			103
#define	CLK_GPU				104
#define	CLK_VSP				105
#define	CLK_VSP_ENC			106
#define	CLK_DISPC0_DPI			107
#define	CLK_DISPC1_DPI			108
#define	CLK_SENSOR0			109
#define	CLK_SENSOR1			110
#define	CLK_SENSOR2			111
#define	CLK_SDIO0_1X			112
#define	CLK_SDIO1_1X			113
#define	CLK_SDIO2_1X			114
#define	CLK_EMMC_1X			115
#define	CLK_ADI				116
#define	CLK_PWM0			117
#define	CLK_PWM1			118
#define	CLK_PWM2			119
#define	CLK_PWM3			120
#define	CLK_EFUSE			121
#define	CLK_CM3_UART0			122
#define	CLK_CM3_UART1			123
#define	CLK_THM				124
#define	CLK_CM3_I2C0			125
#define	CLK_CM3_I2C1			126
#define	CLK_CM4_SPI			127
#define	CLK_AON_I2C			128
#define	CLK_AVS				129
#define	CLK_CA53_DAP			130
#define	CLK_CA53_TS			131
#define	CLK_DJTAG_TCK			132
#define	CLK_PMU				133
#define	CLK_PMU_26M			134
#define	CLK_DEBOUNCE			135
#define	CLK_OTG2_REF			136
#define	CLK_USB3_REF			137
#define	CLK_AP_AXI			138
#define	CLK_AP_APB			139
#define	CLK_AHB_VSP			140
#define	CLK_AHB_DISP			141
#define	CLK_AHB_CAM			142
#define	CLK_MIPI_CSI0_EB		143
#define	CLK_MIPI_CSI1_EB		144
#define	CLK_USB3_EB			145
#define	CLK_USB3_SUSPEND_EB		146
#define	CLK_USB3_REF_EB			147
#define	CLK_DMA_EB			148
#define	CLK_SDIO0_EB			149
#define	CLK_SDIO1_EB			150
#define	CLK_SDIO2_EB			151
#define	CLK_EMMC_EB			152
#define	CLK_ROM_EB			153
#define	CLK_BUSMON_EB			154
#define	CLK_CC63S_EB			155
#define	CLK_CC63P_EB			156
#define	CLK_CE0_EB			157
#define	CLK_CE1_EB			158
#define	CLK_AVS_LIT_EB			159
#define	CLK_AVS_BIG_EB			160
#define	CLK_AP_INTC5_EB			161
#define	CLK_GPIO_EB			162
#define	CLK_PWM0_EB			163
#define	CLK_PWM1_EB			164
#define	CLK_PWM2_EB			165
#define	CLK_PWM3_EB			166
#define	CLK_KPD_EB			167
#define	CLK_AON_SYS_EB			168
#define	CLK_AP_SYS_EB			169
#define	CLK_AON_TMR_EB			170
#define	CLK_AP_TMR0_EB			171
#define	CLK_EFUSE_EB			172
#define	CLK_EIC_EB			173
#define	CLK_PUB1_REG_EB			174
#define	CLK_ADI_EB			175
#define	CLK_AP_INTC0_EB			176
#define	CLK_AP_INTC1_EB			177
#define	CLK_AP_INTC2_EB			178
#define	CLK_AP_INTC3_EB			179
#define	CLK_AP_INTC4_EB			180
#define	CLK_SPLK_EB			181
#define	CLK_MSPI_EB			182
#define	CLK_PUB0_REG_EB			183
#define	CLK_PIN_EB			184
#define	CLK_AON_CKG_EB			185
#define	CLK_GPU_EB			186
#define	CLK_APCPU_TS0_EB		187
#define	CLK_APCPU_TS1_EB		188
#define	CLK_DAP_EB			189
#define	CLK_I2C_EB			190
#define	CLK_PMU_EB			191
#define	CLK_THM_EB			192
#define	CLK_AUX0_EB			193
#define	CLK_AUX1_EB			194
#define	CLK_AUX2_EB			195
#define	CLK_PROBE_EB			196
#define	CLK_GPU0_AVS_EB			197
#define	CLK_GPU1_AVS_EB			198
#define	CLK_APCPU_WDG_EB		199
#define	CLK_AP_TMR1_EB			200
#define	CLK_AP_TMR2_EB			201
#define	CLK_DISP_EMC_EB			202
#define	CLK_ZIP_EMC_EB			203
#define	CLK_GSP_EMC_EB			204
#define	CLK_OSC_AON_EB			205
#define	CLK_LVDS_TRX_EB			206
#define	CLK_LVDS_TCXO_EB		207
#define	CLK_MDAR_EB			208
#define	CLK_RTC4M0_CAL_EB		209
#define	CLK_RCT100M_CAL_EB		210
#define	CLK_DJTAG_EB			211
#define	CLK_MBOX_EB			212
#define	CLK_AON_DMA_EB			213
#define	CLK_DBG_EMC_EB			214
#define	CLK_LVDS_PLL_DIV_EN		215
#define	CLK_DEF_EB			216
#define	CLK_AON_APB_RSV0		217
#define	CLK_ORP_JTAG_EB			218
#define	CLK_VSP_EB			219
#define	CLK_CAM_EB			220
#define	CLK_DISP_EB			221
#define	CLK_DBG_AXI_IF_EB		222
#define	CLK_SDIO0_2X_EN			223
#define	CLK_SDIO1_2X_EN			224
#define	CLK_SDIO2_2X_EN			225
#define	CLK_EMMC_2X_EN			226
#define	CLK_AGCP_IIS0_EB		227
#define	CLK_AGCP_IIS1_EB		228
#define	CLK_AGCP_IIS2_EB		229
#define	CLK_AGCP_IIS3_EB		230
#define	CLK_AGCP_UART_EB		231
#define	CLK_AGCP_DMACP_EB		232
#define	CLK_AGCP_DMAAP_EB		233
#define	CLK_AGCP_ARC48K_EB		234
#define	CLK_AGCP_SRC44P1K_EB		235
#define	CLK_AGCP_MCDT_EB		236
#define	CLK_AGCP_VBCIFD_EB		237
#define	CLK_AGCP_VBC_EB			238
#define	CLK_AGCP_SPINLOCK_EB		239
#define	CLK_AGCP_ICU_EB			240
#define	CLK_AGCP_AP_ASHB_EB		241
#define	CLK_AGCP_CP_ASHB_EB		242
#define	CLK_AGCP_AUD_EB			243
#define	CLK_AGCP_AUDIF_EB		244
#define	CLK_VSP_DEC_EB			245
#define	CLK_VSP_CKG_EB			246
#define	CLK_VSP_MMU_EB			247
#define	CLK_VSP_ENC_EB			248
#define	CLK_VPP_EB			249
#define	CLK_VSP_26M_EB			250
#define	CLK_VSP_AXI_GATE		251
#define	CLK_VSP_ENC_GATE		252
#define	CLK_VPP_AXI_GATE		253
#define	CLK_VSP_BM_GATE			254
#define	CLK_VSP_ENC_BM_GATE		255
#define	CLK_VPP_BM_GATE			256
#define	CLK_DCAM0_EB			257
#define	CLK_DCAM1_EB			258
#define	CLK_ISP0_EB			259
#define	CLK_CSI0_EB			260
#define	CLK_CSI1_EB			261
#define	CLK_JPG0_EB			262
#define	CLK_JPG1_EB			263
#define	CLK_CAM_CKG_EB			264
#define	CLK_CAM_MMU_EB			265
#define	CLK_ISP1_EB			266
#define	CLK_CPP_EB			267
#define	CLK_MMU_PF_EB			268
#define	CLK_ISP2_EB			269
#define	CLK_DCAM2ISP_IF_EB		270
#define	CLK_ISP2DCAM_IF_EB		271
#define	CLK_ISP_LCLK_EB			272
#define	CLK_ISP_ICLK_EB			273
#define	CLK_ISP_MCLK_EB			274
#define	CLK_ISP_PCLK_EB			275
#define	CLK_ISP_ISP2DCAM_EB		276
#define	CLK_DCAM0_IF_EB			277
#define	CLK_CLK26M_IF_EB		278
#define	CLK_CPHY0_GATE			279
#define	CLK_MIPI_CSI0_GATE		280
#define	CLK_CPHY1_GATE			281
#define	CLK_MIPI_CSI1			282
#define	CLK_DCAM0_AXI_GATE		283
#define	CLK_DCAM1_AXI_GATE		284
#define	CLK_SENSOR0_GATE		285
#define	CLK_SENSOR1_GATE		286
#define	CLK_JPG0_AXI_GATE		287
#define	CLK_GPG1_AXI_GATE		288
#define	CLK_ISP0_AXI_GATE		289
#define	CLK_ISP1_AXI_GATE		290
#define	CLK_ISP2_AXI_GATE		291
#define	CLK_CPP_AXI_GATE		292
#define	CLK_D0_IF_AXI_GATE		293
#define	CLK_D2I_IF_AXI_GATE		294
#define	CLK_I2D_IF_AXI_GATE		295
#define	CLK_SPARE_AXI_GATE		296
#define	CLK_SENSOR2_GATE		297
#define	CLK_D0IF_IN_D_EN		298
#define	CLK_D1IF_IN_D_EN		299
#define	CLK_D0IF_IN_D2I_EN		300
#define	CLK_D1IF_IN_D2I_EN		301
#define	CLK_IA_IN_D2I_EN		302
#define	CLK_IB_IN_D2I_EN		303
#define	CLK_IC_IN_D2I_EN		304
#define	CLK_IA_IN_I_EN			305
#define	CLK_IB_IN_I_EN			306
#define	CLK_IC_IN_I_EN			307
#define	CLK_DISPC0_EB			308
#define	CLK_DISPC1_EB			309
#define	CLK_DISPC_MMU_EB		310
#define	CLK_GSP0_EB			311
#define	CLK_GSP1_EB			312
#define	CLK_GSP0_MMU_EB			313
#define	CLK_GSP1_MMU_EB			314
#define	CLK_DSI0_EB			315
#define	CLK_DSI1_EB			316
#define	CLK_DISP_CKG_EB			317
#define	CLK_DISP_GPU_EB			318
#define	CLK_GPU_MTX_EB			319
#define	CLK_GSP_MTX_EB			320
#define	CLK_TMC_MTX_EB			321
#define	CLK_DISPC_MTX_EB		322
#define	CLK_DPHY0_GATE			323
#define	CLK_DPHY1_GATE			324
#define	CLK_GSP0_A_GATE			325
#define	CLK_GSP1_A_GATE			326
#define	CLK_GSP0_F_GATE			327
#define	CLK_GSP1_F_GATE			328
#define	CLK_D_MTX_F_GATE		329
#define	CLK_D_MTX_A_GATE		330
#define	CLK_D_NOC_F_GATE		331
#define	CLK_D_NOC_A_GATE		332
#define	CLK_GSP_MTX_F_GATE		333
#define	CLK_GSP_MTX_A_GATE		334
#define	CLK_GSP_NOC_F_GATE		335
#define	CLK_GSP_NOC_A_GATE		336
#define	CLK_DISPM0IDLE_GATE		337
#define	CLK_GSPM0IDLE_GATE		338
#define	CLK_SIM0_EB			339
#define	CLK_IIS0_EB			340
#define	CLK_IIS1_EB			341
#define	CLK_IIS2_EB			342
#define	CLK_IIS3_EB			343
#define	CLK_SPI0_EB			344
#define	CLK_SPI1_EB			345
#define	CLK_SPI2_EB			346
#define	CLK_I2C0_EB			347
#define	CLK_I2C1_EB			348
#define	CLK_I2C2_EB			349
#define	CLK_I2C3_EB			350
#define	CLK_I2C4_EB			351
#define	CLK_I2C5_EB			352
#define	CLK_UART0_EB			353
#define	CLK_UART1_EB			354
#define	CLK_UART2_EB			355
#define	CLK_UART3_EB			356
#define	CLK_UART4_EB			357
#define	CLK_AP_CKG_EB			358
#define	CLK_SPI3_EB			359

#define	CLK_NUMBER_SC9860		(CLK_SPI3_EB + 1)

#endif /* _DT_BINDINGS_CLK_SC9860_H_ */
