# INI file
# This file will contain QCA5332 specific internal INI configurations

# Datapath Configuration Parameters

dp_rx_flow_tag_enable=1
dp_rx_flow_search_table_size=2048
dp_htt_packet_type=2
dp_int_batch_threshold_other=1
dp_int_batch_threshold_rx=64
dp_int_batch_threshold_tx=64
dp_int_timer_threshold_other=256
dp_int_timer_threshold_rx=200
dp_int_timer_threshold_tx=200
dp_max_alloc_size=0x80000
dp_max_clients=64
dp_max_peer_id=64
dp_reo_dest_rings=4
dp_tx_comp_rings=4
dp_tcl_data_rings=4
dp_nss_reo_dest_rings=1
dp_nss_tcl_data_rings=1
dp_tx_desc=0x8000
dp_tx_ext_desc=0x2000
dp_pdev_rx_ring=0
dp_pdev_tx_ring=0
dp_rx_defrag_timeout=100
dp_tx_compl_ring_size=0x8000
dp_tx_ring_size=512
dp_nss_comp_ring_size=0x8000
dp_pdev_lmac_ring=1
dp_tx_num_pools=3
dp_base_hw_macid=1
dp_poll_mode_enable=0
LROEnable=0
dp_rx_hash=1
TSOEnable=1
dp_napi_enabled=1
dp_tcp_udp_checksumoffload=1
dp_defrag_timeout_check=1
dp_nss_cfg=0
dp_wbm_release_ring=64
dp_tcl_cmd_ring=32
dp_tcl_status_ring=32
dp_reo_reinject_ring=32
dp_rx_release_ring=16384
dp_reo_exception_ring=128
dp_reo_dst_ring=8192
dp_reo_status_ring=1024
dp_rxdma_buf_ring=1024
dp_rxdma_refill_ring=8192
dp_rxdma_monitor_buf_ring=8192
dp_rxdma_monitor_dst_ring=8192
dp_tx_monitor_buf_ring=8192
dp_tx_monitor_dst_ring=8192
dp_rxdma_monitor_status_ring=2048
dp_rxdma_monitor_desc_ring=8192
dp_rxdma_err_dst_ring=4096
dp_sg_support=1
dp_offload_tx_csum_support=1
dp_rawmode_support=1
dp_rx_sw_desc_num=16384
dp_disable_rx_buf_low_threshold=1
dp_rx_mon_wq_threshold=128
dp_rx_mon_wq_depth=16

mpdu_density=0
multiq_support_enabled=1
delay_stavap_connection=10
nac_max_bssid=8
nac_max_client=24
aggr_burst_support=1
msdu_ttl_support=1
ppdu_duration_support=1
wds_support=1
no_bfee_limit=1
he_target=1
dp_tx_allow_per_pkt_vdev_id_check=0
dynamic_hw_mode=0
full_mon_mode=1
dp_reo_rings_map=0x7
dp_mlo_reo_rings_map=0x7
delay_mon_replenish=0
vdev_stats_hw_offload_config=1
vdev_stats_hw_offload_timer=1000
host_ast_db_enable=1
cfr_disable=0x7
enable_responder_secure_ltf_support=1
enable_responder_11az_support=1
# Control path Configuration Parameters

dp_chip0_rx_ring_map=0x1
dp_chip1_rx_ring_map=0xC
dp_chip2_rx_ring_map=0x2

num_vdevs=16
num_peers=512
num_monitor_vaps=1
num_qwrap_vdevs=30
num_qwrap_peers=28
ppe_vp_core_mask=7

[2G]
num_vdevs=16
num_peers=512
num_monitor_vaps=1
num_qwrap_vdevs=30
num_qwrap_peers=28
ppe_vp_core_mask=3

[5G]
num_vdevs=16
num_peers=512
num_monitor_vaps=1
num_qwrap_vdevs=30
num_qwrap_peers=28
ppe_vp_core_mask=4

[5GL]
num_vdevs=16
num_peers=512
num_monitor_vaps=1
num_qwrap_vdevs=30
num_qwrap_peers=28
ppe_vp_core_mask=4

[5GH]
num_vdevs=16
num_peers=512
num_monitor_vaps=1
num_qwrap_vdevs=30
num_qwrap_peers=28
ppe_vp_core_mask=4

[6G]
num_vdevs=16
num_peers=512
num_monitor_vaps=1
num_qwrap_vdevs=30
num_qwrap_peers=28
ppe_vp_core_mask=3

[6GL]
num_vdevs=16
num_peers=512
num_monitor_vaps=1
num_qwrap_vdevs=30
num_qwrap_peers=28
ppe_vp_core_mask=3

[6GH]
num_vdevs=16
num_peers=512
num_monitor_vaps=1
num_qwrap_vdevs=30
num_qwrap_peers=28
ppe_vp_core_mask=3

[5GL]
ppe_vp_core_mask=4

[5GH]
ppe_vp_core_mask=4

[256M]
dp_tx_desc=0x2000
# dp_tx_desc_pool_3 is introduced to allocate less desc for 3rd Tx Pool to
# optimise some memory.
# dp_tx_desc_pool_3 value should be always less or equal to dp_tx_desc.
dp_tx_desc_pool_3=0x800
dp_tx_desc_limit_0=0x4000
dp_rxdma_refill_ring=2048
dp_rxdma_monitor_buf_ring=512
dp_rxdma_monitor_dst_ring=512
dp_tx_monitor_buf_ring=0
dp_tx_monitor_dst_ring=0
dp_rxdma_monitor_desc_ring=0
dp_rxdma_monitor_status_ring=0
full_mon_mode=0
dp_nss_comp_ring_size=0x2000
dp_tx_compl_ring_size=0x2000
dp_tx_ext_desc=0x1000
dp_rx_release_ring=4096
dp_tx_ext_desc_pool=0
dp_rx_sw_desc_num=4096
dp_reo_dst_ring=2048
dp_max_clients=56
dp_rx_flow_tag_enable=1
dp_rx_flow_search_table_size=2048
ppe_ds_enable=0
dp_reo2ppe_ring=2048
dp_ppe2tcl_ring=2048
dp_ppeds_tx_desc_hotlist_len=256
dp_ppeds_tx_desc=0x2000
dp_rx_mon_wq_threshold=8
dp_rx_mon_wq_depth=2

[2G-256M]
num_vdevs=9
num_peers=128
num_monitor_vaps=0

[5G-256M]
num_vdevs=9
num_peers=128
num_monitor_vaps=0

[5GL-256M]
num_vdevs=9
num_peers=128
num_monitor_vaps=0

[5GH-256M]
num_vdevs=9
num_peers=128
num_monitor_vaps=0

[6G-256M]
num_vdevs=9
num_peers=128
num_monitor_vaps=0

[6GL-256M]
num_vdevs=9
num_peers=128
num_monitor_vaps=0

[6GH-256M]
num_vdevs=9
num_peers=128
num_monitor_vaps=0

[512M]
dp_tx_desc=0x2000
dp_tx_desc_limit_0=0x4000
dp_rxdma_refill_ring=4096
dp_rx_sw_desc_num=4096
dp_rx_release_ring=4096
dp_reo_dst_ring=2048
dp_tx_compl_ring_size=0x2000
dp_tx_ext_desc=0x1000
dp_reo2ppe_ring=2048
dp_ppe2tcl_ring=2048

[512M-P]
dp_rxdma_monitor_buf_ring=8192
dp_rxdma_monitor_dst_ring=8192
dp_tx_monitor_buf_ring=8192
dp_tx_monitor_dst_ring=8192
dp_rxdma_monitor_status_ring=2048
dp_rxdma_monitor_desc_ring=8192

[2G-512M-P]
num_vdevs=9
num_peers=128
num_monitor_vaps=0

[5G-512M-P]
num_vdevs=9
num_peers=128
num_monitor_vaps=0

[5GL-512M-P]
num_vdevs=9
num_peers=128
num_monitor_vaps=0

[5GH-512M-P]
num_vdevs=9
num_peers=128
num_monitor_vaps=0

[6G-512M-P]
num_vdevs=9
num_peers=128
num_monitor_vaps=0

[6GL-512M-P]
num_vdevs=9
num_peers=128
num_monitor_vaps=0

[6GH-512M-P]
num_vdevs=9
num_peers=128
num_monitor_vaps=0

[2G-512M-E]
num_vdevs=8
num_peers=128
num_monitor_vaps=1

[5G-512M-E]
num_vdevs=8
num_peers=128
num_monitor_vaps=1

[5GL-512M-E]
num_vdevs=8
num_peers=128
num_monitor_vaps=1

[5GH-512M-E]
num_vdevs=8
num_peers=128
num_monitor_vaps=1

[6G-512M-E]
num_vdevs=8
num_peers=128
num_monitor_vaps=1

[5GL-512M-E]
num_vdevs=8
num_peers=128
num_monitor_vaps=1

[5GH-512M-E]
num_vdevs=8
num_peers=128
num_monitor_vaps=1

[DP_MON_2CHAIN]
dp_rxdma_monitor_buf_ring=8192
dp_rxdma_monitor_dst_ring=8192
dp_tx_monitor_buf_ring=8192
dp_tx_monitor_dst_ring=8192
dp_rxdma_monitor_status_ring=2048
dp_rxdma_monitor_desc_ring=8192

[512M_OR_DP_MON_4CHAIN]
dp_rxdma_monitor_buf_ring=8192
dp_rxdma_monitor_dst_ring=8192
dp_tx_monitor_buf_ring=8192
dp_tx_monitor_dst_ring=8192
dp_rxdma_monitor_status_ring=2048
dp_rxdma_monitor_desc_ring=8192

[1G-2G]
num_vdevs=9
num_peers=128

[1G-5G]
num_vdevs=9
num_peers=128

[1G-6G]
num_vdevs=9
num_peers=128

[1G-TX-DESC]
dp_tx_desc=0x2000
dp_tx_desc_limit_0=8192

[SINGLE_PHY_2G]
dp_reo_rings_map=0x3

[SINGLE_PHY_5G]
dp_reo_rings_map=0x4

[SINGLE_PHY_6G]
dp_reo_rings_map=0x3

[SPLIT_PHY_2G_5G_LOW]
dp_reo_rings_map=0x4

[SPLIT_PHY_6G_5G_HIGH]
dp_reo_rings_map=0x3
