// Seed: 2069366809
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_4;
  wire [1 : 1 'b0] id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_9,
      id_10,
      id_10,
      id_7
  );
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output logic [7:0] id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8[1] = -1 * 1;
endmodule
