OPT_DESIGN_PATH=C:/FPGAprojects/flipflops/reset_sinc/work/@_opt
