
*** Running vivado
    with args -log tb_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec  4 09:15:19 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source tb_top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 646.566 ; gain = 197.738
Command: synth_design -top tb_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20220
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1539.934 ; gain = 451.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_top' [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram_tb.v:3]
INFO: [Synth 8-251] ============================= [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram_tb.v:36]
INFO: [Synth 8-251] Test Begin [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram_tb.v:37]
INFO: [Synth 8-251] TEST END [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram_tb.v:95]
WARNING: [Synth 8-11581] system task call 'finish' not supported [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram_tb.v:96]
INFO: [Synth 8-6157] synthesizing module 'ram_top' [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/block_ram_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'block_ram' [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/SynchronousRAM/SynchronousRAM.runs/synth_1/.Xil/Vivado-41832-nightt_insider/realtime/block_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'block_ram' (0#1) [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/SynchronousRAM/SynchronousRAM.runs/synth_1/.Xil/Vivado-41832-nightt_insider/realtime/block_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_top' (0#1) [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/block_ram_top.v:1]
WARNING: [Synth 8-85] always block has no event control specified [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram_tb.v:26]
INFO: [Synth 8-6155] done synthesizing module 'tb_top' (0#1) [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram_tb.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1652.922 ; gain = 564.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1652.922 ; gain = 564.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1652.922 ; gain = 564.742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1652.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/SynchronousRAM/SynchronousRAM.gen/sources_1/ip/block_ram/block_ram/block_ram_in_context.xdc] for cell 'u_ram_top/block_ram'
Finished Parsing XDC File [e:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/SynchronousRAM/SynchronousRAM.gen/sources_1/ip/block_ram/block_ram/block_ram_in_context.xdc] for cell 'u_ram_top/block_ram'
Parsing XDC File [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram.xdc:2]
WARNING: [Vivado 12-646] clock 'clk' not found. [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram.xdc:3]
WARNING: [Vivado 12-646] clock 'clk' not found. [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram.xdc:4]
Finished Parsing XDC File [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/tb_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tb_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tb_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1652.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1652.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1652.922 ; gain = 564.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1652.922 ; gain = 564.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_ram_top/block_ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1652.922 ; gain = 564.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1652.922 ; gain = 564.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.922 ; gain = 564.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1652.922 ; gain = 564.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1652.922 ; gain = 564.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1652.922 ; gain = 564.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1661.039 ; gain = 572.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1661.039 ; gain = 572.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1661.039 ; gain = 572.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1661.039 ; gain = 572.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1661.039 ; gain = 572.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1661.039 ; gain = 572.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |block_ram     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |block_ram |     1|
|2     |LUT1      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1661.039 ; gain = 572.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1661.039 ; gain = 572.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1661.039 ; gain = 572.859
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1670.176 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1673.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a9f6ef0b
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1673.828 ; gain = 1012.605
INFO: [Common 17-1381] The checkpoint 'E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/SynchronousRAM/SynchronousRAM.runs/synth_1/tb_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file tb_top_utilization_synth.rpt -pb tb_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 09:16:14 2024...
