// Seed: 3799490987
module module_0;
  logic [7:0][-1 : 1] id_1;
  assign id_1[-1'b0] = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [1 : -1] id_9;
endmodule
module module_2 (
    output wire id_0,
    input wor id_1,
    input wire id_2,
    input tri0 id_3,
    input wire id_4,
    input tri0 id_5,
    output tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    input supply0 id_9
);
  wand id_11 = -1;
  module_0 modCall_1 ();
endmodule
