#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May 28 22:03:10 2022
# Process ID: 17896
# Current directory: C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12104 C:\Users\DELL\Desktop\test\MTM_SDUP_project\BETSS\hdmi_inout.xpr
# Log file: C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/vivado.log
# Journal file: C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/DELL/Desktop/repoBETSS/MTM_SDUP_project/BETSS' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.ip_user_files'; using path 'C:/Users/DELL/Desktop/repoBETSS/MTM_SDUP_project/BETSS/hdmi_inout.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/DELL/Desktop/vivado_ip_blocks/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 923.520 ; gain = 285.066
open_bd_design {C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd}
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_rtl(rst) and /dvi2rgb_0/aRst(undef)
Successfully read diagram <hdmi_inout_bd> from BD file <C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1112.793 ; gain = 79.422
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {3 680 -180} [get_bd_cells processing_system7_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property location {1 122 342} [get_bd_cells v_axi4s_vid_out_0]
set_property location {1 151 121} [get_bd_cells clk_wiz_0]
set_property location {2 413 88} [get_bd_cells dvi2rgb_0]
set_property location {3 970 -353} [get_bd_cells processing_system7_0]
set_property location {2 516 -253} [get_bd_cells axi_vdma_0]
set_property location {3 961 -113} [get_bd_cells v_axi4s_vid_out_0]
delete_bd_objs [get_bd_intf_nets dvi2rgb_0_RGB]
delete_bd_objs [get_bd_intf_nets dvi2rgb_0_DDC]
delete_bd_objs [get_bd_nets dvi2rgb_0_PixelClk]
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_intf_nets hdmi_rx_1] [get_bd_cells dvi2rgb_0]
delete_bd_objs [get_bd_cells axi_vdma_0]
delete_bd_objs [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_cells v_axi4s_vid_out_0]
delete_bd_objs [get_bd_intf_nets rgb2dvi_0_TMDS] [get_bd_nets reset_rtl_1] [get_bd_cells rgb2dvi_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.ip_user_files/vivado-library [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.ip_user_files/vivado-library'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1306.344 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:2.0 dvi2rgb_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
set_property location {1 171 165} [get_bd_cells axi_interconnect_1]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {1 171 165} [get_bd_cells axi_interconnect_1]'
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {2 275 118} [get_bd_cells dvi2rgb_0]
connect_bd_intf_net [get_bd_intf_ports hdmi_rx] [get_bd_intf_pins dvi2rgb_0/TMDS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:4.0 v_vid_in_axi4s_0
endgroup
set_property location {1 174 96} [get_bd_cells dvi2rgb_0]
set_property location {2 407 98} [get_bd_cells v_vid_in_axi4s_0]
set_property location {1.5 170 87} [get_bd_cells dvi2rgb_0]
connect_bd_intf_net [get_bd_intf_pins dvi2rgb_0/RGB] [get_bd_intf_pins v_vid_in_axi4s_0/vid_io_in]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_0/clk_in1'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property location {6 1451 163} [get_bd_cells v_axi4s_vid_out_0]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/video_in] [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
endgroup
set_property location {6.5 1853 111} [get_bd_cells rgb2dvi_0]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out] [get_bd_intf_pins rgb2dvi_0/RGB]
delete_bd_objs [get_bd_intf_ports hdmi_tx]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:hdmi_rtl:1.0 hdmi_tx
connect_bd_intf_net [get_bd_intf_ports hdmi_in_ddc] [get_bd_intf_pins dvi2rgb_0/DDC]
delete_bd_objs [get_bd_intf_ports hdmi_tx]
startgroup
create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:tmds_rtl:1.0 hdmi_tx
connect_bd_intf_net [get_bd_intf_pins rgb2dvi_0/TMDS] [get_bd_intf_ports hdmi_tx]
endgroup
set_property location {5 1597 -168} [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {143.688} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
startgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
set_property location {3 893 -368} [get_bd_cells axi_interconnect_1]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {1}] [get_bd_cells processing_system7_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
set_property location {3 840 -624} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]
delete_bd_objs [get_bd_ports reset_rtl]
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins rgb2dvi_0/PixelClk]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_2
endgroup
set_property location {1 242 282} [get_bd_cells axi_interconnect_2]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] -boundary_type upper [get_bd_intf_pins axi_interconnect_2/S00_AXI]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_interconnect_2/ACLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
set_property location {1 118 516} [get_bd_cells proc_sys_reset_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
regenerate_bd_layout
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_2/M00_AXI] [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_interconnect_2/S00_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_interconnect_2/M00_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_interconnect_2/M01_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {124.615} CONFIG.CLKOUT2_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
startgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins axi_interconnect_1/ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins v_axi4s_vid_out_0/aclk]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins clk_wiz_0/clk_out2]
regenerate_bd_layout
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_1/ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_2/ARESETN]
regenerate_bd_layout
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_1/S00_ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_2/S00_ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_2/M00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_2/M01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_vdma_0/axi_resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
regenerate_bd_layout
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in]
regenerate_bd_layout
connect_bd_net [get_bd_pins proc_sys_reset_0/dcm_locked] [get_bd_pins clk_wiz_0/locked]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.512 ; gain = 39.246
regenerate_bd_layout
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/locked] [get_bd_pins rgb2dvi_0/aRst]
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/locked(undef) and /rgb2dvi_0/aRst(rst)
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_locked]
connect_bd_net [get_bd_pins dvi2rgb_0/RefClk] [get_bd_pins clk_wiz_0/clk_out2]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_vdma_0/m_axi_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk]
INFO: [BD 5-455] Automation on '/v_vid_in_axi4s_0/aclk' will not be run, since it is obsolete due to previously run automations
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_vid_in_axi4s_0]
endgroup
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_clk]
startgroup
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1} CONFIG.C_VTG_MASTER_SLAVE {0}] [get_bd_cells v_axi4s_vid_out_0]
endgroup
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins dvi2rgb_0/PixelClk]
save_bd_design
Wrote  : <C:\Users\DELL\Desktop\test\MTM_SDUP_project\BETSS\hdmi_inout.srcs\sources_1\bd\hdmi_inout_bd\hdmi_inout_bd.bd> 
Wrote  : <C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/ui/bd_5df05ddf.ui> 
make_wrapper -files [get_files C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd] -top
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_0/S00_ACLK' (interface '/axi_interconnect_0/S00_AXI') and '/axi_vdma_0/m_axi_mm2s_aclk' (interface '/axi_vdma_0/M_AXI_MM2S') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_1/S00_ACLK' (interface '/axi_interconnect_1/S00_AXI') and '/axi_vdma_0/m_axi_s2mm_aclk' (interface '/axi_vdma_0/M_AXI_S2MM') must be connected to the same source 
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(100000000) and /axi_vdma_0/M_AXI_MM2S(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXI_MM2S(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(100000000) and /axi_vdma_0/M_AXI_S2MM(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXI_S2MM(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /v_axi4s_vid_out_0/video_in(100000000) and /axi_vdma_0/M_AXIS_MM2S(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /v_axi4s_vid_out_0/video_in(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXIS_MM2S(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /dvi2rgb_0/RefClk(200000000) and /clk_wiz_0/clk_out2(100000000)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd 
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1665.215 ; gain = 14.262
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
make_wrapper -files [get_files C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd] -top
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_0/S00_ACLK' (interface '/axi_interconnect_0/S00_AXI') and '/axi_vdma_0/m_axi_mm2s_aclk' (interface '/axi_vdma_0/M_AXI_MM2S') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_1/S00_ACLK' (interface '/axi_interconnect_1/S00_AXI') and '/axi_vdma_0/m_axi_s2mm_aclk' (interface '/axi_vdma_0/M_AXI_S2MM') must be connected to the same source 
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(100000000) and /axi_vdma_0/M_AXI_MM2S(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXI_MM2S(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(100000000) and /axi_vdma_0/M_AXI_S2MM(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXI_S2MM(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /v_axi4s_vid_out_0/video_in(100000000) and /axi_vdma_0/M_AXIS_MM2S(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /v_axi4s_vid_out_0/video_in(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXIS_MM2S(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /dvi2rgb_0/RefClk(200000000) and /clk_wiz_0/clk_out2(100000000)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_vdma_0]
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {24} CONFIG.c_mm2s_linebuffer_depth {1024} CONFIG.c_s2mm_linebuffer_depth {1024}] [get_bd_cells axi_vdma_0]
endgroup
save_bd_design
Wrote  : <C:\Users\DELL\Desktop\test\MTM_SDUP_project\BETSS\hdmi_inout.srcs\sources_1\bd\hdmi_inout_bd\hdmi_inout_bd.bd> 
make_wrapper -files [get_files C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd] -top
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_0/S00_ACLK' (interface '/axi_interconnect_0/S00_AXI') and '/axi_vdma_0/m_axi_mm2s_aclk' (interface '/axi_vdma_0/M_AXI_MM2S') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_1/S00_ACLK' (interface '/axi_interconnect_1/S00_AXI') and '/axi_vdma_0/m_axi_s2mm_aclk' (interface '/axi_vdma_0/M_AXI_S2MM') must be connected to the same source 
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(100000000) and /axi_vdma_0/M_AXI_MM2S(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXI_MM2S(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(100000000) and /axi_vdma_0/M_AXI_S2MM(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXI_S2MM(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /v_axi4s_vid_out_0/video_in(100000000) and /axi_vdma_0/M_AXIS_MM2S(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /v_axi4s_vid_out_0/video_in(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXIS_MM2S(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /dvi2rgb_0/RefClk(200000000) and /clk_wiz_0/clk_out2(100000000)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.CLKOUT2_JITTER {109.241}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <C:\Users\DELL\Desktop\test\MTM_SDUP_project\BETSS\hdmi_inout.srcs\sources_1\bd\hdmi_inout_bd\hdmi_inout_bd.bd> 
make_wrapper -files [get_files C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd] -top
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_0/S00_ACLK' (interface '/axi_interconnect_0/S00_AXI') and '/axi_vdma_0/m_axi_mm2s_aclk' (interface '/axi_vdma_0/M_AXI_MM2S') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_1/S00_ACLK' (interface '/axi_interconnect_1/S00_AXI') and '/axi_vdma_0/m_axi_s2mm_aclk' (interface '/axi_vdma_0/M_AXI_S2MM') must be connected to the same source 
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(200000000) and /axi_vdma_0/M_AXI_MM2S(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXI_MM2S(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(200000000) and /axi_vdma_0/M_AXI_S2MM(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXI_S2MM(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /v_axi4s_vid_out_0/video_in(200000000) and /axi_vdma_0/M_AXIS_MM2S(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /v_axi4s_vid_out_0/video_in(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXIS_MM2S(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd 
make_wrapper: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1775.371 ; gain = 0.000
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2]
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
Wrote  : <C:\Users\DELL\Desktop\test\MTM_SDUP_project\BETSS\hdmi_inout.srcs\sources_1\bd\hdmi_inout_bd\hdmi_inout_bd.bd> 
Wrote  : <C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/ui/bd_5df05ddf.ui> 
make_wrapper -files [get_files C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/dvi2rgb_0/RefClk
/processing_system7_0/S_AXI_HP0_ACLK
/processing_system7_0/S_AXI_HP1_ACLK
/v_axi4s_vid_out_0/aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins dvi2rgb_0/RefClk]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
Wrote  : <C:\Users\DELL\Desktop\test\MTM_SDUP_project\BETSS\hdmi_inout.srcs\sources_1\bd\hdmi_inout_bd\hdmi_inout_bd.bd> 
Wrote  : <C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/ui/bd_5df05ddf.ui> 
make_wrapper -files [get_files C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd] -top
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_0/S00_ACLK' (interface '/axi_interconnect_0/S00_AXI') and '/axi_vdma_0/m_axi_mm2s_aclk' (interface '/axi_vdma_0/M_AXI_MM2S') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_1/S00_ACLK' (interface '/axi_interconnect_1/S00_AXI') and '/axi_vdma_0/m_axi_s2mm_aclk' (interface '/axi_vdma_0/M_AXI_S2MM') must be connected to the same source 
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXI_MM2S(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXI_S2MM(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /v_axi4s_vid_out_0/video_in(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXIS_MM2S(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd 
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.688 ; gain = 14.262
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]'
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins v_axi4s_vid_out_0/aclk]
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins v_axi4s_vid_out_0/aclk]'
redo
INFO: [Common 17-16] redo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins v_axi4s_vid_out_0/aclk]'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins v_axi4s_vid_out_0/aclk]'
redo
INFO: [Common 17-16] redo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins v_axi4s_vid_out_0/aclk]'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins v_axi4s_vid_out_0/aclk]'
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins v_axi4s_vid_out_0/aclk]
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins v_axi4s_vid_out_0/aclk]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK] [get_bd_pins clk_wiz_0/clk_out1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins clk_wiz_0/clk_out1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins dvi2rgb_0/RefClk]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins clk_wiz_0/clk_out1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins clk_wiz_0/clk_out1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins clk_wiz_0/clk_out1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins clk_wiz_0/clk_out1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins clk_wiz_0/clk_out1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins clk_wiz_0/clk_out1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2]'
save_bd_design
Wrote  : <C:\Users\DELL\Desktop\test\MTM_SDUP_project\BETSS\hdmi_inout.srcs\sources_1\bd\hdmi_inout_bd\hdmi_inout_bd.bd> 
Wrote  : <C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/ui/bd_5df05ddf.ui> 
make_wrapper -files [get_files C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd] -top
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_0/S00_ACLK' (interface '/axi_interconnect_0/S00_AXI') and '/axi_vdma_0/m_axi_mm2s_aclk' (interface '/axi_vdma_0/M_AXI_MM2S') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_1/S00_ACLK' (interface '/axi_interconnect_1/S00_AXI') and '/axi_vdma_0/m_axi_s2mm_aclk' (interface '/axi_vdma_0/M_AXI_S2MM') must be connected to the same source 
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(200000000) and /axi_vdma_0/M_AXI_MM2S(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXI_MM2S(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(200000000) and /axi_vdma_0/M_AXI_S2MM(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXI_S2MM(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /v_axi4s_vid_out_0/video_in(200000000) and /axi_vdma_0/M_AXIS_MM2S(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /v_axi4s_vid_out_0/video_in(/clk_wiz_0_clk_out1) and /axi_vdma_0/M_AXIS_MM2S(hdmi_inout_bd_processing_system7_0_1_FCLK_CLK0)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.CLKOUT2_JITTER {109.241}] [get_bd_cells clk_wiz_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {24} CONFIG.c_mm2s_linebuffer_depth {1024} CONFIG.c_s2mm_linebuffer_depth {1024}] [get_bd_cells axi_vdma_0]'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_vdma_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins dvi2rgb_0/PixelClk]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1} CONFIG.C_VTG_MASTER_SLAVE {0}] [get_bd_cells v_axi4s_vid_out_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_clk]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_vid_in_axi4s_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
redo
INFO: [Common 17-16] redo 'regenerate_bd_layout'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_vid_in_axi4s_0]'
INFO: [Common 17-16] redo 'endgroup'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_clk]'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1} CONFIG.C_VTG_MASTER_SLAVE {0}] [get_bd_cells v_axi4s_vid_out_0]'
INFO: [Common 17-16] redo 'endgroup'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins dvi2rgb_0/PixelClk]'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_vdma_0]'
INFO: [Common 17-16] redo 'set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {24} CONFIG.c_mm2s_linebuffer_depth {1024} CONFIG.c_s2mm_linebuffer_depth {1024}] [get_bd_cells axi_vdma_0]'
INFO: [Common 17-16] redo 'endgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.CLKOUT2_JITTER {109.241}] [get_bd_cells clk_wiz_0]'
INFO: [Common 17-16] redo 'endgroup'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2]'
startgroup
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out_50} CONFIG.CLK_OUT2_PORT {clk_out_200}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out_50] [get_bd_pins axi_interconnect_2/ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out_200] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
connect_bd_net [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk] [get_bd_pins clk_wiz_0/clk_out_200]
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins clk_wiz_0/clk_out_200]
connect_bd_net [get_bd_pins axi_vdma_0/m_axi_s2mm_aclk] [get_bd_pins clk_wiz_0/clk_out_200]
connect_bd_net [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk] [get_bd_pins clk_wiz_0/clk_out_200]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out_50 (50 MHz)" }  [get_bd_pins v_vid_in_axi4s_0/aclk]
save_bd_design
Wrote  : <C:\Users\DELL\Desktop\test\MTM_SDUP_project\BETSS\hdmi_inout.srcs\sources_1\bd\hdmi_inout_bd\hdmi_inout_bd.bd> 
Wrote  : <C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/ui/bd_5df05ddf.ui> 
make_wrapper -files [get_files C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd] -top
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_vdma_0/S_AXIS_S2MM(200000000) and /v_vid_in_axi4s_0/video_out(50000000)
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out_50 (50 MHz)" }  [get_bd_pins v_vid_in_axi4s_0/aclk]'
redo
INFO: [Common 17-16] redo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out_50 (50 MHz)" }  [get_bd_pins v_vid_in_axi4s_0/aclk]'
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aclk] [get_bd_pins dvi2rgb_0/PixelClk]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aclk] [get_bd_pins dvi2rgb_0/PixelClk]'
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aclk] [get_bd_pins clk_wiz_0/clk_out_200]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out_50] [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_interconnect_2/ACLK] [get_bd_pins axi_interconnect_2/S00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_2/S00_ACLK] [get_bd_pins axi_interconnect_2/M00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_2/M00_ACLK] [get_bd_pins axi_interconnect_2/M01_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_2/M00_ACLK] [get_bd_pins clk_wiz_0/clk_out_50]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out_50 (50 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out_50 (50 MHz)" }  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
save_bd_design
Wrote  : <C:\Users\DELL\Desktop\test\MTM_SDUP_project\BETSS\hdmi_inout.srcs\sources_1\bd\hdmi_inout_bd\hdmi_inout_bd.bd> 
Wrote  : <C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/ui/bd_5df05ddf.ui> 
make_wrapper -files [get_files C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdmi_inout_bd.bd] -top
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_vdma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_inout_bd_dvi2rgb_0_1_PixelClk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/v_axi4s_vid_out_0/vtg_vsync
/v_axi4s_vid_out_0/vtg_hsync
/v_axi4s_vid_out_0/vtg_vblank
/v_axi4s_vid_out_0/vtg_hblank
/v_axi4s_vid_out_0/vtg_active_video

Wrote  : <C:\Users\DELL\Desktop\test\MTM_SDUP_project\BETSS\hdmi_inout.srcs\sources_1\bd\hdmi_inout_bd\hdmi_inout_bd.bd> 
VHDL Output written to : C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/synth/hdmi_inout_bd.v
VHDL Output written to : C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/sim/hdmi_inout_bd.v
VHDL Output written to : C:/Users/DELL/Desktop/test/MTM_SDUP_project/BETSS/hdmi_inout.srcs/sources_1/bd/hdmi_inout_bd/hdl/hdmi_inout_bd_wrapper.v
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2022.977 ; gain = 122.449
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 29 00:56:33 2022...
