
---------- Begin Simulation Statistics ----------
final_tick                                18948173000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 343228                       # Simulator instruction rate (inst/s)
host_mem_usage                                 700244                       # Number of bytes of host memory used
host_op_rate                                   387870                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   228.33                       # Real time elapsed on the host
host_tick_rate                               82986650                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78368415                       # Number of instructions simulated
sim_ops                                      88561675                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018948                       # Number of seconds simulated
sim_ticks                                 18948173000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33739192                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 69295771                       # number of cc regfile writes
system.cpu.committedInsts                    78368415                       # Number of Instructions Simulated
system.cpu.committedOps                      88561675                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.483567                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.483567                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     37992                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    21665                       # number of floating regfile writes
system.cpu.idleCycles                          175731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11446                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   109752                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.348348                       # Inst execution rate
system.cpu.iew.exec_refs                     27746585                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   12547769                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  302430                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              15245223                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                350                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             12651711                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            89766114                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              15198816                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             42116                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              88993798                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10184                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4921                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  31811                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 17140                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          22673                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         9427                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2019                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 158991231                       # num instructions consuming a value
system.cpu.iew.wb_count                      88948399                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.471741                       # average fanout of values written-back
system.cpu.iew.wb_producers                  75002721                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.347150                       # insts written-back per cycle
system.cpu.iew.wb_sent                       88960063                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                188876464                       # number of integer regfile reads
system.cpu.int_regfile_writes                75775103                       # number of integer regfile writes
system.cpu.ipc                               2.067968                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.067968                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             13495      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              61228141     68.77%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   71      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2981      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2403      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 656      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1453      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4816      0.01%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4272      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2596      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                743      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              26      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             14      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             15215712     17.09%     85.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12544286     14.09%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            8911      0.01%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5332      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               89035914                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   42064                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               75510                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        28996                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              75919                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2975326                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.033417                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1617700     54.37%     54.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     20      0.00%     54.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     820      0.03%     54.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2117      0.07%     54.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     54.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   601      0.02%     54.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     54.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     54.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     54.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     54.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     54.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     13      0.00%     54.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     54.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1004      0.03%     54.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     54.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    311      0.01%     54.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    66      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   18      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 5      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                7      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     54.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 459234     15.43%     69.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                887910     29.84%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2038      0.07%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3462      0.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               91955681                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          218726377                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     88919403                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          90917291                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   89765684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  89035914                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 430                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1204424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             34117                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             54                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2510682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      37720616                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.360405                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.169348                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              811879      2.15%      2.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9117102     24.17%     26.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11512351     30.52%     56.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9899084     26.24%     83.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4860473     12.89%     95.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1363538      3.61%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              156059      0.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 118      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  12      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        37720616                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.349459                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           4758724                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1383868                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             15245223                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            12651711                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               144714245                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    288                       # number of misc regfile writes
system.cpu.numCycles                         37896347                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5944                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  188904                       # Number of BP lookups
system.cpu.branchPred.condPredicted            136292                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10537                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                69508                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   66064                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.045175                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   15098                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            4897                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                681                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4216                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          814                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1108715                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9767                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     37555303                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.358167                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.390765                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8341715     22.21%     22.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12015235     31.99%     54.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3546794      9.44%     63.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3235516      8.62%     72.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3199680      8.52%     80.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2325090      6.19%     86.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1467640      3.91%     90.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          872770      2.32%     93.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2550863      6.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     37555303                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             78368415                       # Number of instructions committed
system.cpu.commit.opsCommitted               88561675                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    27580909                       # Number of memory references committed
system.cpu.commit.loads                      15042449                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.branches                      91603                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      20199                       # Number of committed floating point instructions.
system.cpu.commit.integer                    88047233                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 12121                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         5469      0.01%      0.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     60961583     68.84%     68.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           31      0.00%     68.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2806      0.00%     68.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          931      0.00%     68.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     68.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          512      0.00%     68.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     68.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     68.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     68.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     68.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1258      0.00%     68.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2406      0.00%     68.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     68.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2800      0.00%     68.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2307      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          657      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15038220     16.98%     85.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12533949     14.15%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4229      0.00%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         4511      0.01%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     88561675                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2550863                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     22886691                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22886691                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     22886691                       # number of overall hits
system.cpu.dcache.overall_hits::total        22886691                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16403                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16403                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16403                       # number of overall misses
system.cpu.dcache.overall_misses::total         16403                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    989451450                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    989451450                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    989451450                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    989451450                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     22903094                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22903094                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     22903094                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22903094                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000716                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000716                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000716                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000716                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60321.371091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60321.371091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60321.371091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60321.371091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       104216                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1122                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    92.884135                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3480                       # number of writebacks
system.cpu.dcache.writebacks::total              3480                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11896                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11896                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11896                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11896                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4507                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4507                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    299276950                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    299276950                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    299276950                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    299276950                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000197                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000197                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000197                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000197                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66402.695807                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66402.695807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66402.695807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66402.695807                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3480                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10349210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10349210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    925341500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    925341500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10364627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10364627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001487                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001487                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60020.853603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60020.853603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11890                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11890                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3527                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3527                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    236415500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    236415500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67030.195634                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67030.195634                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12537481                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12537481                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     64109950                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     64109950                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12538467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12538467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65020.233266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65020.233266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     62861450                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     62861450                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64144.336735                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64144.336735                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18948173000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.592878                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22891198                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4504                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           5082.415187                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.592878                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          925                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          45810692                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         45810692                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18948173000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  5614424                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              13994604                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   9926532                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               8153245                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  31811                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                59242                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1502                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               90069285                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                198440                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    15186172                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    12547776                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1272                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           177                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18948173000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18948173000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18948173000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             129113                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       80227918                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      188904                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              81843                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      37550240                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   66502                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  773                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7099                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           55                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  18890596                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1953                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           37720616                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.412170                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.371735                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 15905552     42.17%     42.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1646257      4.36%     46.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1416506      3.76%     50.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3167217      8.40%     58.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  6393308     16.95%     75.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  5227846     13.86%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2704849      7.17%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1006602      2.67%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   252479      0.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             37720616                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.004985                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.117036                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     18886760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18886760                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18886760                       # number of overall hits
system.cpu.icache.overall_hits::total        18886760                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3834                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3834                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3834                       # number of overall misses
system.cpu.icache.overall_misses::total          3834                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    230233999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    230233999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    230233999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    230233999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18890594                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18890594                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18890594                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18890594                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000203                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000203                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000203                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000203                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60050.599635                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60050.599635                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60050.599635                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60050.599635                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1042                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   115.777778                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2461                       # number of writebacks
system.cpu.icache.writebacks::total              2461                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          859                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          859                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          859                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          859                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2975                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2975                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2975                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2975                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    184924999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    184924999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    184924999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    184924999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000157                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000157                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000157                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000157                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62159.663529                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62159.663529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62159.663529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62159.663529                       # average overall mshr miss latency
system.cpu.icache.replacements                   2461                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18886760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18886760                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3834                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3834                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    230233999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    230233999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18890594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18890594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000203                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000203                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60050.599635                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60050.599635                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          859                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          859                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2975                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2975                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    184924999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    184924999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000157                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000157                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62159.663529                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62159.663529                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18948173000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.044648                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18889734                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2974                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6351.625420                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.044648                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          37784162                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         37784162                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18948173000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    18891465                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1219                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18948173000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18948173000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18948173000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4820286                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  202774                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1023                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               22673                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 113251                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1088                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  18948173000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  31811                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 10042864                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  502158                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7034                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  13644451                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              13492298                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               89861572                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 89293                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4405                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11079809                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  43702                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             791                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           146637860                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   253277866                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                190722121                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     75087                       # Number of floating rename lookups
system.cpu.rename.committedMaps             144668837                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1969009                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     351                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 313                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  28413887                       # count of insts added to the skid buffer
system.cpu.rob.reads                        124671359                       # The number of ROB reads
system.cpu.rob.writes                       179508016                       # The number of ROB writes
system.cpu.thread_0.numInsts                 78368415                       # Number of Instructions committed
system.cpu.thread_0.numOps                   88561675                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.036985660250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          358                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          358                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               24321                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5531                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7476                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5939                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7476                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5939                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    210                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    21                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.85                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7476                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5939                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.254190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.779481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.786160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            338     94.41%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            16      4.47%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           358                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.444134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.413676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              296     82.68%     82.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      1.40%     84.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30      8.38%     92.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      4.47%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      2.51%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           358                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   13440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  478464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               380096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     25.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   18948170500                       # Total gap between requests
system.mem_ctrls.avgGap                    1412461.46                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       179520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       285504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       376768                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 9474264.352557895705                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 15067626.836634857580                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 19884133.420145574957                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2972                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4504                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5939                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     93228000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    154283000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 584021753250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31368.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34254.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  98336715.48                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       190144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       288256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        478400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       190144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       190144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        62976                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        62976                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2971                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4504                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7475                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          984                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           984                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     10034952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     15212865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         25247817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     10034952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     10034952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3323592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3323592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3323592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     10034952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     15212865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        28571409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7266                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5887                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          388                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               111273500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              36330000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          247511000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15314.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34064.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5413                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4146                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.50                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.43                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3584                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   234.303571                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   153.625042                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   251.229016                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1350     37.67%     37.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1120     31.25%     68.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          450     12.56%     81.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          191      5.33%     86.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          122      3.40%     90.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           89      2.48%     92.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           54      1.51%     94.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           35      0.98%     95.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          173      4.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3584                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                465024                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             376768                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               24.541891                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               19.884133                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18948173000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13673100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7252245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       27688920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      15164100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1495419120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    472324230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   6878352000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8909873715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   470.223367                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  17878004250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    632580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    437588750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        11988060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6349035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24190320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15566040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1495419120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    472692450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   6878041920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8904246945                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   469.926412                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  17877209000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    632580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    438384000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18948173000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6500                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          984                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4957                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               978                       # Transaction distribution
system.membus.trans_dist::ReadExResp              978                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2975                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3526                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         8407                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         8407                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12491                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        12491                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20898                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       347648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       347648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       510976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       510976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  858624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7482                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001203                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034664                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7473     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7482                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18948173000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            39801000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15787000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23959750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
