CACHE_READ_POLICY_L2__DEFAULT,VAR_0
CACHE_WRITE_POLICY_L2__DEFAULT,VAR_1
ENABLE,VAR_2
F32_POLL_ENABLE,VAR_3
HALT,VAR_4
IB_ENABLE,VAR_5
IB_SWAP_ENABLE,VAR_6
MIDCMD_PREEMPT_ENABLE,VAR_7
OFFSET,VAR_8
RB_ENABLE,VAR_9
RB_SIZE,VAR_10
RB_SWAP_ENABLE,VAR_11
REDO_DELAY,VAR_12
REG_SET_FIELD,FUNC_0
RESP_MODE,VAR_13
RPTR_WRITEBACK_ENABLE,VAR_14
RPTR_WRITEBACK_SWAP_ENABLE,VAR_15
RREG32,FUNC_1
SDMA0_CNTL,VAR_16
SDMA0_F32_CNTL,VAR_17
SDMA0_GFX_DOORBELL,VAR_18
SDMA0_GFX_DOORBELL_OFFSET,VAR_19
SDMA0_GFX_IB_CNTL,VAR_20
SDMA0_GFX_RB_CNTL,VAR_21
SDMA0_GFX_RB_WPTR_POLL_CNTL,VAR_22
SDMA0_UTCL1_CNTL,VAR_23
UTC_L1_ENABLE,VAR_24
WREG32,FUNC_2
amdgpu_ring_test_ring,FUNC_3
amdgpu_sriov_vf,FUNC_4
amdgpu_ttm_set_buffer_funcs_status,FUNC_5
lower_32_bits,FUNC_6
mmSDMA0_CNTL,VAR_25
mmSDMA0_F32_CNTL,VAR_26
mmSDMA0_GFX_DOORBELL,VAR_27
mmSDMA0_GFX_DOORBELL_OFFSET,VAR_28
mmSDMA0_GFX_IB_CNTL,VAR_29
mmSDMA0_GFX_MINOR_PTR_UPDATE,VAR_30
mmSDMA0_GFX_RB_BASE,VAR_31
mmSDMA0_GFX_RB_BASE_HI,VAR_32
mmSDMA0_GFX_RB_CNTL,VAR_33
mmSDMA0_GFX_RB_RPTR,VAR_34
mmSDMA0_GFX_RB_RPTR_ADDR_HI,VAR_35
mmSDMA0_GFX_RB_RPTR_ADDR_LO,VAR_36
mmSDMA0_GFX_RB_RPTR_HI,VAR_37
mmSDMA0_GFX_RB_WPTR,VAR_38
mmSDMA0_GFX_RB_WPTR_HI,VAR_39
mmSDMA0_GFX_RB_WPTR_POLL_ADDR_HI,VAR_40
mmSDMA0_GFX_RB_WPTR_POLL_ADDR_LO,VAR_41
mmSDMA0_GFX_RB_WPTR_POLL_CNTL,VAR_42
mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL,VAR_43
mmSDMA0_UTCL1_CNTL,VAR_44
mmSDMA0_UTCL1_PAGE,VAR_45
order_base_2,FUNC_7
sdma_v5_0_ctx_switch_enable,FUNC_8
sdma_v5_0_enable,FUNC_9
sdma_v5_0_get_reg_offset,FUNC_10
sdma_v5_0_ring_set_wptr,FUNC_11
stub1,FUNC_12
upper_32_bits,FUNC_13
sdma_v5_0_gfx_resume,FUNC_14
adev,VAR_46
ring,VAR_47
rb_cntl,VAR_48
ib_cntl,VAR_49
rb_bufsz,VAR_50
wb_offset,VAR_51
doorbell,VAR_52
doorbell_offset,VAR_53
temp,VAR_54
wptr_poll_cntl,VAR_55
wptr_gpu_addr,VAR_56
i,VAR_57
r,VAR_58
