INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jonat/OneDrive/Desktop/CECS-361-8BitRiscProcessor/DIEGO/FINAL VERSION NO DIVIDER/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jonat/OneDrive/Desktop/CECS-361-8BitRiscProcessor/DIEGO/FINAL VERSION NO DIVIDER/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jonat/OneDrive/Desktop/CECS-361-8BitRiscProcessor/DIEGO/FINAL VERSION NO DIVIDER/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jonat/OneDrive/Desktop/CECS-361-8BitRiscProcessor/DIEGO/FINAL VERSION NO DIVIDER/ArrMult_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrMult_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jonat/OneDrive/Desktop/CECS-361-8BitRiscProcessor/DIEGO/FINAL VERSION NO DIVIDER/project_final.srcs/sim_1/new/ArrMult_8bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrMult_8bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jonat/OneDrive/Desktop/CECS-361-8BitRiscProcessor/DIEGO/FINAL VERSION NO DIVIDER/project_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
