{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605360472897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605360472917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 14 22:27:52 2020 " "Processing started: Sat Nov 14 22:27:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605360472917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605360472917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLC59116-Driver -c TLC59116-Driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLC59116-Driver -c TLC59116-Driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605360472917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605360474507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605360474507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux_proxy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux_proxy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MUX_PROXY-rtl " "Found design unit 1: I2C_MUX_PROXY-rtl" {  } { { "../hdl/I2C_MUX_PROXY.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX_PROXY.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492853 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MUX_PROXY " "Found entity 1: I2C_MUX_PROXY" {  } { { "../hdl/I2C_MUX_PROXY.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX_PROXY.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605360492853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MUX-rtl " "Found design unit 1: I2C_MUX-rtl" {  } { { "../hdl/I2C_MUX.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492873 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MUX " "Found entity 1: I2C_MUX" {  } { { "../hdl/I2C_MUX.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605360492873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_TLC59116_pkg " "Found design unit 1: I2C_TLC59116_pkg" {  } { { "../hdl/I2C_TLC59116_pkg.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_TLC59116_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605360492883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/sftclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/sftclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SFTCLK-main " "Found design unit 1: SFTCLK-main" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492892 ""} { "Info" "ISGN_ENTITY_NAME" "1 SFTCLK " "Found entity 1: SFTCLK" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605360492892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/sample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/sample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_SAMPLE-rtl " "Found design unit 1: I2C_SAMPLE-rtl" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492922 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_SAMPLE " "Found entity 1: I2C_SAMPLE" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605360492922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2crtc_rx8025.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2crtc_rx8025.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2Crtc-rtl " "Found design unit 1: I2Crtc-rtl" {  } { { "../hdl/I2Crtc_rx8025.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2Crtc_rx8025.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492933 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2Crtc " "Found entity 1: I2Crtc" {  } { { "../hdl/I2Crtc_rx8025.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2Crtc_rx8025.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605360492933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2cif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2cif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2CIF-MAIN " "Found design unit 1: I2CIF-MAIN" {  } { { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492943 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2CIF " "Found entity 1: I2CIF" {  } { { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605360492943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_TLC59116-rtl " "Found design unit 1: I2C_TLC59116-rtl" {  } { { "../hdl/I2C_TLC59116.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_TLC59116.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492963 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_TLC59116 " "Found entity 1: I2C_TLC59116" {  } { { "../hdl/I2C_TLC59116.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_TLC59116.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605360492963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_pkg " "Found design unit 1: I2C_pkg" {  } { { "../hdl/I2C_pkg.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605360492972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605360492972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_SAMPLE " "Elaborating entity \"I2C_SAMPLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605360493153 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ledmodes1 sample.vhd(32) " "Verilog HDL or VHDL warning at sample.vhd(32): object \"ledmodes1\" assigned a value but never read" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605360493153 "|I2C_SAMPLE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_RDn_PXY sample.vhd(60) " "Verilog HDL or VHDL warning at sample.vhd(60): object \"I2C_RDn_PXY\" assigned a value but never read" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605360493153 "|I2C_SAMPLE"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 sample.vhd(238) " "VHDL expression error at sample.vhd(238): expression has 1 elements, but must have 2 elements" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 238 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 sample.vhd(239) " "VHDL expression error at sample.vhd(239): expression has 1 elements, but must have 2 elements" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 239 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 sample.vhd(240) " "VHDL expression error at sample.vhd(240): expression has 1 elements, but must have 2 elements" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 240 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 sample.vhd(241) " "VHDL expression error at sample.vhd(241): expression has 1 elements, but must have 2 elements" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 241 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 sample.vhd(243) " "VHDL expression error at sample.vhd(243): expression has 1 elements, but must have 2 elements" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 243 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 sample.vhd(244) " "VHDL expression error at sample.vhd(244): expression has 1 elements, but must have 2 elements" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 244 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 sample.vhd(245) " "VHDL expression error at sample.vhd(245): expression has 1 elements, but must have 2 elements" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 245 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 sample.vhd(246) " "VHDL expression error at sample.vhd(246): expression has 1 elements, but must have 2 elements" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 246 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 sample.vhd(247) " "VHDL expression error at sample.vhd(247): expression has 1 elements, but must have 2 elements" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 247 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 sample.vhd(248) " "VHDL expression error at sample.vhd(248): expression has 1 elements, but must have 2 elements" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 248 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 sample.vhd(249) " "VHDL expression error at sample.vhd(249): expression has 1 elements, but must have 2 elements" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 249 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 sample.vhd(250) " "VHDL expression error at sample.vhd(250): expression has 1 elements, but must have 2 elements" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 250 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 sample.vhd(251) " "VHDL expression error at sample.vhd(251): expression has 1 elements, but must have 2 elements" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 251 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 sample.vhd(252) " "VHDL expression error at sample.vhd(252): expression has 1 elements, but must have 2 elements" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 252 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "DATIN_PXY sample.vhd(219) " "VHDL error at sample.vhd(219): formal port or parameter \"DATIN_PXY\" must have actual or default value" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 219 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "WRn_PXY sample.vhd(219) " "VHDL error at sample.vhd(219): formal port or parameter \"WRn_PXY\" must have actual or default value" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 219 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "RDn_PXY sample.vhd(219) " "VHDL error at sample.vhd(219): formal port or parameter \"RDn_PXY\" must have actual or default value" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 219 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "NX_READ_PXY sample.vhd(219) " "VHDL error at sample.vhd(219): formal port or parameter \"NX_READ_PXY\" must have actual or default value" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 219 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "RESTART_PXY sample.vhd(219) " "VHDL error at sample.vhd(219): formal port or parameter \"RESTART_PXY\" must have actual or default value" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 219 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1605360493163 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605360493172 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605360493502 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 14 22:28:13 2020 " "Processing ended: Sat Nov 14 22:28:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605360493502 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605360493502 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605360493502 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605360493502 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605360494322 ""}
