3:52:56 PM - ARM Physical IP, Inc.
3:52:56 PM - Linux cadpc14 4.18.0-553.27.1.el8_10.x86_64 #1 SMP Fri Oct 18 06:18:15 EDT 2024 x86_64 x86_64 x86_64 GNU/Linux
3:52:56 PM - Version 2008Q3V1
3:52:56 PM - GUI version 5.6.13
3:52:56 PM - 
3:52:56 PM - CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
3:52:56 PM - 
3:52:56 PM - Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.
3:52:56 PM - 
3:52:56 PM - Use of this Software is subject to the terms and conditions of the
3:52:56 PM - applicable license agreement with ARM Physical IP, Inc. 
3:52:56 PM - In addition, this Software is protected by patents, copyright law 
3:52:56 PM - and international treaties.
3:52:56 PM - 
3:52:56 PM - The copyright notice(s) in this Software does not indicate actual or
3:52:56 PM - intended publication of this Software.
3:52:56 PM - 
3:52:56 PM - High Speed/Density Single Port Register File Generator, IBM CMRF8SF-LPVT Process
3:52:56 PM - 
3:52:56 PM - Log file is ACI.log
3:52:56 PM - 
3:53:06 PM - ASCII Datatable updated
3:53:13 PM - command: /courses/ee6321/share/mem_comp/rf1shd/bin/rf1shd verilog -instname RF1SHD -words 64 -bits 16 -frequency 1 -ring_width 2.0 -mux 2 -write_mask off -wp_size 8 -top_layer "m6-m8_m4" -power_type rings -horiz met3 -vert met2 -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -drive 4 -asvm on -corners ff_1p32v_m55c,ff_1p65v_125c,tt_1p2v_25c,ss_1p08v_m55c
3:53:13 PM - Verilog Model generator succeeded, created:
3:53:13 PM -    RF1SHD.v
3:53:18 PM - command: /courses/ee6321/share/mem_comp/rf1shd/bin/rf1shd synopsys -instname RF1SHD -words 64 -bits 16 -frequency 1 -ring_width 2.0 -mux 2 -write_mask off -wp_size 8 -top_layer "m6-m8_m4" -power_type rings -horiz met3 -vert met2 -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -drive 4 -asvm on -libname USERLIB -corners ff_1p32v_m55c,ff_1p65v_125c,tt_1p2v_25c,ss_1p08v_m55c
3:53:19 PM - Synopsys Model generator succeeded, created:
3:53:19 PM -    RF1SHD_ff_1p32v_m55c_syn.lib
3:53:19 PM -    RF1SHD_ff_1p65v_125c_syn.lib
3:53:19 PM -    RF1SHD_tt_1p2v_25c_syn.lib
3:53:19 PM -    RF1SHD_ss_1p08v_m55c_syn.lib
3:53:21 PM - command: /courses/ee6321/share/mem_comp/rf1shd/bin/rf1shd primetime -instname RF1SHD -words 64 -bits 16 -frequency 1 -ring_width 2.0 -mux 2 -write_mask off -wp_size 8 -top_layer "m6-m8_m4" -power_type rings -horiz met3 -vert met2 -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -drive 4 -asvm on -corners ff_1p32v_m55c,ff_1p65v_125c,tt_1p2v_25c,ss_1p08v_m55c
3:53:22 PM - PrimeTime Model generator succeeded, created:
3:53:22 PM -    RF1SHD_ff_1p32v_m55c.data
3:53:22 PM -    RF1SHD_ff_1p65v_125c.data
3:53:22 PM -    RF1SHD_tt_1p2v_25c.data
3:53:22 PM -    RF1SHD_ss_1p08v_m55c.data
3:53:22 PM -    RF1SHD.mod
