
Timer Output Compair Mode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003314  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08003420  08003420  00013420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003490  08003490  000200a4  2**0
                  CONTENTS
  4 .ARM          00000000  08003490  08003490  000200a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003490  08003490  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003490  08003490  00013490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003494  08003494  00013494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08003498  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  200000a4  0800353c  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001f4  0800353c  000201f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a214  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001912  00000000  00000000  0002a2e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b90  00000000  00000000  0002bbf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000af8  00000000  00000000  0002c788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000175f3  00000000  00000000  0002d280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b5cf  00000000  00000000  00044873  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008804c  00000000  00000000  0004fe42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d7e8e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000347c  00000000  00000000  000d7ee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a4 	.word	0x200000a4
 8000128:	00000000 	.word	0x00000000
 800012c:	08003408 	.word	0x08003408

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a8 	.word	0x200000a8
 8000148:	08003408 	.word	0x08003408

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f947 	bl	80003f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f002 face 	bl	8002708 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f95f 	bl	800045a <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f927 	bl	8000406 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	2000003c 	.word	0x2000003c
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	200000c0 	.word	0x200000c0

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	200000c0 	.word	0x200000c0

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b0a      	ldr	r3, [pc, #40]	; (8000254 <HAL_Delay+0x44>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad3      	subs	r3, r2, r3
 8000242:	68fa      	ldr	r2, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d8f7      	bhi.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	bf00      	nop
 800024c:	3710      	adds	r7, #16
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	20000004 	.word	0x20000004

08000258 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000258:	b480      	push	{r7}
 800025a:	b085      	sub	sp, #20
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	f003 0307 	and.w	r3, r3, #7
 8000266:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000268:	4b0c      	ldr	r3, [pc, #48]	; (800029c <__NVIC_SetPriorityGrouping+0x44>)
 800026a:	68db      	ldr	r3, [r3, #12]
 800026c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800026e:	68ba      	ldr	r2, [r7, #8]
 8000270:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000274:	4013      	ands	r3, r2
 8000276:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800027c:	68bb      	ldr	r3, [r7, #8]
 800027e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000280:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000288:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800028a:	4a04      	ldr	r2, [pc, #16]	; (800029c <__NVIC_SetPriorityGrouping+0x44>)
 800028c:	68bb      	ldr	r3, [r7, #8]
 800028e:	60d3      	str	r3, [r2, #12]
}
 8000290:	bf00      	nop
 8000292:	3714      	adds	r7, #20
 8000294:	46bd      	mov	sp, r7
 8000296:	bc80      	pop	{r7}
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	e000ed00 	.word	0xe000ed00

080002a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002a4:	4b04      	ldr	r3, [pc, #16]	; (80002b8 <__NVIC_GetPriorityGrouping+0x18>)
 80002a6:	68db      	ldr	r3, [r3, #12]
 80002a8:	0a1b      	lsrs	r3, r3, #8
 80002aa:	f003 0307 	and.w	r3, r3, #7
}
 80002ae:	4618      	mov	r0, r3
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bc80      	pop	{r7}
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	e000ed00 	.word	0xe000ed00

080002bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	4603      	mov	r3, r0
 80002c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	db0b      	blt.n	80002e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002ce:	79fb      	ldrb	r3, [r7, #7]
 80002d0:	f003 021f 	and.w	r2, r3, #31
 80002d4:	4906      	ldr	r1, [pc, #24]	; (80002f0 <__NVIC_EnableIRQ+0x34>)
 80002d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002da:	095b      	lsrs	r3, r3, #5
 80002dc:	2001      	movs	r0, #1
 80002de:	fa00 f202 	lsl.w	r2, r0, r2
 80002e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002e6:	bf00      	nop
 80002e8:	370c      	adds	r7, #12
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bc80      	pop	{r7}
 80002ee:	4770      	bx	lr
 80002f0:	e000e100 	.word	0xe000e100

080002f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002f4:	b480      	push	{r7}
 80002f6:	b083      	sub	sp, #12
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	4603      	mov	r3, r0
 80002fc:	6039      	str	r1, [r7, #0]
 80002fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000300:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000304:	2b00      	cmp	r3, #0
 8000306:	db0a      	blt.n	800031e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000308:	683b      	ldr	r3, [r7, #0]
 800030a:	b2da      	uxtb	r2, r3
 800030c:	490c      	ldr	r1, [pc, #48]	; (8000340 <__NVIC_SetPriority+0x4c>)
 800030e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000312:	0112      	lsls	r2, r2, #4
 8000314:	b2d2      	uxtb	r2, r2
 8000316:	440b      	add	r3, r1
 8000318:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800031c:	e00a      	b.n	8000334 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800031e:	683b      	ldr	r3, [r7, #0]
 8000320:	b2da      	uxtb	r2, r3
 8000322:	4908      	ldr	r1, [pc, #32]	; (8000344 <__NVIC_SetPriority+0x50>)
 8000324:	79fb      	ldrb	r3, [r7, #7]
 8000326:	f003 030f 	and.w	r3, r3, #15
 800032a:	3b04      	subs	r3, #4
 800032c:	0112      	lsls	r2, r2, #4
 800032e:	b2d2      	uxtb	r2, r2
 8000330:	440b      	add	r3, r1
 8000332:	761a      	strb	r2, [r3, #24]
}
 8000334:	bf00      	nop
 8000336:	370c      	adds	r7, #12
 8000338:	46bd      	mov	sp, r7
 800033a:	bc80      	pop	{r7}
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop
 8000340:	e000e100 	.word	0xe000e100
 8000344:	e000ed00 	.word	0xe000ed00

08000348 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000348:	b480      	push	{r7}
 800034a:	b089      	sub	sp, #36	; 0x24
 800034c:	af00      	add	r7, sp, #0
 800034e:	60f8      	str	r0, [r7, #12]
 8000350:	60b9      	str	r1, [r7, #8]
 8000352:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	f003 0307 	and.w	r3, r3, #7
 800035a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800035c:	69fb      	ldr	r3, [r7, #28]
 800035e:	f1c3 0307 	rsb	r3, r3, #7
 8000362:	2b04      	cmp	r3, #4
 8000364:	bf28      	it	cs
 8000366:	2304      	movcs	r3, #4
 8000368:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800036a:	69fb      	ldr	r3, [r7, #28]
 800036c:	3304      	adds	r3, #4
 800036e:	2b06      	cmp	r3, #6
 8000370:	d902      	bls.n	8000378 <NVIC_EncodePriority+0x30>
 8000372:	69fb      	ldr	r3, [r7, #28]
 8000374:	3b03      	subs	r3, #3
 8000376:	e000      	b.n	800037a <NVIC_EncodePriority+0x32>
 8000378:	2300      	movs	r3, #0
 800037a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800037c:	f04f 32ff 	mov.w	r2, #4294967295
 8000380:	69bb      	ldr	r3, [r7, #24]
 8000382:	fa02 f303 	lsl.w	r3, r2, r3
 8000386:	43da      	mvns	r2, r3
 8000388:	68bb      	ldr	r3, [r7, #8]
 800038a:	401a      	ands	r2, r3
 800038c:	697b      	ldr	r3, [r7, #20]
 800038e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000390:	f04f 31ff 	mov.w	r1, #4294967295
 8000394:	697b      	ldr	r3, [r7, #20]
 8000396:	fa01 f303 	lsl.w	r3, r1, r3
 800039a:	43d9      	mvns	r1, r3
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003a0:	4313      	orrs	r3, r2
         );
}
 80003a2:	4618      	mov	r0, r3
 80003a4:	3724      	adds	r7, #36	; 0x24
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bc80      	pop	{r7}
 80003aa:	4770      	bx	lr

080003ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	3b01      	subs	r3, #1
 80003b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80003bc:	d301      	bcc.n	80003c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003be:	2301      	movs	r3, #1
 80003c0:	e00f      	b.n	80003e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003c2:	4a0a      	ldr	r2, [pc, #40]	; (80003ec <SysTick_Config+0x40>)
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	3b01      	subs	r3, #1
 80003c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003ca:	210f      	movs	r1, #15
 80003cc:	f04f 30ff 	mov.w	r0, #4294967295
 80003d0:	f7ff ff90 	bl	80002f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003d4:	4b05      	ldr	r3, [pc, #20]	; (80003ec <SysTick_Config+0x40>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003da:	4b04      	ldr	r3, [pc, #16]	; (80003ec <SysTick_Config+0x40>)
 80003dc:	2207      	movs	r2, #7
 80003de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003e0:	2300      	movs	r3, #0
}
 80003e2:	4618      	mov	r0, r3
 80003e4:	3708      	adds	r7, #8
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	bf00      	nop
 80003ec:	e000e010 	.word	0xe000e010

080003f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003f8:	6878      	ldr	r0, [r7, #4]
 80003fa:	f7ff ff2d 	bl	8000258 <__NVIC_SetPriorityGrouping>
}
 80003fe:	bf00      	nop
 8000400:	3708      	adds	r7, #8
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}

08000406 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000406:	b580      	push	{r7, lr}
 8000408:	b086      	sub	sp, #24
 800040a:	af00      	add	r7, sp, #0
 800040c:	4603      	mov	r3, r0
 800040e:	60b9      	str	r1, [r7, #8]
 8000410:	607a      	str	r2, [r7, #4]
 8000412:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000414:	2300      	movs	r3, #0
 8000416:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000418:	f7ff ff42 	bl	80002a0 <__NVIC_GetPriorityGrouping>
 800041c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800041e:	687a      	ldr	r2, [r7, #4]
 8000420:	68b9      	ldr	r1, [r7, #8]
 8000422:	6978      	ldr	r0, [r7, #20]
 8000424:	f7ff ff90 	bl	8000348 <NVIC_EncodePriority>
 8000428:	4602      	mov	r2, r0
 800042a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800042e:	4611      	mov	r1, r2
 8000430:	4618      	mov	r0, r3
 8000432:	f7ff ff5f 	bl	80002f4 <__NVIC_SetPriority>
}
 8000436:	bf00      	nop
 8000438:	3718      	adds	r7, #24
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}

0800043e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800043e:	b580      	push	{r7, lr}
 8000440:	b082      	sub	sp, #8
 8000442:	af00      	add	r7, sp, #0
 8000444:	4603      	mov	r3, r0
 8000446:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800044c:	4618      	mov	r0, r3
 800044e:	f7ff ff35 	bl	80002bc <__NVIC_EnableIRQ>
}
 8000452:	bf00      	nop
 8000454:	3708      	adds	r7, #8
 8000456:	46bd      	mov	sp, r7
 8000458:	bd80      	pop	{r7, pc}

0800045a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800045a:	b580      	push	{r7, lr}
 800045c:	b082      	sub	sp, #8
 800045e:	af00      	add	r7, sp, #0
 8000460:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000462:	6878      	ldr	r0, [r7, #4]
 8000464:	f7ff ffa2 	bl	80003ac <SysTick_Config>
 8000468:	4603      	mov	r3, r0
}
 800046a:	4618      	mov	r0, r3
 800046c:	3708      	adds	r7, #8
 800046e:	46bd      	mov	sp, r7
 8000470:	bd80      	pop	{r7, pc}
	...

08000474 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000474:	b480      	push	{r7}
 8000476:	b08b      	sub	sp, #44	; 0x2c
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
 800047c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800047e:	2300      	movs	r3, #0
 8000480:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000482:	2300      	movs	r3, #0
 8000484:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000486:	e161      	b.n	800074c <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000488:	2201      	movs	r2, #1
 800048a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800048c:	fa02 f303 	lsl.w	r3, r2, r3
 8000490:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000492:	683b      	ldr	r3, [r7, #0]
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	69fa      	ldr	r2, [r7, #28]
 8000498:	4013      	ands	r3, r2
 800049a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800049c:	69ba      	ldr	r2, [r7, #24]
 800049e:	69fb      	ldr	r3, [r7, #28]
 80004a0:	429a      	cmp	r2, r3
 80004a2:	f040 8150 	bne.w	8000746 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80004a6:	683b      	ldr	r3, [r7, #0]
 80004a8:	685b      	ldr	r3, [r3, #4]
 80004aa:	4a97      	ldr	r2, [pc, #604]	; (8000708 <HAL_GPIO_Init+0x294>)
 80004ac:	4293      	cmp	r3, r2
 80004ae:	d05e      	beq.n	800056e <HAL_GPIO_Init+0xfa>
 80004b0:	4a95      	ldr	r2, [pc, #596]	; (8000708 <HAL_GPIO_Init+0x294>)
 80004b2:	4293      	cmp	r3, r2
 80004b4:	d875      	bhi.n	80005a2 <HAL_GPIO_Init+0x12e>
 80004b6:	4a95      	ldr	r2, [pc, #596]	; (800070c <HAL_GPIO_Init+0x298>)
 80004b8:	4293      	cmp	r3, r2
 80004ba:	d058      	beq.n	800056e <HAL_GPIO_Init+0xfa>
 80004bc:	4a93      	ldr	r2, [pc, #588]	; (800070c <HAL_GPIO_Init+0x298>)
 80004be:	4293      	cmp	r3, r2
 80004c0:	d86f      	bhi.n	80005a2 <HAL_GPIO_Init+0x12e>
 80004c2:	4a93      	ldr	r2, [pc, #588]	; (8000710 <HAL_GPIO_Init+0x29c>)
 80004c4:	4293      	cmp	r3, r2
 80004c6:	d052      	beq.n	800056e <HAL_GPIO_Init+0xfa>
 80004c8:	4a91      	ldr	r2, [pc, #580]	; (8000710 <HAL_GPIO_Init+0x29c>)
 80004ca:	4293      	cmp	r3, r2
 80004cc:	d869      	bhi.n	80005a2 <HAL_GPIO_Init+0x12e>
 80004ce:	4a91      	ldr	r2, [pc, #580]	; (8000714 <HAL_GPIO_Init+0x2a0>)
 80004d0:	4293      	cmp	r3, r2
 80004d2:	d04c      	beq.n	800056e <HAL_GPIO_Init+0xfa>
 80004d4:	4a8f      	ldr	r2, [pc, #572]	; (8000714 <HAL_GPIO_Init+0x2a0>)
 80004d6:	4293      	cmp	r3, r2
 80004d8:	d863      	bhi.n	80005a2 <HAL_GPIO_Init+0x12e>
 80004da:	4a8f      	ldr	r2, [pc, #572]	; (8000718 <HAL_GPIO_Init+0x2a4>)
 80004dc:	4293      	cmp	r3, r2
 80004de:	d046      	beq.n	800056e <HAL_GPIO_Init+0xfa>
 80004e0:	4a8d      	ldr	r2, [pc, #564]	; (8000718 <HAL_GPIO_Init+0x2a4>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d85d      	bhi.n	80005a2 <HAL_GPIO_Init+0x12e>
 80004e6:	2b12      	cmp	r3, #18
 80004e8:	d82a      	bhi.n	8000540 <HAL_GPIO_Init+0xcc>
 80004ea:	2b12      	cmp	r3, #18
 80004ec:	d859      	bhi.n	80005a2 <HAL_GPIO_Init+0x12e>
 80004ee:	a201      	add	r2, pc, #4	; (adr r2, 80004f4 <HAL_GPIO_Init+0x80>)
 80004f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004f4:	0800056f 	.word	0x0800056f
 80004f8:	08000549 	.word	0x08000549
 80004fc:	0800055b 	.word	0x0800055b
 8000500:	0800059d 	.word	0x0800059d
 8000504:	080005a3 	.word	0x080005a3
 8000508:	080005a3 	.word	0x080005a3
 800050c:	080005a3 	.word	0x080005a3
 8000510:	080005a3 	.word	0x080005a3
 8000514:	080005a3 	.word	0x080005a3
 8000518:	080005a3 	.word	0x080005a3
 800051c:	080005a3 	.word	0x080005a3
 8000520:	080005a3 	.word	0x080005a3
 8000524:	080005a3 	.word	0x080005a3
 8000528:	080005a3 	.word	0x080005a3
 800052c:	080005a3 	.word	0x080005a3
 8000530:	080005a3 	.word	0x080005a3
 8000534:	080005a3 	.word	0x080005a3
 8000538:	08000551 	.word	0x08000551
 800053c:	08000565 	.word	0x08000565
 8000540:	4a76      	ldr	r2, [pc, #472]	; (800071c <HAL_GPIO_Init+0x2a8>)
 8000542:	4293      	cmp	r3, r2
 8000544:	d013      	beq.n	800056e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000546:	e02c      	b.n	80005a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000548:	683b      	ldr	r3, [r7, #0]
 800054a:	68db      	ldr	r3, [r3, #12]
 800054c:	623b      	str	r3, [r7, #32]
          break;
 800054e:	e029      	b.n	80005a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	68db      	ldr	r3, [r3, #12]
 8000554:	3304      	adds	r3, #4
 8000556:	623b      	str	r3, [r7, #32]
          break;
 8000558:	e024      	b.n	80005a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	68db      	ldr	r3, [r3, #12]
 800055e:	3308      	adds	r3, #8
 8000560:	623b      	str	r3, [r7, #32]
          break;
 8000562:	e01f      	b.n	80005a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000564:	683b      	ldr	r3, [r7, #0]
 8000566:	68db      	ldr	r3, [r3, #12]
 8000568:	330c      	adds	r3, #12
 800056a:	623b      	str	r3, [r7, #32]
          break;
 800056c:	e01a      	b.n	80005a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800056e:	683b      	ldr	r3, [r7, #0]
 8000570:	689b      	ldr	r3, [r3, #8]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d102      	bne.n	800057c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000576:	2304      	movs	r3, #4
 8000578:	623b      	str	r3, [r7, #32]
          break;
 800057a:	e013      	b.n	80005a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	689b      	ldr	r3, [r3, #8]
 8000580:	2b01      	cmp	r3, #1
 8000582:	d105      	bne.n	8000590 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000584:	2308      	movs	r3, #8
 8000586:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	69fa      	ldr	r2, [r7, #28]
 800058c:	611a      	str	r2, [r3, #16]
          break;
 800058e:	e009      	b.n	80005a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000590:	2308      	movs	r3, #8
 8000592:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	69fa      	ldr	r2, [r7, #28]
 8000598:	615a      	str	r2, [r3, #20]
          break;
 800059a:	e003      	b.n	80005a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800059c:	2300      	movs	r3, #0
 800059e:	623b      	str	r3, [r7, #32]
          break;
 80005a0:	e000      	b.n	80005a4 <HAL_GPIO_Init+0x130>
          break;
 80005a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80005a4:	69bb      	ldr	r3, [r7, #24]
 80005a6:	2bff      	cmp	r3, #255	; 0xff
 80005a8:	d801      	bhi.n	80005ae <HAL_GPIO_Init+0x13a>
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	e001      	b.n	80005b2 <HAL_GPIO_Init+0x13e>
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	3304      	adds	r3, #4
 80005b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80005b4:	69bb      	ldr	r3, [r7, #24]
 80005b6:	2bff      	cmp	r3, #255	; 0xff
 80005b8:	d802      	bhi.n	80005c0 <HAL_GPIO_Init+0x14c>
 80005ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	e002      	b.n	80005c6 <HAL_GPIO_Init+0x152>
 80005c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005c2:	3b08      	subs	r3, #8
 80005c4:	009b      	lsls	r3, r3, #2
 80005c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80005c8:	697b      	ldr	r3, [r7, #20]
 80005ca:	681a      	ldr	r2, [r3, #0]
 80005cc:	210f      	movs	r1, #15
 80005ce:	693b      	ldr	r3, [r7, #16]
 80005d0:	fa01 f303 	lsl.w	r3, r1, r3
 80005d4:	43db      	mvns	r3, r3
 80005d6:	401a      	ands	r2, r3
 80005d8:	6a39      	ldr	r1, [r7, #32]
 80005da:	693b      	ldr	r3, [r7, #16]
 80005dc:	fa01 f303 	lsl.w	r3, r1, r3
 80005e0:	431a      	orrs	r2, r3
 80005e2:	697b      	ldr	r3, [r7, #20]
 80005e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	685b      	ldr	r3, [r3, #4]
 80005ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	f000 80a9 	beq.w	8000746 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005f4:	4b4a      	ldr	r3, [pc, #296]	; (8000720 <HAL_GPIO_Init+0x2ac>)
 80005f6:	699b      	ldr	r3, [r3, #24]
 80005f8:	4a49      	ldr	r2, [pc, #292]	; (8000720 <HAL_GPIO_Init+0x2ac>)
 80005fa:	f043 0301 	orr.w	r3, r3, #1
 80005fe:	6193      	str	r3, [r2, #24]
 8000600:	4b47      	ldr	r3, [pc, #284]	; (8000720 <HAL_GPIO_Init+0x2ac>)
 8000602:	699b      	ldr	r3, [r3, #24]
 8000604:	f003 0301 	and.w	r3, r3, #1
 8000608:	60bb      	str	r3, [r7, #8]
 800060a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800060c:	4a45      	ldr	r2, [pc, #276]	; (8000724 <HAL_GPIO_Init+0x2b0>)
 800060e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000610:	089b      	lsrs	r3, r3, #2
 8000612:	3302      	adds	r3, #2
 8000614:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000618:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800061a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800061c:	f003 0303 	and.w	r3, r3, #3
 8000620:	009b      	lsls	r3, r3, #2
 8000622:	220f      	movs	r2, #15
 8000624:	fa02 f303 	lsl.w	r3, r2, r3
 8000628:	43db      	mvns	r3, r3
 800062a:	68fa      	ldr	r2, [r7, #12]
 800062c:	4013      	ands	r3, r2
 800062e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	4a3d      	ldr	r2, [pc, #244]	; (8000728 <HAL_GPIO_Init+0x2b4>)
 8000634:	4293      	cmp	r3, r2
 8000636:	d00d      	beq.n	8000654 <HAL_GPIO_Init+0x1e0>
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	4a3c      	ldr	r2, [pc, #240]	; (800072c <HAL_GPIO_Init+0x2b8>)
 800063c:	4293      	cmp	r3, r2
 800063e:	d007      	beq.n	8000650 <HAL_GPIO_Init+0x1dc>
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	4a3b      	ldr	r2, [pc, #236]	; (8000730 <HAL_GPIO_Init+0x2bc>)
 8000644:	4293      	cmp	r3, r2
 8000646:	d101      	bne.n	800064c <HAL_GPIO_Init+0x1d8>
 8000648:	2302      	movs	r3, #2
 800064a:	e004      	b.n	8000656 <HAL_GPIO_Init+0x1e2>
 800064c:	2303      	movs	r3, #3
 800064e:	e002      	b.n	8000656 <HAL_GPIO_Init+0x1e2>
 8000650:	2301      	movs	r3, #1
 8000652:	e000      	b.n	8000656 <HAL_GPIO_Init+0x1e2>
 8000654:	2300      	movs	r3, #0
 8000656:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000658:	f002 0203 	and.w	r2, r2, #3
 800065c:	0092      	lsls	r2, r2, #2
 800065e:	4093      	lsls	r3, r2
 8000660:	68fa      	ldr	r2, [r7, #12]
 8000662:	4313      	orrs	r3, r2
 8000664:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000666:	492f      	ldr	r1, [pc, #188]	; (8000724 <HAL_GPIO_Init+0x2b0>)
 8000668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800066a:	089b      	lsrs	r3, r3, #2
 800066c:	3302      	adds	r3, #2
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000674:	683b      	ldr	r3, [r7, #0]
 8000676:	685b      	ldr	r3, [r3, #4]
 8000678:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800067c:	2b00      	cmp	r3, #0
 800067e:	d006      	beq.n	800068e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000680:	4b2c      	ldr	r3, [pc, #176]	; (8000734 <HAL_GPIO_Init+0x2c0>)
 8000682:	681a      	ldr	r2, [r3, #0]
 8000684:	492b      	ldr	r1, [pc, #172]	; (8000734 <HAL_GPIO_Init+0x2c0>)
 8000686:	69bb      	ldr	r3, [r7, #24]
 8000688:	4313      	orrs	r3, r2
 800068a:	600b      	str	r3, [r1, #0]
 800068c:	e006      	b.n	800069c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800068e:	4b29      	ldr	r3, [pc, #164]	; (8000734 <HAL_GPIO_Init+0x2c0>)
 8000690:	681a      	ldr	r2, [r3, #0]
 8000692:	69bb      	ldr	r3, [r7, #24]
 8000694:	43db      	mvns	r3, r3
 8000696:	4927      	ldr	r1, [pc, #156]	; (8000734 <HAL_GPIO_Init+0x2c0>)
 8000698:	4013      	ands	r3, r2
 800069a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	685b      	ldr	r3, [r3, #4]
 80006a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d006      	beq.n	80006b6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80006a8:	4b22      	ldr	r3, [pc, #136]	; (8000734 <HAL_GPIO_Init+0x2c0>)
 80006aa:	685a      	ldr	r2, [r3, #4]
 80006ac:	4921      	ldr	r1, [pc, #132]	; (8000734 <HAL_GPIO_Init+0x2c0>)
 80006ae:	69bb      	ldr	r3, [r7, #24]
 80006b0:	4313      	orrs	r3, r2
 80006b2:	604b      	str	r3, [r1, #4]
 80006b4:	e006      	b.n	80006c4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80006b6:	4b1f      	ldr	r3, [pc, #124]	; (8000734 <HAL_GPIO_Init+0x2c0>)
 80006b8:	685a      	ldr	r2, [r3, #4]
 80006ba:	69bb      	ldr	r3, [r7, #24]
 80006bc:	43db      	mvns	r3, r3
 80006be:	491d      	ldr	r1, [pc, #116]	; (8000734 <HAL_GPIO_Init+0x2c0>)
 80006c0:	4013      	ands	r3, r2
 80006c2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	685b      	ldr	r3, [r3, #4]
 80006c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d006      	beq.n	80006de <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80006d0:	4b18      	ldr	r3, [pc, #96]	; (8000734 <HAL_GPIO_Init+0x2c0>)
 80006d2:	689a      	ldr	r2, [r3, #8]
 80006d4:	4917      	ldr	r1, [pc, #92]	; (8000734 <HAL_GPIO_Init+0x2c0>)
 80006d6:	69bb      	ldr	r3, [r7, #24]
 80006d8:	4313      	orrs	r3, r2
 80006da:	608b      	str	r3, [r1, #8]
 80006dc:	e006      	b.n	80006ec <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80006de:	4b15      	ldr	r3, [pc, #84]	; (8000734 <HAL_GPIO_Init+0x2c0>)
 80006e0:	689a      	ldr	r2, [r3, #8]
 80006e2:	69bb      	ldr	r3, [r7, #24]
 80006e4:	43db      	mvns	r3, r3
 80006e6:	4913      	ldr	r1, [pc, #76]	; (8000734 <HAL_GPIO_Init+0x2c0>)
 80006e8:	4013      	ands	r3, r2
 80006ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006ec:	683b      	ldr	r3, [r7, #0]
 80006ee:	685b      	ldr	r3, [r3, #4]
 80006f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d01f      	beq.n	8000738 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80006f8:	4b0e      	ldr	r3, [pc, #56]	; (8000734 <HAL_GPIO_Init+0x2c0>)
 80006fa:	68da      	ldr	r2, [r3, #12]
 80006fc:	490d      	ldr	r1, [pc, #52]	; (8000734 <HAL_GPIO_Init+0x2c0>)
 80006fe:	69bb      	ldr	r3, [r7, #24]
 8000700:	4313      	orrs	r3, r2
 8000702:	60cb      	str	r3, [r1, #12]
 8000704:	e01f      	b.n	8000746 <HAL_GPIO_Init+0x2d2>
 8000706:	bf00      	nop
 8000708:	10320000 	.word	0x10320000
 800070c:	10310000 	.word	0x10310000
 8000710:	10220000 	.word	0x10220000
 8000714:	10210000 	.word	0x10210000
 8000718:	10120000 	.word	0x10120000
 800071c:	10110000 	.word	0x10110000
 8000720:	40021000 	.word	0x40021000
 8000724:	40010000 	.word	0x40010000
 8000728:	40010800 	.word	0x40010800
 800072c:	40010c00 	.word	0x40010c00
 8000730:	40011000 	.word	0x40011000
 8000734:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000738:	4b0b      	ldr	r3, [pc, #44]	; (8000768 <HAL_GPIO_Init+0x2f4>)
 800073a:	68da      	ldr	r2, [r3, #12]
 800073c:	69bb      	ldr	r3, [r7, #24]
 800073e:	43db      	mvns	r3, r3
 8000740:	4909      	ldr	r1, [pc, #36]	; (8000768 <HAL_GPIO_Init+0x2f4>)
 8000742:	4013      	ands	r3, r2
 8000744:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000748:	3301      	adds	r3, #1
 800074a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	681a      	ldr	r2, [r3, #0]
 8000750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000752:	fa22 f303 	lsr.w	r3, r2, r3
 8000756:	2b00      	cmp	r3, #0
 8000758:	f47f ae96 	bne.w	8000488 <HAL_GPIO_Init+0x14>
  }
}
 800075c:	bf00      	nop
 800075e:	bf00      	nop
 8000760:	372c      	adds	r7, #44	; 0x2c
 8000762:	46bd      	mov	sp, r7
 8000764:	bc80      	pop	{r7}
 8000766:	4770      	bx	lr
 8000768:	40010400 	.word	0x40010400

0800076c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800076c:	b480      	push	{r7}
 800076e:	b085      	sub	sp, #20
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	460b      	mov	r3, r1
 8000776:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	689a      	ldr	r2, [r3, #8]
 800077c:	887b      	ldrh	r3, [r7, #2]
 800077e:	4013      	ands	r3, r2
 8000780:	2b00      	cmp	r3, #0
 8000782:	d002      	beq.n	800078a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000784:	2301      	movs	r3, #1
 8000786:	73fb      	strb	r3, [r7, #15]
 8000788:	e001      	b.n	800078e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800078a:	2300      	movs	r3, #0
 800078c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800078e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000790:	4618      	mov	r0, r3
 8000792:	3714      	adds	r7, #20
 8000794:	46bd      	mov	sp, r7
 8000796:	bc80      	pop	{r7}
 8000798:	4770      	bx	lr

0800079a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800079a:	b480      	push	{r7}
 800079c:	b083      	sub	sp, #12
 800079e:	af00      	add	r7, sp, #0
 80007a0:	6078      	str	r0, [r7, #4]
 80007a2:	460b      	mov	r3, r1
 80007a4:	807b      	strh	r3, [r7, #2]
 80007a6:	4613      	mov	r3, r2
 80007a8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80007aa:	787b      	ldrb	r3, [r7, #1]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d003      	beq.n	80007b8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80007b0:	887a      	ldrh	r2, [r7, #2]
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80007b6:	e003      	b.n	80007c0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80007b8:	887b      	ldrh	r3, [r7, #2]
 80007ba:	041a      	lsls	r2, r3, #16
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	611a      	str	r2, [r3, #16]
}
 80007c0:	bf00      	nop
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bc80      	pop	{r7}
 80007c8:	4770      	bx	lr

080007ca <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80007ca:	b480      	push	{r7}
 80007cc:	b085      	sub	sp, #20
 80007ce:	af00      	add	r7, sp, #0
 80007d0:	6078      	str	r0, [r7, #4]
 80007d2:	460b      	mov	r3, r1
 80007d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	68db      	ldr	r3, [r3, #12]
 80007da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80007dc:	887a      	ldrh	r2, [r7, #2]
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	4013      	ands	r3, r2
 80007e2:	041a      	lsls	r2, r3, #16
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	43d9      	mvns	r1, r3
 80007e8:	887b      	ldrh	r3, [r7, #2]
 80007ea:	400b      	ands	r3, r1
 80007ec:	431a      	orrs	r2, r3
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	611a      	str	r2, [r3, #16]
}
 80007f2:	bf00      	nop
 80007f4:	3714      	adds	r7, #20
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bc80      	pop	{r7}
 80007fa:	4770      	bx	lr

080007fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b086      	sub	sp, #24
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d101      	bne.n	800080e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800080a:	2301      	movs	r3, #1
 800080c:	e272      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	f003 0301 	and.w	r3, r3, #1
 8000816:	2b00      	cmp	r3, #0
 8000818:	f000 8087 	beq.w	800092a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800081c:	4b92      	ldr	r3, [pc, #584]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	f003 030c 	and.w	r3, r3, #12
 8000824:	2b04      	cmp	r3, #4
 8000826:	d00c      	beq.n	8000842 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000828:	4b8f      	ldr	r3, [pc, #572]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 800082a:	685b      	ldr	r3, [r3, #4]
 800082c:	f003 030c 	and.w	r3, r3, #12
 8000830:	2b08      	cmp	r3, #8
 8000832:	d112      	bne.n	800085a <HAL_RCC_OscConfig+0x5e>
 8000834:	4b8c      	ldr	r3, [pc, #560]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 8000836:	685b      	ldr	r3, [r3, #4]
 8000838:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800083c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000840:	d10b      	bne.n	800085a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000842:	4b89      	ldr	r3, [pc, #548]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800084a:	2b00      	cmp	r3, #0
 800084c:	d06c      	beq.n	8000928 <HAL_RCC_OscConfig+0x12c>
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d168      	bne.n	8000928 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000856:	2301      	movs	r3, #1
 8000858:	e24c      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	685b      	ldr	r3, [r3, #4]
 800085e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000862:	d106      	bne.n	8000872 <HAL_RCC_OscConfig+0x76>
 8000864:	4b80      	ldr	r3, [pc, #512]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a7f      	ldr	r2, [pc, #508]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 800086a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800086e:	6013      	str	r3, [r2, #0]
 8000870:	e02e      	b.n	80008d0 <HAL_RCC_OscConfig+0xd4>
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d10c      	bne.n	8000894 <HAL_RCC_OscConfig+0x98>
 800087a:	4b7b      	ldr	r3, [pc, #492]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4a7a      	ldr	r2, [pc, #488]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 8000880:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000884:	6013      	str	r3, [r2, #0]
 8000886:	4b78      	ldr	r3, [pc, #480]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	4a77      	ldr	r2, [pc, #476]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 800088c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000890:	6013      	str	r3, [r2, #0]
 8000892:	e01d      	b.n	80008d0 <HAL_RCC_OscConfig+0xd4>
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800089c:	d10c      	bne.n	80008b8 <HAL_RCC_OscConfig+0xbc>
 800089e:	4b72      	ldr	r3, [pc, #456]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4a71      	ldr	r2, [pc, #452]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 80008a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008a8:	6013      	str	r3, [r2, #0]
 80008aa:	4b6f      	ldr	r3, [pc, #444]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a6e      	ldr	r2, [pc, #440]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 80008b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008b4:	6013      	str	r3, [r2, #0]
 80008b6:	e00b      	b.n	80008d0 <HAL_RCC_OscConfig+0xd4>
 80008b8:	4b6b      	ldr	r3, [pc, #428]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a6a      	ldr	r2, [pc, #424]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 80008be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008c2:	6013      	str	r3, [r2, #0]
 80008c4:	4b68      	ldr	r3, [pc, #416]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a67      	ldr	r2, [pc, #412]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 80008ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	685b      	ldr	r3, [r3, #4]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d013      	beq.n	8000900 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008d8:	f7ff fc90 	bl	80001fc <HAL_GetTick>
 80008dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008de:	e008      	b.n	80008f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80008e0:	f7ff fc8c 	bl	80001fc <HAL_GetTick>
 80008e4:	4602      	mov	r2, r0
 80008e6:	693b      	ldr	r3, [r7, #16]
 80008e8:	1ad3      	subs	r3, r2, r3
 80008ea:	2b64      	cmp	r3, #100	; 0x64
 80008ec:	d901      	bls.n	80008f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80008ee:	2303      	movs	r3, #3
 80008f0:	e200      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008f2:	4b5d      	ldr	r3, [pc, #372]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d0f0      	beq.n	80008e0 <HAL_RCC_OscConfig+0xe4>
 80008fe:	e014      	b.n	800092a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000900:	f7ff fc7c 	bl	80001fc <HAL_GetTick>
 8000904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000906:	e008      	b.n	800091a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000908:	f7ff fc78 	bl	80001fc <HAL_GetTick>
 800090c:	4602      	mov	r2, r0
 800090e:	693b      	ldr	r3, [r7, #16]
 8000910:	1ad3      	subs	r3, r2, r3
 8000912:	2b64      	cmp	r3, #100	; 0x64
 8000914:	d901      	bls.n	800091a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000916:	2303      	movs	r3, #3
 8000918:	e1ec      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800091a:	4b53      	ldr	r3, [pc, #332]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000922:	2b00      	cmp	r3, #0
 8000924:	d1f0      	bne.n	8000908 <HAL_RCC_OscConfig+0x10c>
 8000926:	e000      	b.n	800092a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000928:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	f003 0302 	and.w	r3, r3, #2
 8000932:	2b00      	cmp	r3, #0
 8000934:	d063      	beq.n	80009fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000936:	4b4c      	ldr	r3, [pc, #304]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	f003 030c 	and.w	r3, r3, #12
 800093e:	2b00      	cmp	r3, #0
 8000940:	d00b      	beq.n	800095a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000942:	4b49      	ldr	r3, [pc, #292]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	f003 030c 	and.w	r3, r3, #12
 800094a:	2b08      	cmp	r3, #8
 800094c:	d11c      	bne.n	8000988 <HAL_RCC_OscConfig+0x18c>
 800094e:	4b46      	ldr	r3, [pc, #280]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 8000950:	685b      	ldr	r3, [r3, #4]
 8000952:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000956:	2b00      	cmp	r3, #0
 8000958:	d116      	bne.n	8000988 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800095a:	4b43      	ldr	r3, [pc, #268]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	f003 0302 	and.w	r3, r3, #2
 8000962:	2b00      	cmp	r3, #0
 8000964:	d005      	beq.n	8000972 <HAL_RCC_OscConfig+0x176>
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	691b      	ldr	r3, [r3, #16]
 800096a:	2b01      	cmp	r3, #1
 800096c:	d001      	beq.n	8000972 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800096e:	2301      	movs	r3, #1
 8000970:	e1c0      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000972:	4b3d      	ldr	r3, [pc, #244]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	695b      	ldr	r3, [r3, #20]
 800097e:	00db      	lsls	r3, r3, #3
 8000980:	4939      	ldr	r1, [pc, #228]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 8000982:	4313      	orrs	r3, r2
 8000984:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000986:	e03a      	b.n	80009fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	691b      	ldr	r3, [r3, #16]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d020      	beq.n	80009d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000990:	4b36      	ldr	r3, [pc, #216]	; (8000a6c <HAL_RCC_OscConfig+0x270>)
 8000992:	2201      	movs	r2, #1
 8000994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000996:	f7ff fc31 	bl	80001fc <HAL_GetTick>
 800099a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800099c:	e008      	b.n	80009b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800099e:	f7ff fc2d 	bl	80001fc <HAL_GetTick>
 80009a2:	4602      	mov	r2, r0
 80009a4:	693b      	ldr	r3, [r7, #16]
 80009a6:	1ad3      	subs	r3, r2, r3
 80009a8:	2b02      	cmp	r3, #2
 80009aa:	d901      	bls.n	80009b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80009ac:	2303      	movs	r3, #3
 80009ae:	e1a1      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009b0:	4b2d      	ldr	r3, [pc, #180]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f003 0302 	and.w	r3, r3, #2
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d0f0      	beq.n	800099e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009bc:	4b2a      	ldr	r3, [pc, #168]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	695b      	ldr	r3, [r3, #20]
 80009c8:	00db      	lsls	r3, r3, #3
 80009ca:	4927      	ldr	r1, [pc, #156]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 80009cc:	4313      	orrs	r3, r2
 80009ce:	600b      	str	r3, [r1, #0]
 80009d0:	e015      	b.n	80009fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80009d2:	4b26      	ldr	r3, [pc, #152]	; (8000a6c <HAL_RCC_OscConfig+0x270>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009d8:	f7ff fc10 	bl	80001fc <HAL_GetTick>
 80009dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009de:	e008      	b.n	80009f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80009e0:	f7ff fc0c 	bl	80001fc <HAL_GetTick>
 80009e4:	4602      	mov	r2, r0
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	1ad3      	subs	r3, r2, r3
 80009ea:	2b02      	cmp	r3, #2
 80009ec:	d901      	bls.n	80009f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80009ee:	2303      	movs	r3, #3
 80009f0:	e180      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009f2:	4b1d      	ldr	r3, [pc, #116]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f003 0302 	and.w	r3, r3, #2
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d1f0      	bne.n	80009e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	f003 0308 	and.w	r3, r3, #8
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d03a      	beq.n	8000a80 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	699b      	ldr	r3, [r3, #24]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d019      	beq.n	8000a46 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000a12:	4b17      	ldr	r3, [pc, #92]	; (8000a70 <HAL_RCC_OscConfig+0x274>)
 8000a14:	2201      	movs	r2, #1
 8000a16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a18:	f7ff fbf0 	bl	80001fc <HAL_GetTick>
 8000a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a1e:	e008      	b.n	8000a32 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000a20:	f7ff fbec 	bl	80001fc <HAL_GetTick>
 8000a24:	4602      	mov	r2, r0
 8000a26:	693b      	ldr	r3, [r7, #16]
 8000a28:	1ad3      	subs	r3, r2, r3
 8000a2a:	2b02      	cmp	r3, #2
 8000a2c:	d901      	bls.n	8000a32 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000a2e:	2303      	movs	r3, #3
 8000a30:	e160      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a32:	4b0d      	ldr	r3, [pc, #52]	; (8000a68 <HAL_RCC_OscConfig+0x26c>)
 8000a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a36:	f003 0302 	and.w	r3, r3, #2
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d0f0      	beq.n	8000a20 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000a3e:	2001      	movs	r0, #1
 8000a40:	f000 fad8 	bl	8000ff4 <RCC_Delay>
 8000a44:	e01c      	b.n	8000a80 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a46:	4b0a      	ldr	r3, [pc, #40]	; (8000a70 <HAL_RCC_OscConfig+0x274>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a4c:	f7ff fbd6 	bl	80001fc <HAL_GetTick>
 8000a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a52:	e00f      	b.n	8000a74 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000a54:	f7ff fbd2 	bl	80001fc <HAL_GetTick>
 8000a58:	4602      	mov	r2, r0
 8000a5a:	693b      	ldr	r3, [r7, #16]
 8000a5c:	1ad3      	subs	r3, r2, r3
 8000a5e:	2b02      	cmp	r3, #2
 8000a60:	d908      	bls.n	8000a74 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000a62:	2303      	movs	r3, #3
 8000a64:	e146      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
 8000a66:	bf00      	nop
 8000a68:	40021000 	.word	0x40021000
 8000a6c:	42420000 	.word	0x42420000
 8000a70:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a74:	4b92      	ldr	r3, [pc, #584]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a78:	f003 0302 	and.w	r3, r3, #2
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d1e9      	bne.n	8000a54 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f003 0304 	and.w	r3, r3, #4
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	f000 80a6 	beq.w	8000bda <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a92:	4b8b      	ldr	r3, [pc, #556]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a94:	69db      	ldr	r3, [r3, #28]
 8000a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d10d      	bne.n	8000aba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a9e:	4b88      	ldr	r3, [pc, #544]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000aa0:	69db      	ldr	r3, [r3, #28]
 8000aa2:	4a87      	ldr	r2, [pc, #540]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aa8:	61d3      	str	r3, [r2, #28]
 8000aaa:	4b85      	ldr	r3, [pc, #532]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000aac:	69db      	ldr	r3, [r3, #28]
 8000aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ab2:	60bb      	str	r3, [r7, #8]
 8000ab4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000aba:	4b82      	ldr	r3, [pc, #520]	; (8000cc4 <HAL_RCC_OscConfig+0x4c8>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d118      	bne.n	8000af8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ac6:	4b7f      	ldr	r3, [pc, #508]	; (8000cc4 <HAL_RCC_OscConfig+0x4c8>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4a7e      	ldr	r2, [pc, #504]	; (8000cc4 <HAL_RCC_OscConfig+0x4c8>)
 8000acc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ad0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ad2:	f7ff fb93 	bl	80001fc <HAL_GetTick>
 8000ad6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ad8:	e008      	b.n	8000aec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ada:	f7ff fb8f 	bl	80001fc <HAL_GetTick>
 8000ade:	4602      	mov	r2, r0
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	1ad3      	subs	r3, r2, r3
 8000ae4:	2b64      	cmp	r3, #100	; 0x64
 8000ae6:	d901      	bls.n	8000aec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ae8:	2303      	movs	r3, #3
 8000aea:	e103      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000aec:	4b75      	ldr	r3, [pc, #468]	; (8000cc4 <HAL_RCC_OscConfig+0x4c8>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d0f0      	beq.n	8000ada <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d106      	bne.n	8000b0e <HAL_RCC_OscConfig+0x312>
 8000b00:	4b6f      	ldr	r3, [pc, #444]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b02:	6a1b      	ldr	r3, [r3, #32]
 8000b04:	4a6e      	ldr	r2, [pc, #440]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b06:	f043 0301 	orr.w	r3, r3, #1
 8000b0a:	6213      	str	r3, [r2, #32]
 8000b0c:	e02d      	b.n	8000b6a <HAL_RCC_OscConfig+0x36e>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	68db      	ldr	r3, [r3, #12]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d10c      	bne.n	8000b30 <HAL_RCC_OscConfig+0x334>
 8000b16:	4b6a      	ldr	r3, [pc, #424]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b18:	6a1b      	ldr	r3, [r3, #32]
 8000b1a:	4a69      	ldr	r2, [pc, #420]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b1c:	f023 0301 	bic.w	r3, r3, #1
 8000b20:	6213      	str	r3, [r2, #32]
 8000b22:	4b67      	ldr	r3, [pc, #412]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b24:	6a1b      	ldr	r3, [r3, #32]
 8000b26:	4a66      	ldr	r2, [pc, #408]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b28:	f023 0304 	bic.w	r3, r3, #4
 8000b2c:	6213      	str	r3, [r2, #32]
 8000b2e:	e01c      	b.n	8000b6a <HAL_RCC_OscConfig+0x36e>
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	2b05      	cmp	r3, #5
 8000b36:	d10c      	bne.n	8000b52 <HAL_RCC_OscConfig+0x356>
 8000b38:	4b61      	ldr	r3, [pc, #388]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b3a:	6a1b      	ldr	r3, [r3, #32]
 8000b3c:	4a60      	ldr	r2, [pc, #384]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b3e:	f043 0304 	orr.w	r3, r3, #4
 8000b42:	6213      	str	r3, [r2, #32]
 8000b44:	4b5e      	ldr	r3, [pc, #376]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b46:	6a1b      	ldr	r3, [r3, #32]
 8000b48:	4a5d      	ldr	r2, [pc, #372]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b4a:	f043 0301 	orr.w	r3, r3, #1
 8000b4e:	6213      	str	r3, [r2, #32]
 8000b50:	e00b      	b.n	8000b6a <HAL_RCC_OscConfig+0x36e>
 8000b52:	4b5b      	ldr	r3, [pc, #364]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b54:	6a1b      	ldr	r3, [r3, #32]
 8000b56:	4a5a      	ldr	r2, [pc, #360]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b58:	f023 0301 	bic.w	r3, r3, #1
 8000b5c:	6213      	str	r3, [r2, #32]
 8000b5e:	4b58      	ldr	r3, [pc, #352]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b60:	6a1b      	ldr	r3, [r3, #32]
 8000b62:	4a57      	ldr	r2, [pc, #348]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b64:	f023 0304 	bic.w	r3, r3, #4
 8000b68:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	68db      	ldr	r3, [r3, #12]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d015      	beq.n	8000b9e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b72:	f7ff fb43 	bl	80001fc <HAL_GetTick>
 8000b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b78:	e00a      	b.n	8000b90 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b7a:	f7ff fb3f 	bl	80001fc <HAL_GetTick>
 8000b7e:	4602      	mov	r2, r0
 8000b80:	693b      	ldr	r3, [r7, #16]
 8000b82:	1ad3      	subs	r3, r2, r3
 8000b84:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d901      	bls.n	8000b90 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000b8c:	2303      	movs	r3, #3
 8000b8e:	e0b1      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b90:	4b4b      	ldr	r3, [pc, #300]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b92:	6a1b      	ldr	r3, [r3, #32]
 8000b94:	f003 0302 	and.w	r3, r3, #2
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d0ee      	beq.n	8000b7a <HAL_RCC_OscConfig+0x37e>
 8000b9c:	e014      	b.n	8000bc8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b9e:	f7ff fb2d 	bl	80001fc <HAL_GetTick>
 8000ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ba4:	e00a      	b.n	8000bbc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ba6:	f7ff fb29 	bl	80001fc <HAL_GetTick>
 8000baa:	4602      	mov	r2, r0
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	1ad3      	subs	r3, r2, r3
 8000bb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d901      	bls.n	8000bbc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000bb8:	2303      	movs	r3, #3
 8000bba:	e09b      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bbc:	4b40      	ldr	r3, [pc, #256]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000bbe:	6a1b      	ldr	r3, [r3, #32]
 8000bc0:	f003 0302 	and.w	r3, r3, #2
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d1ee      	bne.n	8000ba6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000bc8:	7dfb      	ldrb	r3, [r7, #23]
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d105      	bne.n	8000bda <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000bce:	4b3c      	ldr	r3, [pc, #240]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000bd0:	69db      	ldr	r3, [r3, #28]
 8000bd2:	4a3b      	ldr	r2, [pc, #236]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000bd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000bd8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	69db      	ldr	r3, [r3, #28]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	f000 8087 	beq.w	8000cf2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000be4:	4b36      	ldr	r3, [pc, #216]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	f003 030c 	and.w	r3, r3, #12
 8000bec:	2b08      	cmp	r3, #8
 8000bee:	d061      	beq.n	8000cb4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	69db      	ldr	r3, [r3, #28]
 8000bf4:	2b02      	cmp	r3, #2
 8000bf6:	d146      	bne.n	8000c86 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bf8:	4b33      	ldr	r3, [pc, #204]	; (8000cc8 <HAL_RCC_OscConfig+0x4cc>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bfe:	f7ff fafd 	bl	80001fc <HAL_GetTick>
 8000c02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c04:	e008      	b.n	8000c18 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c06:	f7ff faf9 	bl	80001fc <HAL_GetTick>
 8000c0a:	4602      	mov	r2, r0
 8000c0c:	693b      	ldr	r3, [r7, #16]
 8000c0e:	1ad3      	subs	r3, r2, r3
 8000c10:	2b02      	cmp	r3, #2
 8000c12:	d901      	bls.n	8000c18 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000c14:	2303      	movs	r3, #3
 8000c16:	e06d      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c18:	4b29      	ldr	r3, [pc, #164]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d1f0      	bne.n	8000c06 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	6a1b      	ldr	r3, [r3, #32]
 8000c28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c2c:	d108      	bne.n	8000c40 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c2e:	4b24      	ldr	r3, [pc, #144]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	689b      	ldr	r3, [r3, #8]
 8000c3a:	4921      	ldr	r1, [pc, #132]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c40:	4b1f      	ldr	r3, [pc, #124]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	6a19      	ldr	r1, [r3, #32]
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c50:	430b      	orrs	r3, r1
 8000c52:	491b      	ldr	r1, [pc, #108]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000c54:	4313      	orrs	r3, r2
 8000c56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000c58:	4b1b      	ldr	r3, [pc, #108]	; (8000cc8 <HAL_RCC_OscConfig+0x4cc>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c5e:	f7ff facd 	bl	80001fc <HAL_GetTick>
 8000c62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c64:	e008      	b.n	8000c78 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c66:	f7ff fac9 	bl	80001fc <HAL_GetTick>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	1ad3      	subs	r3, r2, r3
 8000c70:	2b02      	cmp	r3, #2
 8000c72:	d901      	bls.n	8000c78 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000c74:	2303      	movs	r3, #3
 8000c76:	e03d      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c78:	4b11      	ldr	r3, [pc, #68]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d0f0      	beq.n	8000c66 <HAL_RCC_OscConfig+0x46a>
 8000c84:	e035      	b.n	8000cf2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c86:	4b10      	ldr	r3, [pc, #64]	; (8000cc8 <HAL_RCC_OscConfig+0x4cc>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c8c:	f7ff fab6 	bl	80001fc <HAL_GetTick>
 8000c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c92:	e008      	b.n	8000ca6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c94:	f7ff fab2 	bl	80001fc <HAL_GetTick>
 8000c98:	4602      	mov	r2, r0
 8000c9a:	693b      	ldr	r3, [r7, #16]
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	2b02      	cmp	r3, #2
 8000ca0:	d901      	bls.n	8000ca6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	e026      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ca6:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <HAL_RCC_OscConfig+0x4c4>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d1f0      	bne.n	8000c94 <HAL_RCC_OscConfig+0x498>
 8000cb2:	e01e      	b.n	8000cf2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	69db      	ldr	r3, [r3, #28]
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d107      	bne.n	8000ccc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	e019      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
 8000cc0:	40021000 	.word	0x40021000
 8000cc4:	40007000 	.word	0x40007000
 8000cc8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000ccc:	4b0b      	ldr	r3, [pc, #44]	; (8000cfc <HAL_RCC_OscConfig+0x500>)
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	6a1b      	ldr	r3, [r3, #32]
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	d106      	bne.n	8000cee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000cea:	429a      	cmp	r2, r3
 8000cec:	d001      	beq.n	8000cf2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e000      	b.n	8000cf4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000cf2:	2300      	movs	r3, #0
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3718      	adds	r7, #24
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40021000 	.word	0x40021000

08000d00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b084      	sub	sp, #16
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d101      	bne.n	8000d14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000d10:	2301      	movs	r3, #1
 8000d12:	e0d0      	b.n	8000eb6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000d14:	4b6a      	ldr	r3, [pc, #424]	; (8000ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f003 0307 	and.w	r3, r3, #7
 8000d1c:	683a      	ldr	r2, [r7, #0]
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	d910      	bls.n	8000d44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d22:	4b67      	ldr	r3, [pc, #412]	; (8000ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f023 0207 	bic.w	r2, r3, #7
 8000d2a:	4965      	ldr	r1, [pc, #404]	; (8000ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d32:	4b63      	ldr	r3, [pc, #396]	; (8000ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f003 0307 	and.w	r3, r3, #7
 8000d3a:	683a      	ldr	r2, [r7, #0]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d001      	beq.n	8000d44 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000d40:	2301      	movs	r3, #1
 8000d42:	e0b8      	b.n	8000eb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	f003 0302 	and.w	r3, r3, #2
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d020      	beq.n	8000d92 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	f003 0304 	and.w	r3, r3, #4
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d005      	beq.n	8000d68 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d5c:	4b59      	ldr	r3, [pc, #356]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	4a58      	ldr	r2, [pc, #352]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d62:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000d66:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f003 0308 	and.w	r3, r3, #8
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d005      	beq.n	8000d80 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d74:	4b53      	ldr	r3, [pc, #332]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	4a52      	ldr	r2, [pc, #328]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d7a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000d7e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d80:	4b50      	ldr	r3, [pc, #320]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	689b      	ldr	r3, [r3, #8]
 8000d8c:	494d      	ldr	r1, [pc, #308]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f003 0301 	and.w	r3, r3, #1
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d040      	beq.n	8000e20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d107      	bne.n	8000db6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000da6:	4b47      	ldr	r3, [pc, #284]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d115      	bne.n	8000dde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e07f      	b.n	8000eb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	2b02      	cmp	r3, #2
 8000dbc:	d107      	bne.n	8000dce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000dbe:	4b41      	ldr	r3, [pc, #260]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d109      	bne.n	8000dde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	e073      	b.n	8000eb6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dce:	4b3d      	ldr	r3, [pc, #244]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f003 0302 	and.w	r3, r3, #2
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d101      	bne.n	8000dde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	e06b      	b.n	8000eb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000dde:	4b39      	ldr	r3, [pc, #228]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f023 0203 	bic.w	r2, r3, #3
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	4936      	ldr	r1, [pc, #216]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000dec:	4313      	orrs	r3, r2
 8000dee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000df0:	f7ff fa04 	bl	80001fc <HAL_GetTick>
 8000df4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000df6:	e00a      	b.n	8000e0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000df8:	f7ff fa00 	bl	80001fc <HAL_GetTick>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d901      	bls.n	8000e0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	e053      	b.n	8000eb6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000e0e:	4b2d      	ldr	r3, [pc, #180]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f003 020c 	and.w	r2, r3, #12
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	009b      	lsls	r3, r3, #2
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	d1eb      	bne.n	8000df8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000e20:	4b27      	ldr	r3, [pc, #156]	; (8000ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f003 0307 	and.w	r3, r3, #7
 8000e28:	683a      	ldr	r2, [r7, #0]
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	d210      	bcs.n	8000e50 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e2e:	4b24      	ldr	r3, [pc, #144]	; (8000ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f023 0207 	bic.w	r2, r3, #7
 8000e36:	4922      	ldr	r1, [pc, #136]	; (8000ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e3e:	4b20      	ldr	r3, [pc, #128]	; (8000ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f003 0307 	and.w	r3, r3, #7
 8000e46:	683a      	ldr	r2, [r7, #0]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d001      	beq.n	8000e50 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	e032      	b.n	8000eb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f003 0304 	and.w	r3, r3, #4
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d008      	beq.n	8000e6e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e5c:	4b19      	ldr	r3, [pc, #100]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	68db      	ldr	r3, [r3, #12]
 8000e68:	4916      	ldr	r1, [pc, #88]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f003 0308 	and.w	r3, r3, #8
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d009      	beq.n	8000e8e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000e7a:	4b12      	ldr	r3, [pc, #72]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	691b      	ldr	r3, [r3, #16]
 8000e86:	00db      	lsls	r3, r3, #3
 8000e88:	490e      	ldr	r1, [pc, #56]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000e8e:	f000 f821 	bl	8000ed4 <HAL_RCC_GetSysClockFreq>
 8000e92:	4602      	mov	r2, r0
 8000e94:	4b0b      	ldr	r3, [pc, #44]	; (8000ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	091b      	lsrs	r3, r3, #4
 8000e9a:	f003 030f 	and.w	r3, r3, #15
 8000e9e:	490a      	ldr	r1, [pc, #40]	; (8000ec8 <HAL_RCC_ClockConfig+0x1c8>)
 8000ea0:	5ccb      	ldrb	r3, [r1, r3]
 8000ea2:	fa22 f303 	lsr.w	r3, r2, r3
 8000ea6:	4a09      	ldr	r2, [pc, #36]	; (8000ecc <HAL_RCC_ClockConfig+0x1cc>)
 8000ea8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000eaa:	4b09      	ldr	r3, [pc, #36]	; (8000ed0 <HAL_RCC_ClockConfig+0x1d0>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff f962 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3710      	adds	r7, #16
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	40022000 	.word	0x40022000
 8000ec4:	40021000 	.word	0x40021000
 8000ec8:	08003444 	.word	0x08003444
 8000ecc:	2000003c 	.word	0x2000003c
 8000ed0:	20000000 	.word	0x20000000

08000ed4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000ed4:	b490      	push	{r4, r7}
 8000ed6:	b08a      	sub	sp, #40	; 0x28
 8000ed8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000eda:	4b29      	ldr	r3, [pc, #164]	; (8000f80 <HAL_RCC_GetSysClockFreq+0xac>)
 8000edc:	1d3c      	adds	r4, r7, #4
 8000ede:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ee0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000ee4:	f240 2301 	movw	r3, #513	; 0x201
 8000ee8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000eea:	2300      	movs	r3, #0
 8000eec:	61fb      	str	r3, [r7, #28]
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61bb      	str	r3, [r7, #24]
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	627b      	str	r3, [r7, #36]	; 0x24
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000efa:	2300      	movs	r3, #0
 8000efc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000efe:	4b21      	ldr	r3, [pc, #132]	; (8000f84 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	f003 030c 	and.w	r3, r3, #12
 8000f0a:	2b04      	cmp	r3, #4
 8000f0c:	d002      	beq.n	8000f14 <HAL_RCC_GetSysClockFreq+0x40>
 8000f0e:	2b08      	cmp	r3, #8
 8000f10:	d003      	beq.n	8000f1a <HAL_RCC_GetSysClockFreq+0x46>
 8000f12:	e02b      	b.n	8000f6c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000f14:	4b1c      	ldr	r3, [pc, #112]	; (8000f88 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000f16:	623b      	str	r3, [r7, #32]
      break;
 8000f18:	e02b      	b.n	8000f72 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	0c9b      	lsrs	r3, r3, #18
 8000f1e:	f003 030f 	and.w	r3, r3, #15
 8000f22:	3328      	adds	r3, #40	; 0x28
 8000f24:	443b      	add	r3, r7
 8000f26:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000f2a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d012      	beq.n	8000f5c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f36:	4b13      	ldr	r3, [pc, #76]	; (8000f84 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	0c5b      	lsrs	r3, r3, #17
 8000f3c:	f003 0301 	and.w	r3, r3, #1
 8000f40:	3328      	adds	r3, #40	; 0x28
 8000f42:	443b      	add	r3, r7
 8000f44:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000f48:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	4a0e      	ldr	r2, [pc, #56]	; (8000f88 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000f4e:	fb03 f202 	mul.w	r2, r3, r2
 8000f52:	69bb      	ldr	r3, [r7, #24]
 8000f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f58:	627b      	str	r3, [r7, #36]	; 0x24
 8000f5a:	e004      	b.n	8000f66 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	4a0b      	ldr	r2, [pc, #44]	; (8000f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8000f60:	fb02 f303 	mul.w	r3, r2, r3
 8000f64:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f68:	623b      	str	r3, [r7, #32]
      break;
 8000f6a:	e002      	b.n	8000f72 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000f6c:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000f6e:	623b      	str	r3, [r7, #32]
      break;
 8000f70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000f72:	6a3b      	ldr	r3, [r7, #32]
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3728      	adds	r7, #40	; 0x28
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bc90      	pop	{r4, r7}
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	08003420 	.word	0x08003420
 8000f84:	40021000 	.word	0x40021000
 8000f88:	007a1200 	.word	0x007a1200
 8000f8c:	003d0900 	.word	0x003d0900

08000f90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000f94:	4b02      	ldr	r3, [pc, #8]	; (8000fa0 <HAL_RCC_GetHCLKFreq+0x10>)
 8000f96:	681b      	ldr	r3, [r3, #0]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bc80      	pop	{r7}
 8000f9e:	4770      	bx	lr
 8000fa0:	2000003c 	.word	0x2000003c

08000fa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000fa8:	f7ff fff2 	bl	8000f90 <HAL_RCC_GetHCLKFreq>
 8000fac:	4602      	mov	r2, r0
 8000fae:	4b05      	ldr	r3, [pc, #20]	; (8000fc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	0a1b      	lsrs	r3, r3, #8
 8000fb4:	f003 0307 	and.w	r3, r3, #7
 8000fb8:	4903      	ldr	r1, [pc, #12]	; (8000fc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000fba:	5ccb      	ldrb	r3, [r1, r3]
 8000fbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	08003454 	.word	0x08003454

08000fcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000fd0:	f7ff ffde 	bl	8000f90 <HAL_RCC_GetHCLKFreq>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	4b05      	ldr	r3, [pc, #20]	; (8000fec <HAL_RCC_GetPCLK2Freq+0x20>)
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	0adb      	lsrs	r3, r3, #11
 8000fdc:	f003 0307 	and.w	r3, r3, #7
 8000fe0:	4903      	ldr	r1, [pc, #12]	; (8000ff0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000fe2:	5ccb      	ldrb	r3, [r1, r3]
 8000fe4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40021000 	.word	0x40021000
 8000ff0:	08003454 	.word	0x08003454

08000ff4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000ffc:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <RCC_Delay+0x34>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a0a      	ldr	r2, [pc, #40]	; (800102c <RCC_Delay+0x38>)
 8001002:	fba2 2303 	umull	r2, r3, r2, r3
 8001006:	0a5b      	lsrs	r3, r3, #9
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	fb02 f303 	mul.w	r3, r2, r3
 800100e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001010:	bf00      	nop
  }
  while (Delay --);
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	1e5a      	subs	r2, r3, #1
 8001016:	60fa      	str	r2, [r7, #12]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d1f9      	bne.n	8001010 <RCC_Delay+0x1c>
}
 800101c:	bf00      	nop
 800101e:	bf00      	nop
 8001020:	3714      	adds	r7, #20
 8001022:	46bd      	mov	sp, r7
 8001024:	bc80      	pop	{r7}
 8001026:	4770      	bx	lr
 8001028:	2000003c 	.word	0x2000003c
 800102c:	10624dd3 	.word	0x10624dd3

08001030 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d101      	bne.n	8001042 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	e041      	b.n	80010c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001048:	b2db      	uxtb	r3, r3
 800104a:	2b00      	cmp	r3, #0
 800104c:	d106      	bne.n	800105c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2200      	movs	r2, #0
 8001052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f001 fb88 	bl	800276c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2202      	movs	r2, #2
 8001060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3304      	adds	r3, #4
 800106c:	4619      	mov	r1, r3
 800106e:	4610      	mov	r0, r2
 8001070:	f000 fc42 	bl	80018f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2201      	movs	r2, #1
 8001078:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2201      	movs	r2, #1
 8001080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2201      	movs	r2, #1
 8001088:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2201      	movs	r2, #1
 8001090:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2201      	movs	r2, #1
 8001098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2201      	movs	r2, #1
 80010a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2201      	movs	r2, #1
 80010a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2201      	movs	r2, #1
 80010b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2201      	movs	r2, #1
 80010b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2201      	movs	r2, #1
 80010c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80010c4:	2300      	movs	r3, #0
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80010ce:	b480      	push	{r7}
 80010d0:	b083      	sub	sp, #12
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	6a1a      	ldr	r2, [r3, #32]
 80010dc:	f241 1311 	movw	r3, #4369	; 0x1111
 80010e0:	4013      	ands	r3, r2
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d10f      	bne.n	8001106 <HAL_TIM_Base_Stop+0x38>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	6a1a      	ldr	r2, [r3, #32]
 80010ec:	f240 4344 	movw	r3, #1092	; 0x444
 80010f0:	4013      	ands	r3, r2
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d107      	bne.n	8001106 <HAL_TIM_Base_Stop+0x38>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f022 0201 	bic.w	r2, r2, #1
 8001104:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2201      	movs	r2, #1
 800110a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800110e:	2300      	movs	r3, #0
}
 8001110:	4618      	mov	r0, r3
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	bc80      	pop	{r7}
 8001118:	4770      	bx	lr
	...

0800111c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800111c:	b480      	push	{r7}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800112a:	b2db      	uxtb	r3, r3
 800112c:	2b01      	cmp	r3, #1
 800112e:	d001      	beq.n	8001134 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e035      	b.n	80011a0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2202      	movs	r2, #2
 8001138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	68da      	ldr	r2, [r3, #12]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f042 0201 	orr.w	r2, r2, #1
 800114a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a16      	ldr	r2, [pc, #88]	; (80011ac <HAL_TIM_Base_Start_IT+0x90>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d009      	beq.n	800116a <HAL_TIM_Base_Start_IT+0x4e>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800115e:	d004      	beq.n	800116a <HAL_TIM_Base_Start_IT+0x4e>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a12      	ldr	r2, [pc, #72]	; (80011b0 <HAL_TIM_Base_Start_IT+0x94>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d111      	bne.n	800118e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	f003 0307 	and.w	r3, r3, #7
 8001174:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	2b06      	cmp	r3, #6
 800117a:	d010      	beq.n	800119e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f042 0201 	orr.w	r2, r2, #1
 800118a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800118c:	e007      	b.n	800119e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f042 0201 	orr.w	r2, r2, #1
 800119c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800119e:	2300      	movs	r3, #0
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3714      	adds	r7, #20
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bc80      	pop	{r7}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	40012c00 	.word	0x40012c00
 80011b0:	40000400 	.word	0x40000400

080011b4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d101      	bne.n	80011c6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e041      	b.n	800124a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d106      	bne.n	80011e0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2200      	movs	r2, #0
 80011d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f001 fb2a 	bl	8002834 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2202      	movs	r2, #2
 80011e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	3304      	adds	r3, #4
 80011f0:	4619      	mov	r1, r3
 80011f2:	4610      	mov	r0, r2
 80011f4:	f000 fb80 	bl	80018f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2201      	movs	r2, #1
 80011fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2201      	movs	r2, #1
 8001204:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2201      	movs	r2, #1
 800120c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2201      	movs	r2, #1
 8001214:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2201      	movs	r2, #1
 800121c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2201      	movs	r2, #1
 8001224:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2201      	movs	r2, #1
 800122c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2201      	movs	r2, #1
 8001234:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2201      	movs	r2, #1
 800123c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2201      	movs	r2, #1
 8001244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
	...

08001254 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d109      	bne.n	8001278 <HAL_TIM_OC_Start+0x24>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800126a:	b2db      	uxtb	r3, r3
 800126c:	2b01      	cmp	r3, #1
 800126e:	bf14      	ite	ne
 8001270:	2301      	movne	r3, #1
 8001272:	2300      	moveq	r3, #0
 8001274:	b2db      	uxtb	r3, r3
 8001276:	e022      	b.n	80012be <HAL_TIM_OC_Start+0x6a>
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	2b04      	cmp	r3, #4
 800127c:	d109      	bne.n	8001292 <HAL_TIM_OC_Start+0x3e>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001284:	b2db      	uxtb	r3, r3
 8001286:	2b01      	cmp	r3, #1
 8001288:	bf14      	ite	ne
 800128a:	2301      	movne	r3, #1
 800128c:	2300      	moveq	r3, #0
 800128e:	b2db      	uxtb	r3, r3
 8001290:	e015      	b.n	80012be <HAL_TIM_OC_Start+0x6a>
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	2b08      	cmp	r3, #8
 8001296:	d109      	bne.n	80012ac <HAL_TIM_OC_Start+0x58>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	bf14      	ite	ne
 80012a4:	2301      	movne	r3, #1
 80012a6:	2300      	moveq	r3, #0
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	e008      	b.n	80012be <HAL_TIM_OC_Start+0x6a>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	bf14      	ite	ne
 80012b8:	2301      	movne	r3, #1
 80012ba:	2300      	moveq	r3, #0
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e059      	b.n	800137a <HAL_TIM_OC_Start+0x126>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d104      	bne.n	80012d6 <HAL_TIM_OC_Start+0x82>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2202      	movs	r2, #2
 80012d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80012d4:	e013      	b.n	80012fe <HAL_TIM_OC_Start+0xaa>
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	2b04      	cmp	r3, #4
 80012da:	d104      	bne.n	80012e6 <HAL_TIM_OC_Start+0x92>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2202      	movs	r2, #2
 80012e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80012e4:	e00b      	b.n	80012fe <HAL_TIM_OC_Start+0xaa>
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	2b08      	cmp	r3, #8
 80012ea:	d104      	bne.n	80012f6 <HAL_TIM_OC_Start+0xa2>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2202      	movs	r2, #2
 80012f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80012f4:	e003      	b.n	80012fe <HAL_TIM_OC_Start+0xaa>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2202      	movs	r2, #2
 80012fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2201      	movs	r2, #1
 8001304:	6839      	ldr	r1, [r7, #0]
 8001306:	4618      	mov	r0, r3
 8001308:	f000 fd6c 	bl	8001de4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a1c      	ldr	r2, [pc, #112]	; (8001384 <HAL_TIM_OC_Start+0x130>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d107      	bne.n	8001326 <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001324:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a16      	ldr	r2, [pc, #88]	; (8001384 <HAL_TIM_OC_Start+0x130>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d009      	beq.n	8001344 <HAL_TIM_OC_Start+0xf0>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001338:	d004      	beq.n	8001344 <HAL_TIM_OC_Start+0xf0>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a12      	ldr	r2, [pc, #72]	; (8001388 <HAL_TIM_OC_Start+0x134>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d111      	bne.n	8001368 <HAL_TIM_OC_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	f003 0307 	and.w	r3, r3, #7
 800134e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	2b06      	cmp	r3, #6
 8001354:	d010      	beq.n	8001378 <HAL_TIM_OC_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f042 0201 	orr.w	r2, r2, #1
 8001364:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001366:	e007      	b.n	8001378 <HAL_TIM_OC_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f042 0201 	orr.w	r2, r2, #1
 8001376:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	40012c00 	.word	0x40012c00
 8001388:	40000400 	.word	0x40000400

0800138c <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	2200      	movs	r2, #0
 800139c:	6839      	ldr	r1, [r7, #0]
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 fd20 	bl	8001de4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a29      	ldr	r2, [pc, #164]	; (8001450 <HAL_TIM_OC_Stop+0xc4>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d117      	bne.n	80013de <HAL_TIM_OC_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	6a1a      	ldr	r2, [r3, #32]
 80013b4:	f241 1311 	movw	r3, #4369	; 0x1111
 80013b8:	4013      	ands	r3, r2
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d10f      	bne.n	80013de <HAL_TIM_OC_Stop+0x52>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	6a1a      	ldr	r2, [r3, #32]
 80013c4:	f240 4344 	movw	r3, #1092	; 0x444
 80013c8:	4013      	ands	r3, r2
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d107      	bne.n	80013de <HAL_TIM_OC_Stop+0x52>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80013dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	6a1a      	ldr	r2, [r3, #32]
 80013e4:	f241 1311 	movw	r3, #4369	; 0x1111
 80013e8:	4013      	ands	r3, r2
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d10f      	bne.n	800140e <HAL_TIM_OC_Stop+0x82>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	6a1a      	ldr	r2, [r3, #32]
 80013f4:	f240 4344 	movw	r3, #1092	; 0x444
 80013f8:	4013      	ands	r3, r2
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d107      	bne.n	800140e <HAL_TIM_OC_Stop+0x82>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f022 0201 	bic.w	r2, r2, #1
 800140c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d104      	bne.n	800141e <HAL_TIM_OC_Stop+0x92>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2201      	movs	r2, #1
 8001418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800141c:	e013      	b.n	8001446 <HAL_TIM_OC_Stop+0xba>
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	2b04      	cmp	r3, #4
 8001422:	d104      	bne.n	800142e <HAL_TIM_OC_Stop+0xa2>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2201      	movs	r2, #1
 8001428:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800142c:	e00b      	b.n	8001446 <HAL_TIM_OC_Stop+0xba>
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	2b08      	cmp	r3, #8
 8001432:	d104      	bne.n	800143e <HAL_TIM_OC_Stop+0xb2>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2201      	movs	r2, #1
 8001438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800143c:	e003      	b.n	8001446 <HAL_TIM_OC_Stop+0xba>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2201      	movs	r2, #1
 8001442:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8001446:	2300      	movs	r3, #0
}
 8001448:	4618      	mov	r0, r3
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	40012c00 	.word	0x40012c00

08001454 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	691b      	ldr	r3, [r3, #16]
 8001462:	f003 0302 	and.w	r3, r3, #2
 8001466:	2b02      	cmp	r3, #2
 8001468:	d122      	bne.n	80014b0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	f003 0302 	and.w	r3, r3, #2
 8001474:	2b02      	cmp	r3, #2
 8001476:	d11b      	bne.n	80014b0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f06f 0202 	mvn.w	r2, #2
 8001480:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2201      	movs	r2, #1
 8001486:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	699b      	ldr	r3, [r3, #24]
 800148e:	f003 0303 	and.w	r3, r3, #3
 8001492:	2b00      	cmp	r3, #0
 8001494:	d003      	beq.n	800149e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f000 fa12 	bl	80018c0 <HAL_TIM_IC_CaptureCallback>
 800149c:	e005      	b.n	80014aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f000 fa05 	bl	80018ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f000 fa14 	bl	80018d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2200      	movs	r2, #0
 80014ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	691b      	ldr	r3, [r3, #16]
 80014b6:	f003 0304 	and.w	r3, r3, #4
 80014ba:	2b04      	cmp	r3, #4
 80014bc:	d122      	bne.n	8001504 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	f003 0304 	and.w	r3, r3, #4
 80014c8:	2b04      	cmp	r3, #4
 80014ca:	d11b      	bne.n	8001504 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f06f 0204 	mvn.w	r2, #4
 80014d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2202      	movs	r2, #2
 80014da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	699b      	ldr	r3, [r3, #24]
 80014e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d003      	beq.n	80014f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f000 f9e8 	bl	80018c0 <HAL_TIM_IC_CaptureCallback>
 80014f0:	e005      	b.n	80014fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f000 f9db 	bl	80018ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f000 f9ea 	bl	80018d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2200      	movs	r2, #0
 8001502:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	691b      	ldr	r3, [r3, #16]
 800150a:	f003 0308 	and.w	r3, r3, #8
 800150e:	2b08      	cmp	r3, #8
 8001510:	d122      	bne.n	8001558 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	f003 0308 	and.w	r3, r3, #8
 800151c:	2b08      	cmp	r3, #8
 800151e:	d11b      	bne.n	8001558 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f06f 0208 	mvn.w	r2, #8
 8001528:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2204      	movs	r2, #4
 800152e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	69db      	ldr	r3, [r3, #28]
 8001536:	f003 0303 	and.w	r3, r3, #3
 800153a:	2b00      	cmp	r3, #0
 800153c:	d003      	beq.n	8001546 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f000 f9be 	bl	80018c0 <HAL_TIM_IC_CaptureCallback>
 8001544:	e005      	b.n	8001552 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f000 f9b1 	bl	80018ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f000 f9c0 	bl	80018d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2200      	movs	r2, #0
 8001556:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	691b      	ldr	r3, [r3, #16]
 800155e:	f003 0310 	and.w	r3, r3, #16
 8001562:	2b10      	cmp	r3, #16
 8001564:	d122      	bne.n	80015ac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	f003 0310 	and.w	r3, r3, #16
 8001570:	2b10      	cmp	r3, #16
 8001572:	d11b      	bne.n	80015ac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f06f 0210 	mvn.w	r2, #16
 800157c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2208      	movs	r2, #8
 8001582:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	69db      	ldr	r3, [r3, #28]
 800158a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800158e:	2b00      	cmp	r3, #0
 8001590:	d003      	beq.n	800159a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f000 f994 	bl	80018c0 <HAL_TIM_IC_CaptureCallback>
 8001598:	e005      	b.n	80015a6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f000 f987 	bl	80018ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f000 f996 	bl	80018d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2200      	movs	r2, #0
 80015aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	691b      	ldr	r3, [r3, #16]
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d10e      	bne.n	80015d8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d107      	bne.n	80015d8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f06f 0201 	mvn.w	r2, #1
 80015d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f000 f962 	bl	800189c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	691b      	ldr	r3, [r3, #16]
 80015de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015e2:	2b80      	cmp	r3, #128	; 0x80
 80015e4:	d10e      	bne.n	8001604 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015f0:	2b80      	cmp	r3, #128	; 0x80
 80015f2:	d107      	bne.n	8001604 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80015fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f000 fc75 	bl	8001eee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	691b      	ldr	r3, [r3, #16]
 800160a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800160e:	2b40      	cmp	r3, #64	; 0x40
 8001610:	d10e      	bne.n	8001630 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800161c:	2b40      	cmp	r3, #64	; 0x40
 800161e:	d107      	bne.n	8001630 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001628:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f000 f95a 	bl	80018e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	691b      	ldr	r3, [r3, #16]
 8001636:	f003 0320 	and.w	r3, r3, #32
 800163a:	2b20      	cmp	r3, #32
 800163c:	d10e      	bne.n	800165c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	f003 0320 	and.w	r3, r3, #32
 8001648:	2b20      	cmp	r3, #32
 800164a:	d107      	bne.n	800165c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f06f 0220 	mvn.w	r2, #32
 8001654:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f000 fc40 	bl	8001edc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800165c:	bf00      	nop
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}

08001664 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001676:	2b01      	cmp	r3, #1
 8001678:	d101      	bne.n	800167e <HAL_TIM_OC_ConfigChannel+0x1a>
 800167a:	2302      	movs	r3, #2
 800167c:	e046      	b.n	800170c <HAL_TIM_OC_ConfigChannel+0xa8>
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	2201      	movs	r2, #1
 8001682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2b0c      	cmp	r3, #12
 800168a:	d839      	bhi.n	8001700 <HAL_TIM_OC_ConfigChannel+0x9c>
 800168c:	a201      	add	r2, pc, #4	; (adr r2, 8001694 <HAL_TIM_OC_ConfigChannel+0x30>)
 800168e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001692:	bf00      	nop
 8001694:	080016c9 	.word	0x080016c9
 8001698:	08001701 	.word	0x08001701
 800169c:	08001701 	.word	0x08001701
 80016a0:	08001701 	.word	0x08001701
 80016a4:	080016d7 	.word	0x080016d7
 80016a8:	08001701 	.word	0x08001701
 80016ac:	08001701 	.word	0x08001701
 80016b0:	08001701 	.word	0x08001701
 80016b4:	080016e5 	.word	0x080016e5
 80016b8:	08001701 	.word	0x08001701
 80016bc:	08001701 	.word	0x08001701
 80016c0:	08001701 	.word	0x08001701
 80016c4:	080016f3 	.word	0x080016f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	68b9      	ldr	r1, [r7, #8]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 f96a 	bl	80019a8 <TIM_OC1_SetConfig>
      break;
 80016d4:	e015      	b.n	8001702 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	68b9      	ldr	r1, [r7, #8]
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 f9c9 	bl	8001a74 <TIM_OC2_SetConfig>
      break;
 80016e2:	e00e      	b.n	8001702 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	68b9      	ldr	r1, [r7, #8]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f000 fa2c 	bl	8001b48 <TIM_OC3_SetConfig>
      break;
 80016f0:	e007      	b.n	8001702 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	68b9      	ldr	r1, [r7, #8]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f000 fa8f 	bl	8001c1c <TIM_OC4_SetConfig>
      break;
 80016fe:	e000      	b.n	8001702 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8001700:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2200      	movs	r2, #0
 8001706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800170a:	2300      	movs	r3, #0
}
 800170c:	4618      	mov	r0, r3
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001724:	2b01      	cmp	r3, #1
 8001726:	d101      	bne.n	800172c <HAL_TIM_ConfigClockSource+0x18>
 8001728:	2302      	movs	r3, #2
 800172a:	e0b3      	b.n	8001894 <HAL_TIM_ConfigClockSource+0x180>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2201      	movs	r2, #1
 8001730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2202      	movs	r2, #2
 8001738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800174a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001752:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	68fa      	ldr	r2, [r7, #12]
 800175a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001764:	d03e      	beq.n	80017e4 <HAL_TIM_ConfigClockSource+0xd0>
 8001766:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800176a:	f200 8087 	bhi.w	800187c <HAL_TIM_ConfigClockSource+0x168>
 800176e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001772:	f000 8085 	beq.w	8001880 <HAL_TIM_ConfigClockSource+0x16c>
 8001776:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800177a:	d87f      	bhi.n	800187c <HAL_TIM_ConfigClockSource+0x168>
 800177c:	2b70      	cmp	r3, #112	; 0x70
 800177e:	d01a      	beq.n	80017b6 <HAL_TIM_ConfigClockSource+0xa2>
 8001780:	2b70      	cmp	r3, #112	; 0x70
 8001782:	d87b      	bhi.n	800187c <HAL_TIM_ConfigClockSource+0x168>
 8001784:	2b60      	cmp	r3, #96	; 0x60
 8001786:	d050      	beq.n	800182a <HAL_TIM_ConfigClockSource+0x116>
 8001788:	2b60      	cmp	r3, #96	; 0x60
 800178a:	d877      	bhi.n	800187c <HAL_TIM_ConfigClockSource+0x168>
 800178c:	2b50      	cmp	r3, #80	; 0x50
 800178e:	d03c      	beq.n	800180a <HAL_TIM_ConfigClockSource+0xf6>
 8001790:	2b50      	cmp	r3, #80	; 0x50
 8001792:	d873      	bhi.n	800187c <HAL_TIM_ConfigClockSource+0x168>
 8001794:	2b40      	cmp	r3, #64	; 0x40
 8001796:	d058      	beq.n	800184a <HAL_TIM_ConfigClockSource+0x136>
 8001798:	2b40      	cmp	r3, #64	; 0x40
 800179a:	d86f      	bhi.n	800187c <HAL_TIM_ConfigClockSource+0x168>
 800179c:	2b30      	cmp	r3, #48	; 0x30
 800179e:	d064      	beq.n	800186a <HAL_TIM_ConfigClockSource+0x156>
 80017a0:	2b30      	cmp	r3, #48	; 0x30
 80017a2:	d86b      	bhi.n	800187c <HAL_TIM_ConfigClockSource+0x168>
 80017a4:	2b20      	cmp	r3, #32
 80017a6:	d060      	beq.n	800186a <HAL_TIM_ConfigClockSource+0x156>
 80017a8:	2b20      	cmp	r3, #32
 80017aa:	d867      	bhi.n	800187c <HAL_TIM_ConfigClockSource+0x168>
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d05c      	beq.n	800186a <HAL_TIM_ConfigClockSource+0x156>
 80017b0:	2b10      	cmp	r3, #16
 80017b2:	d05a      	beq.n	800186a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80017b4:	e062      	b.n	800187c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6818      	ldr	r0, [r3, #0]
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	6899      	ldr	r1, [r3, #8]
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685a      	ldr	r2, [r3, #4]
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	f000 faee 	bl	8001da6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80017d8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	68fa      	ldr	r2, [r7, #12]
 80017e0:	609a      	str	r2, [r3, #8]
      break;
 80017e2:	e04e      	b.n	8001882 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6818      	ldr	r0, [r3, #0]
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	6899      	ldr	r1, [r3, #8]
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685a      	ldr	r2, [r3, #4]
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	f000 fad7 	bl	8001da6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001806:	609a      	str	r2, [r3, #8]
      break;
 8001808:	e03b      	b.n	8001882 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6818      	ldr	r0, [r3, #0]
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	6859      	ldr	r1, [r3, #4]
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	461a      	mov	r2, r3
 8001818:	f000 fa4e 	bl	8001cb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2150      	movs	r1, #80	; 0x50
 8001822:	4618      	mov	r0, r3
 8001824:	f000 faa5 	bl	8001d72 <TIM_ITRx_SetConfig>
      break;
 8001828:	e02b      	b.n	8001882 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6818      	ldr	r0, [r3, #0]
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	6859      	ldr	r1, [r3, #4]
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	68db      	ldr	r3, [r3, #12]
 8001836:	461a      	mov	r2, r3
 8001838:	f000 fa6c 	bl	8001d14 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2160      	movs	r1, #96	; 0x60
 8001842:	4618      	mov	r0, r3
 8001844:	f000 fa95 	bl	8001d72 <TIM_ITRx_SetConfig>
      break;
 8001848:	e01b      	b.n	8001882 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6818      	ldr	r0, [r3, #0]
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	6859      	ldr	r1, [r3, #4]
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	461a      	mov	r2, r3
 8001858:	f000 fa2e 	bl	8001cb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2140      	movs	r1, #64	; 0x40
 8001862:	4618      	mov	r0, r3
 8001864:	f000 fa85 	bl	8001d72 <TIM_ITRx_SetConfig>
      break;
 8001868:	e00b      	b.n	8001882 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4619      	mov	r1, r3
 8001874:	4610      	mov	r0, r2
 8001876:	f000 fa7c 	bl	8001d72 <TIM_ITRx_SetConfig>
        break;
 800187a:	e002      	b.n	8001882 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800187c:	bf00      	nop
 800187e:	e000      	b.n	8001882 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001880:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2201      	movs	r2, #1
 8001886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2200      	movs	r2, #0
 800188e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001892:	2300      	movs	r3, #0
}
 8001894:	4618      	mov	r0, r3
 8001896:	3710      	adds	r7, #16
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80018a4:	bf00      	nop
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bc80      	pop	{r7}
 80018ac:	4770      	bx	lr

080018ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018ae:	b480      	push	{r7}
 80018b0:	b083      	sub	sp, #12
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr

080018c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bc80      	pop	{r7}
 80018d0:	4770      	bx	lr

080018d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80018d2:	b480      	push	{r7}
 80018d4:	b083      	sub	sp, #12
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr

080018e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bc80      	pop	{r7}
 80018f4:	4770      	bx	lr
	...

080018f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	4a25      	ldr	r2, [pc, #148]	; (80019a0 <TIM_Base_SetConfig+0xa8>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d007      	beq.n	8001920 <TIM_Base_SetConfig+0x28>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001916:	d003      	beq.n	8001920 <TIM_Base_SetConfig+0x28>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	4a22      	ldr	r2, [pc, #136]	; (80019a4 <TIM_Base_SetConfig+0xac>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d108      	bne.n	8001932 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001926:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	68fa      	ldr	r2, [r7, #12]
 800192e:	4313      	orrs	r3, r2
 8001930:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a1a      	ldr	r2, [pc, #104]	; (80019a0 <TIM_Base_SetConfig+0xa8>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d007      	beq.n	800194a <TIM_Base_SetConfig+0x52>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001940:	d003      	beq.n	800194a <TIM_Base_SetConfig+0x52>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a17      	ldr	r2, [pc, #92]	; (80019a4 <TIM_Base_SetConfig+0xac>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d108      	bne.n	800195c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001950:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	68fa      	ldr	r2, [r7, #12]
 8001958:	4313      	orrs	r3, r2
 800195a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	695b      	ldr	r3, [r3, #20]
 8001966:	4313      	orrs	r3, r2
 8001968:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	68fa      	ldr	r2, [r7, #12]
 800196e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	689a      	ldr	r2, [r3, #8]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4a07      	ldr	r2, [pc, #28]	; (80019a0 <TIM_Base_SetConfig+0xa8>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d103      	bne.n	8001990 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	691a      	ldr	r2, [r3, #16]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	615a      	str	r2, [r3, #20]
}
 8001996:	bf00      	nop
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr
 80019a0:	40012c00 	.word	0x40012c00
 80019a4:	40000400 	.word	0x40000400

080019a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b087      	sub	sp, #28
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6a1b      	ldr	r3, [r3, #32]
 80019b6:	f023 0201 	bic.w	r2, r3, #1
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6a1b      	ldr	r3, [r3, #32]
 80019c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	699b      	ldr	r3, [r3, #24]
 80019ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	f023 0303 	bic.w	r3, r3, #3
 80019de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	68fa      	ldr	r2, [r7, #12]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	f023 0302 	bic.w	r3, r3, #2
 80019f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	4a1c      	ldr	r2, [pc, #112]	; (8001a70 <TIM_OC1_SetConfig+0xc8>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d10c      	bne.n	8001a1e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	f023 0308 	bic.w	r3, r3, #8
 8001a0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	697a      	ldr	r2, [r7, #20]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	f023 0304 	bic.w	r3, r3, #4
 8001a1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a13      	ldr	r2, [pc, #76]	; (8001a70 <TIM_OC1_SetConfig+0xc8>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d111      	bne.n	8001a4a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001a34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	695b      	ldr	r3, [r3, #20]
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	685a      	ldr	r2, [r3, #4]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	697a      	ldr	r2, [r7, #20]
 8001a62:	621a      	str	r2, [r3, #32]
}
 8001a64:	bf00      	nop
 8001a66:	371c      	adds	r7, #28
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bc80      	pop	{r7}
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	40012c00 	.word	0x40012c00

08001a74 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b087      	sub	sp, #28
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6a1b      	ldr	r3, [r3, #32]
 8001a82:	f023 0210 	bic.w	r2, r3, #16
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a1b      	ldr	r3, [r3, #32]
 8001a8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	699b      	ldr	r3, [r3, #24]
 8001a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001aa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001aaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	021b      	lsls	r3, r3, #8
 8001ab2:	68fa      	ldr	r2, [r7, #12]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	f023 0320 	bic.w	r3, r3, #32
 8001abe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	011b      	lsls	r3, r3, #4
 8001ac6:	697a      	ldr	r2, [r7, #20]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4a1d      	ldr	r2, [pc, #116]	; (8001b44 <TIM_OC2_SetConfig+0xd0>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d10d      	bne.n	8001af0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001ada:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	011b      	lsls	r3, r3, #4
 8001ae2:	697a      	ldr	r2, [r7, #20]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001aee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4a14      	ldr	r2, [pc, #80]	; (8001b44 <TIM_OC2_SetConfig+0xd0>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d113      	bne.n	8001b20 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001afe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001b06:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	695b      	ldr	r3, [r3, #20]
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685a      	ldr	r2, [r3, #4]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	697a      	ldr	r2, [r7, #20]
 8001b38:	621a      	str	r2, [r3, #32]
}
 8001b3a:	bf00      	nop
 8001b3c:	371c      	adds	r7, #28
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bc80      	pop	{r7}
 8001b42:	4770      	bx	lr
 8001b44:	40012c00 	.word	0x40012c00

08001b48 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b087      	sub	sp, #28
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6a1b      	ldr	r3, [r3, #32]
 8001b56:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6a1b      	ldr	r3, [r3, #32]
 8001b62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	f023 0303 	bic.w	r3, r3, #3
 8001b7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	68fa      	ldr	r2, [r7, #12]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001b90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	021b      	lsls	r3, r3, #8
 8001b98:	697a      	ldr	r2, [r7, #20]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a1d      	ldr	r2, [pc, #116]	; (8001c18 <TIM_OC3_SetConfig+0xd0>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d10d      	bne.n	8001bc2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001bac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	021b      	lsls	r3, r3, #8
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001bc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4a14      	ldr	r2, [pc, #80]	; (8001c18 <TIM_OC3_SetConfig+0xd0>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d113      	bne.n	8001bf2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001bd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001bd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	695b      	ldr	r3, [r3, #20]
 8001bde:	011b      	lsls	r3, r3, #4
 8001be0:	693a      	ldr	r2, [r7, #16]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	699b      	ldr	r3, [r3, #24]
 8001bea:	011b      	lsls	r3, r3, #4
 8001bec:	693a      	ldr	r2, [r7, #16]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	693a      	ldr	r2, [r7, #16]
 8001bf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	68fa      	ldr	r2, [r7, #12]
 8001bfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685a      	ldr	r2, [r3, #4]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	697a      	ldr	r2, [r7, #20]
 8001c0a:	621a      	str	r2, [r3, #32]
}
 8001c0c:	bf00      	nop
 8001c0e:	371c      	adds	r7, #28
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	40012c00 	.word	0x40012c00

08001c1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b087      	sub	sp, #28
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6a1b      	ldr	r3, [r3, #32]
 8001c2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a1b      	ldr	r3, [r3, #32]
 8001c36:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	69db      	ldr	r3, [r3, #28]
 8001c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	021b      	lsls	r3, r3, #8
 8001c5a:	68fa      	ldr	r2, [r7, #12]
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001c66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	031b      	lsls	r3, r3, #12
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	4a0f      	ldr	r2, [pc, #60]	; (8001cb4 <TIM_OC4_SetConfig+0x98>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d109      	bne.n	8001c90 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	695b      	ldr	r3, [r3, #20]
 8001c88:	019b      	lsls	r3, r3, #6
 8001c8a:	697a      	ldr	r2, [r7, #20]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	697a      	ldr	r2, [r7, #20]
 8001c94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	68fa      	ldr	r2, [r7, #12]
 8001c9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685a      	ldr	r2, [r3, #4]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	621a      	str	r2, [r3, #32]
}
 8001caa:	bf00      	nop
 8001cac:	371c      	adds	r7, #28
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr
 8001cb4:	40012c00 	.word	0x40012c00

08001cb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b087      	sub	sp, #28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	6a1b      	ldr	r3, [r3, #32]
 8001cc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	6a1b      	ldr	r3, [r3, #32]
 8001cce:	f023 0201 	bic.w	r2, r3, #1
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ce2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	011b      	lsls	r3, r3, #4
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	f023 030a 	bic.w	r3, r3, #10
 8001cf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	697a      	ldr	r2, [r7, #20]
 8001d08:	621a      	str	r2, [r3, #32]
}
 8001d0a:	bf00      	nop
 8001d0c:	371c      	adds	r7, #28
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bc80      	pop	{r7}
 8001d12:	4770      	bx	lr

08001d14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b087      	sub	sp, #28
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	6a1b      	ldr	r3, [r3, #32]
 8001d24:	f023 0210 	bic.w	r2, r3, #16
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6a1b      	ldr	r3, [r3, #32]
 8001d36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001d3e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	031b      	lsls	r3, r3, #12
 8001d44:	697a      	ldr	r2, [r7, #20]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001d50:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	011b      	lsls	r3, r3, #4
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	697a      	ldr	r2, [r7, #20]
 8001d60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	621a      	str	r2, [r3, #32]
}
 8001d68:	bf00      	nop
 8001d6a:	371c      	adds	r7, #28
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bc80      	pop	{r7}
 8001d70:	4770      	bx	lr

08001d72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001d72:	b480      	push	{r7}
 8001d74:	b085      	sub	sp, #20
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
 8001d7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001d8a:	683a      	ldr	r2, [r7, #0]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	f043 0307 	orr.w	r3, r3, #7
 8001d94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	609a      	str	r2, [r3, #8]
}
 8001d9c:	bf00      	nop
 8001d9e:	3714      	adds	r7, #20
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bc80      	pop	{r7}
 8001da4:	4770      	bx	lr

08001da6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001da6:	b480      	push	{r7}
 8001da8:	b087      	sub	sp, #28
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	60f8      	str	r0, [r7, #12]
 8001dae:	60b9      	str	r1, [r7, #8]
 8001db0:	607a      	str	r2, [r7, #4]
 8001db2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001dc0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	021a      	lsls	r2, r3, #8
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	431a      	orrs	r2, r3
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	697a      	ldr	r2, [r7, #20]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	697a      	ldr	r2, [r7, #20]
 8001dd8:	609a      	str	r2, [r3, #8]
}
 8001dda:	bf00      	nop
 8001ddc:	371c      	adds	r7, #28
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b087      	sub	sp, #28
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	60b9      	str	r1, [r7, #8]
 8001dee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	f003 031f 	and.w	r3, r3, #31
 8001df6:	2201      	movs	r2, #1
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6a1a      	ldr	r2, [r3, #32]
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	43db      	mvns	r3, r3
 8001e06:	401a      	ands	r2, r3
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	6a1a      	ldr	r2, [r3, #32]
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	f003 031f 	and.w	r3, r3, #31
 8001e16:	6879      	ldr	r1, [r7, #4]
 8001e18:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1c:	431a      	orrs	r2, r3
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	621a      	str	r2, [r3, #32]
}
 8001e22:	bf00      	nop
 8001e24:	371c      	adds	r7, #28
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bc80      	pop	{r7}
 8001e2a:	4770      	bx	lr

08001e2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b085      	sub	sp, #20
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d101      	bne.n	8001e44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001e40:	2302      	movs	r3, #2
 8001e42:	e041      	b.n	8001ec8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2201      	movs	r2, #1
 8001e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2202      	movs	r2, #2
 8001e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68fa      	ldr	r2, [r7, #12]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a14      	ldr	r2, [pc, #80]	; (8001ed4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d009      	beq.n	8001e9c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e90:	d004      	beq.n	8001e9c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a10      	ldr	r2, [pc, #64]	; (8001ed8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d10c      	bne.n	8001eb6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001ea2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	68ba      	ldr	r2, [r7, #8]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68ba      	ldr	r2, [r7, #8]
 8001eb4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2201      	movs	r2, #1
 8001eba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001ec6:	2300      	movs	r3, #0
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3714      	adds	r7, #20
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bc80      	pop	{r7}
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	40012c00 	.word	0x40012c00
 8001ed8:	40000400 	.word	0x40000400

08001edc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001ee4:	bf00      	nop
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bc80      	pop	{r7}
 8001eec:	4770      	bx	lr

08001eee <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001ef6:	bf00      	nop
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr

08001f00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e03f      	b.n	8001f92 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d106      	bne.n	8001f2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 fcd0 	bl	80028cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2224      	movs	r2, #36	; 0x24
 8001f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	68da      	ldr	r2, [r3, #12]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f000 f905 	bl	8002154 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	691a      	ldr	r2, [r3, #16]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	695a      	ldr	r2, [r3, #20]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	68da      	ldr	r2, [r3, #12]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2220      	movs	r2, #32
 8001f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2220      	movs	r2, #32
 8001f8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b08a      	sub	sp, #40	; 0x28
 8001f9e:	af02      	add	r7, sp, #8
 8001fa0:	60f8      	str	r0, [r7, #12]
 8001fa2:	60b9      	str	r1, [r7, #8]
 8001fa4:	603b      	str	r3, [r7, #0]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	2b20      	cmp	r3, #32
 8001fb8:	d17c      	bne.n	80020b4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d002      	beq.n	8001fc6 <HAL_UART_Transmit+0x2c>
 8001fc0:	88fb      	ldrh	r3, [r7, #6]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d101      	bne.n	8001fca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e075      	b.n	80020b6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d101      	bne.n	8001fd8 <HAL_UART_Transmit+0x3e>
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	e06e      	b.n	80020b6 <HAL_UART_Transmit+0x11c>
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2221      	movs	r2, #33	; 0x21
 8001fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001fee:	f7fe f905 	bl	80001fc <HAL_GetTick>
 8001ff2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	88fa      	ldrh	r2, [r7, #6]
 8001ff8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	88fa      	ldrh	r2, [r7, #6]
 8001ffe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002008:	d108      	bne.n	800201c <HAL_UART_Transmit+0x82>
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d104      	bne.n	800201c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002012:	2300      	movs	r3, #0
 8002014:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	61bb      	str	r3, [r7, #24]
 800201a:	e003      	b.n	8002024 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002020:	2300      	movs	r3, #0
 8002022:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2200      	movs	r2, #0
 8002028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800202c:	e02a      	b.n	8002084 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	9300      	str	r3, [sp, #0]
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	2200      	movs	r2, #0
 8002036:	2180      	movs	r1, #128	; 0x80
 8002038:	68f8      	ldr	r0, [r7, #12]
 800203a:	f000 f840 	bl	80020be <UART_WaitOnFlagUntilTimeout>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	e036      	b.n	80020b6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d10b      	bne.n	8002066 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	881b      	ldrh	r3, [r3, #0]
 8002052:	461a      	mov	r2, r3
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800205c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	3302      	adds	r3, #2
 8002062:	61bb      	str	r3, [r7, #24]
 8002064:	e007      	b.n	8002076 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	781a      	ldrb	r2, [r3, #0]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	3301      	adds	r3, #1
 8002074:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800207a:	b29b      	uxth	r3, r3
 800207c:	3b01      	subs	r3, #1
 800207e:	b29a      	uxth	r2, r3
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002088:	b29b      	uxth	r3, r3
 800208a:	2b00      	cmp	r3, #0
 800208c:	d1cf      	bne.n	800202e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	9300      	str	r3, [sp, #0]
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	2200      	movs	r2, #0
 8002096:	2140      	movs	r1, #64	; 0x40
 8002098:	68f8      	ldr	r0, [r7, #12]
 800209a:	f000 f810 	bl	80020be <UART_WaitOnFlagUntilTimeout>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e006      	b.n	80020b6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2220      	movs	r2, #32
 80020ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80020b0:	2300      	movs	r3, #0
 80020b2:	e000      	b.n	80020b6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80020b4:	2302      	movs	r3, #2
  }
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3720      	adds	r7, #32
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	b084      	sub	sp, #16
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	60f8      	str	r0, [r7, #12]
 80020c6:	60b9      	str	r1, [r7, #8]
 80020c8:	603b      	str	r3, [r7, #0]
 80020ca:	4613      	mov	r3, r2
 80020cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020ce:	e02c      	b.n	800212a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020d0:	69bb      	ldr	r3, [r7, #24]
 80020d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020d6:	d028      	beq.n	800212a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d007      	beq.n	80020ee <UART_WaitOnFlagUntilTimeout+0x30>
 80020de:	f7fe f88d 	bl	80001fc <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d21d      	bcs.n	800212a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68da      	ldr	r2, [r3, #12]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80020fc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	695a      	ldr	r2, [r3, #20]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f022 0201 	bic.w	r2, r2, #1
 800210c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2220      	movs	r2, #32
 8002112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2220      	movs	r2, #32
 800211a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2200      	movs	r2, #0
 8002122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e00f      	b.n	800214a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	4013      	ands	r3, r2
 8002134:	68ba      	ldr	r2, [r7, #8]
 8002136:	429a      	cmp	r2, r3
 8002138:	bf0c      	ite	eq
 800213a:	2301      	moveq	r3, #1
 800213c:	2300      	movne	r3, #0
 800213e:	b2db      	uxtb	r3, r3
 8002140:	461a      	mov	r2, r3
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	429a      	cmp	r2, r3
 8002146:	d0c3      	beq.n	80020d0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	68da      	ldr	r2, [r3, #12]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	430a      	orrs	r2, r1
 8002170:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	689a      	ldr	r2, [r3, #8]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	431a      	orrs	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	695b      	ldr	r3, [r3, #20]
 8002180:	4313      	orrs	r3, r2
 8002182:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800218e:	f023 030c 	bic.w	r3, r3, #12
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	6812      	ldr	r2, [r2, #0]
 8002196:	68b9      	ldr	r1, [r7, #8]
 8002198:	430b      	orrs	r3, r1
 800219a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	695b      	ldr	r3, [r3, #20]
 80021a2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	699a      	ldr	r2, [r3, #24]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a2c      	ldr	r2, [pc, #176]	; (8002268 <UART_SetConfig+0x114>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d103      	bne.n	80021c4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80021bc:	f7fe ff06 	bl	8000fcc <HAL_RCC_GetPCLK2Freq>
 80021c0:	60f8      	str	r0, [r7, #12]
 80021c2:	e002      	b.n	80021ca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80021c4:	f7fe feee 	bl	8000fa4 <HAL_RCC_GetPCLK1Freq>
 80021c8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80021ca:	68fa      	ldr	r2, [r7, #12]
 80021cc:	4613      	mov	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	4413      	add	r3, r2
 80021d2:	009a      	lsls	r2, r3, #2
 80021d4:	441a      	add	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80021e0:	4a22      	ldr	r2, [pc, #136]	; (800226c <UART_SetConfig+0x118>)
 80021e2:	fba2 2303 	umull	r2, r3, r2, r3
 80021e6:	095b      	lsrs	r3, r3, #5
 80021e8:	0119      	lsls	r1, r3, #4
 80021ea:	68fa      	ldr	r2, [r7, #12]
 80021ec:	4613      	mov	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	4413      	add	r3, r2
 80021f2:	009a      	lsls	r2, r3, #2
 80021f4:	441a      	add	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002200:	4b1a      	ldr	r3, [pc, #104]	; (800226c <UART_SetConfig+0x118>)
 8002202:	fba3 0302 	umull	r0, r3, r3, r2
 8002206:	095b      	lsrs	r3, r3, #5
 8002208:	2064      	movs	r0, #100	; 0x64
 800220a:	fb00 f303 	mul.w	r3, r0, r3
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	011b      	lsls	r3, r3, #4
 8002212:	3332      	adds	r3, #50	; 0x32
 8002214:	4a15      	ldr	r2, [pc, #84]	; (800226c <UART_SetConfig+0x118>)
 8002216:	fba2 2303 	umull	r2, r3, r2, r3
 800221a:	095b      	lsrs	r3, r3, #5
 800221c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002220:	4419      	add	r1, r3
 8002222:	68fa      	ldr	r2, [r7, #12]
 8002224:	4613      	mov	r3, r2
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	4413      	add	r3, r2
 800222a:	009a      	lsls	r2, r3, #2
 800222c:	441a      	add	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	fbb2 f2f3 	udiv	r2, r2, r3
 8002238:	4b0c      	ldr	r3, [pc, #48]	; (800226c <UART_SetConfig+0x118>)
 800223a:	fba3 0302 	umull	r0, r3, r3, r2
 800223e:	095b      	lsrs	r3, r3, #5
 8002240:	2064      	movs	r0, #100	; 0x64
 8002242:	fb00 f303 	mul.w	r3, r0, r3
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	011b      	lsls	r3, r3, #4
 800224a:	3332      	adds	r3, #50	; 0x32
 800224c:	4a07      	ldr	r2, [pc, #28]	; (800226c <UART_SetConfig+0x118>)
 800224e:	fba2 2303 	umull	r2, r3, r2, r3
 8002252:	095b      	lsrs	r3, r3, #5
 8002254:	f003 020f 	and.w	r2, r3, #15
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	440a      	add	r2, r1
 800225e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002260:	bf00      	nop
 8002262:	3710      	adds	r7, #16
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40013800 	.word	0x40013800
 800226c:	51eb851f 	.word	0x51eb851f

08002270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
uint8_t MSG[10] = {'\0'};
 8002276:	2300      	movs	r3, #0
 8002278:	607b      	str	r3, [r7, #4]
 800227a:	f107 0308 	add.w	r3, r7, #8
 800227e:	2200      	movs	r2, #0
 8002280:	601a      	str	r2, [r3, #0]
 8002282:	809a      	strh	r2, [r3, #4]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002284:	f7fd ff62 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002288:	f000 f868 	bl	800235c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800228c:	f000 f9ec 	bl	8002668 <MX_GPIO_Init>
  MX_TIM1_Init();
 8002290:	f000 f8a4 	bl	80023dc <MX_TIM1_Init>
  MX_TIM2_Init();
 8002294:	f000 f8f8 	bl	8002488 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002298:	f000 f96e 	bl	8002578 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800229c:	f000 f9ba 	bl	8002614 <MX_USART1_UART_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    //Timer Periodic Interrupt Mode
    if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)==GPIO_PIN_SET)
 80022a0:	2101      	movs	r1, #1
 80022a2:	4826      	ldr	r0, [pc, #152]	; (800233c <main+0xcc>)
 80022a4:	f7fe fa62 	bl	800076c <HAL_GPIO_ReadPin>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d103      	bne.n	80022b6 <main+0x46>
    {
      HAL_TIM_Base_Start_IT(&htim3);
 80022ae:	4824      	ldr	r0, [pc, #144]	; (8002340 <main+0xd0>)
 80022b0:	f7fe ff34 	bl	800111c <HAL_TIM_Base_Start_IT>
 80022b4:	e7f4      	b.n	80022a0 <main+0x30>
    }
    //Timer Counter Mode
    else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1)==GPIO_PIN_SET)
 80022b6:	2102      	movs	r1, #2
 80022b8:	4820      	ldr	r0, [pc, #128]	; (800233c <main+0xcc>)
 80022ba:	f7fe fa57 	bl	800076c <HAL_GPIO_ReadPin>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d11b      	bne.n	80022fc <main+0x8c>
    {
      HAL_TIM_Base_Start_IT(&htim1);
 80022c4:	481f      	ldr	r0, [pc, #124]	; (8002344 <main+0xd4>)
 80022c6:	f7fe ff29 	bl	800111c <HAL_TIM_Base_Start_IT>
      CounterTicks = TIM1->CNT;
 80022ca:	4b1f      	ldr	r3, [pc, #124]	; (8002348 <main+0xd8>)
 80022cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ce:	73fb      	strb	r3, [r7, #15]
      sprintf(&MSG,"Ticks = %d  ",CounterTicks);
 80022d0:	7bfa      	ldrb	r2, [r7, #15]
 80022d2:	1d3b      	adds	r3, r7, #4
 80022d4:	491d      	ldr	r1, [pc, #116]	; (800234c <main+0xdc>)
 80022d6:	4618      	mov	r0, r3
 80022d8:	f000 fc1c 	bl	8002b14 <siprintf>
      HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 100);
 80022dc:	1d39      	adds	r1, r7, #4
 80022de:	2364      	movs	r3, #100	; 0x64
 80022e0:	220a      	movs	r2, #10
 80022e2:	481b      	ldr	r0, [pc, #108]	; (8002350 <main+0xe0>)
 80022e4:	f7ff fe59 	bl	8001f9a <HAL_UART_Transmit>
      HAL_UART_Transmit(&huart1, (uint8_t*)&"\n\r", 2, 2);
 80022e8:	2302      	movs	r3, #2
 80022ea:	2202      	movs	r2, #2
 80022ec:	4919      	ldr	r1, [pc, #100]	; (8002354 <main+0xe4>)
 80022ee:	4818      	ldr	r0, [pc, #96]	; (8002350 <main+0xe0>)
 80022f0:	f7ff fe53 	bl	8001f9a <HAL_UART_Transmit>
      HAL_Delay(200);
 80022f4:	20c8      	movs	r0, #200	; 0xc8
 80022f6:	f7fd ff8b 	bl	8000210 <HAL_Delay>
 80022fa:	e7d1      	b.n	80022a0 <main+0x30>
    }
    else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==GPIO_PIN_SET)
 80022fc:	2104      	movs	r1, #4
 80022fe:	480f      	ldr	r0, [pc, #60]	; (800233c <main+0xcc>)
 8002300:	f7fe fa34 	bl	800076c <HAL_GPIO_ReadPin>
 8002304:	4603      	mov	r3, r0
 8002306:	2b01      	cmp	r3, #1
 8002308:	d108      	bne.n	800231c <main+0xac>
    {
      HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_2);
 800230a:	2104      	movs	r1, #4
 800230c:	4812      	ldr	r0, [pc, #72]	; (8002358 <main+0xe8>)
 800230e:	f7fe ffa1 	bl	8001254 <HAL_TIM_OC_Start>
      HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);
 8002312:	210c      	movs	r1, #12
 8002314:	4810      	ldr	r0, [pc, #64]	; (8002358 <main+0xe8>)
 8002316:	f7fe ff9d 	bl	8001254 <HAL_TIM_OC_Start>
 800231a:	e7c1      	b.n	80022a0 <main+0x30>
    }
    else
    {
      HAL_TIM_Base_Stop(&htim3);
 800231c:	4808      	ldr	r0, [pc, #32]	; (8002340 <main+0xd0>)
 800231e:	f7fe fed6 	bl	80010ce <HAL_TIM_Base_Stop>
      HAL_TIM_Base_Stop(&htim1);
 8002322:	4808      	ldr	r0, [pc, #32]	; (8002344 <main+0xd4>)
 8002324:	f7fe fed3 	bl	80010ce <HAL_TIM_Base_Stop>
      HAL_TIM_OC_Stop(&htim2, TIM_CHANNEL_2);
 8002328:	2104      	movs	r1, #4
 800232a:	480b      	ldr	r0, [pc, #44]	; (8002358 <main+0xe8>)
 800232c:	f7ff f82e 	bl	800138c <HAL_TIM_OC_Stop>
      HAL_TIM_OC_Stop(&htim2, TIM_CHANNEL_4);
 8002330:	210c      	movs	r1, #12
 8002332:	4809      	ldr	r0, [pc, #36]	; (8002358 <main+0xe8>)
 8002334:	f7ff f82a 	bl	800138c <HAL_TIM_OC_Stop>
    if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)==GPIO_PIN_SET)
 8002338:	e7b2      	b.n	80022a0 <main+0x30>
 800233a:	bf00      	nop
 800233c:	40010c00 	.word	0x40010c00
 8002340:	20000154 	.word	0x20000154
 8002344:	200000c4 	.word	0x200000c4
 8002348:	40012c00 	.word	0x40012c00
 800234c:	08003430 	.word	0x08003430
 8002350:	2000019c 	.word	0x2000019c
 8002354:	08003440 	.word	0x08003440
 8002358:	2000010c 	.word	0x2000010c

0800235c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b090      	sub	sp, #64	; 0x40
 8002360:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002362:	f107 0318 	add.w	r3, r7, #24
 8002366:	2228      	movs	r2, #40	; 0x28
 8002368:	2100      	movs	r1, #0
 800236a:	4618      	mov	r0, r3
 800236c:	f000 fbca 	bl	8002b04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002370:	1d3b      	adds	r3, r7, #4
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	605a      	str	r2, [r3, #4]
 8002378:	609a      	str	r2, [r3, #8]
 800237a:	60da      	str	r2, [r3, #12]
 800237c:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800237e:	2302      	movs	r3, #2
 8002380:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002382:	2301      	movs	r3, #1
 8002384:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002386:	2310      	movs	r3, #16
 8002388:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800238a:	2302      	movs	r3, #2
 800238c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800238e:	2300      	movs	r3, #0
 8002390:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8002392:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8002396:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002398:	f107 0318 	add.w	r3, r7, #24
 800239c:	4618      	mov	r0, r3
 800239e:	f7fe fa2d 	bl	80007fc <HAL_RCC_OscConfig>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <SystemClock_Config+0x50>
  {
    Error_Handler();
 80023a8:	f000 f9a8 	bl	80026fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023ac:	230f      	movs	r3, #15
 80023ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023b0:	2302      	movs	r3, #2
 80023b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023b4:	2300      	movs	r3, #0
 80023b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023b8:	2300      	movs	r3, #0
 80023ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023bc:	2300      	movs	r3, #0
 80023be:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80023c0:	1d3b      	adds	r3, r7, #4
 80023c2:	2101      	movs	r1, #1
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7fe fc9b 	bl	8000d00 <HAL_RCC_ClockConfig>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80023d0:	f000 f994 	bl	80026fc <Error_Handler>
  }
}
 80023d4:	bf00      	nop
 80023d6:	3740      	adds	r7, #64	; 0x40
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023e2:	f107 0308 	add.w	r3, r7, #8
 80023e6:	2200      	movs	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	605a      	str	r2, [r3, #4]
 80023ec:	609a      	str	r2, [r3, #8]
 80023ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023f0:	463b      	mov	r3, r7
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]
 80023f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80023f8:	4b21      	ldr	r3, [pc, #132]	; (8002480 <MX_TIM1_Init+0xa4>)
 80023fa:	4a22      	ldr	r2, [pc, #136]	; (8002484 <MX_TIM1_Init+0xa8>)
 80023fc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80023fe:	4b20      	ldr	r3, [pc, #128]	; (8002480 <MX_TIM1_Init+0xa4>)
 8002400:	2200      	movs	r2, #0
 8002402:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002404:	4b1e      	ldr	r3, [pc, #120]	; (8002480 <MX_TIM1_Init+0xa4>)
 8002406:	2200      	movs	r2, #0
 8002408:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10;
 800240a:	4b1d      	ldr	r3, [pc, #116]	; (8002480 <MX_TIM1_Init+0xa4>)
 800240c:	220a      	movs	r2, #10
 800240e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002410:	4b1b      	ldr	r3, [pc, #108]	; (8002480 <MX_TIM1_Init+0xa4>)
 8002412:	2200      	movs	r2, #0
 8002414:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002416:	4b1a      	ldr	r3, [pc, #104]	; (8002480 <MX_TIM1_Init+0xa4>)
 8002418:	2200      	movs	r2, #0
 800241a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800241c:	4b18      	ldr	r3, [pc, #96]	; (8002480 <MX_TIM1_Init+0xa4>)
 800241e:	2280      	movs	r2, #128	; 0x80
 8002420:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002422:	4817      	ldr	r0, [pc, #92]	; (8002480 <MX_TIM1_Init+0xa4>)
 8002424:	f7fe fe04 	bl	8001030 <HAL_TIM_Base_Init>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 800242e:	f000 f965 	bl	80026fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8002432:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002436:	60bb      	str	r3, [r7, #8]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8002438:	2300      	movs	r3, #0
 800243a:	60fb      	str	r3, [r7, #12]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800243c:	2300      	movs	r3, #0
 800243e:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockFilter = 0;
 8002440:	2300      	movs	r3, #0
 8002442:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002444:	f107 0308 	add.w	r3, r7, #8
 8002448:	4619      	mov	r1, r3
 800244a:	480d      	ldr	r0, [pc, #52]	; (8002480 <MX_TIM1_Init+0xa4>)
 800244c:	f7ff f962 	bl	8001714 <HAL_TIM_ConfigClockSource>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8002456:	f000 f951 	bl	80026fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800245a:	2300      	movs	r3, #0
 800245c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800245e:	2300      	movs	r3, #0
 8002460:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002462:	463b      	mov	r3, r7
 8002464:	4619      	mov	r1, r3
 8002466:	4806      	ldr	r0, [pc, #24]	; (8002480 <MX_TIM1_Init+0xa4>)
 8002468:	f7ff fce0 	bl	8001e2c <HAL_TIMEx_MasterConfigSynchronization>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d001      	beq.n	8002476 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8002472:	f000 f943 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002476:	bf00      	nop
 8002478:	3718      	adds	r7, #24
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	200000c4 	.word	0x200000c4
 8002484:	40012c00 	.word	0x40012c00

08002488 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b08a      	sub	sp, #40	; 0x28
 800248c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800248e:	f107 0320 	add.w	r3, r7, #32
 8002492:	2200      	movs	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002498:	1d3b      	adds	r3, r7, #4
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
 800249e:	605a      	str	r2, [r3, #4]
 80024a0:	609a      	str	r2, [r3, #8]
 80024a2:	60da      	str	r2, [r3, #12]
 80024a4:	611a      	str	r2, [r3, #16]
 80024a6:	615a      	str	r2, [r3, #20]
 80024a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024aa:	4b32      	ldr	r3, [pc, #200]	; (8002574 <MX_TIM2_Init+0xec>)
 80024ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80024b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3200-1;
 80024b2:	4b30      	ldr	r3, [pc, #192]	; (8002574 <MX_TIM2_Init+0xec>)
 80024b4:	f640 427f 	movw	r2, #3199	; 0xc7f
 80024b8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ba:	4b2e      	ldr	r3, [pc, #184]	; (8002574 <MX_TIM2_Init+0xec>)
 80024bc:	2200      	movs	r2, #0
 80024be:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80024c0:	4b2c      	ldr	r3, [pc, #176]	; (8002574 <MX_TIM2_Init+0xec>)
 80024c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024c6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c8:	4b2a      	ldr	r3, [pc, #168]	; (8002574 <MX_TIM2_Init+0xec>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024ce:	4b29      	ldr	r3, [pc, #164]	; (8002574 <MX_TIM2_Init+0xec>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80024d4:	4827      	ldr	r0, [pc, #156]	; (8002574 <MX_TIM2_Init+0xec>)
 80024d6:	f7fe fe6d 	bl	80011b4 <HAL_TIM_OC_Init>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d001      	beq.n	80024e4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80024e0:	f000 f90c 	bl	80026fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024e4:	2300      	movs	r3, #0
 80024e6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024e8:	2300      	movs	r3, #0
 80024ea:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024ec:	f107 0320 	add.w	r3, r7, #32
 80024f0:	4619      	mov	r1, r3
 80024f2:	4820      	ldr	r0, [pc, #128]	; (8002574 <MX_TIM2_Init+0xec>)
 80024f4:	f7ff fc9a 	bl	8001e2c <HAL_TIMEx_MasterConfigSynchronization>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80024fe:	f000 f8fd 	bl	80026fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002502:	2330      	movs	r3, #48	; 0x30
 8002504:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 200;
 8002506:	23c8      	movs	r3, #200	; 0xc8
 8002508:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800250a:	2300      	movs	r3, #0
 800250c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800250e:	2300      	movs	r3, #0
 8002510:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002512:	1d3b      	adds	r3, r7, #4
 8002514:	2204      	movs	r2, #4
 8002516:	4619      	mov	r1, r3
 8002518:	4816      	ldr	r0, [pc, #88]	; (8002574 <MX_TIM2_Init+0xec>)
 800251a:	f7ff f8a3 	bl	8001664 <HAL_TIM_OC_ConfigChannel>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8002524:	f000 f8ea 	bl	80026fc <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_2);
 8002528:	4b12      	ldr	r3, [pc, #72]	; (8002574 <MX_TIM2_Init+0xec>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	699a      	ldr	r2, [r3, #24]
 800252e:	4b11      	ldr	r3, [pc, #68]	; (8002574 <MX_TIM2_Init+0xec>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002536:	619a      	str	r2, [r3, #24]
  sConfigOC.Pulse = 400;
 8002538:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800253c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800253e:	1d3b      	adds	r3, r7, #4
 8002540:	220c      	movs	r2, #12
 8002542:	4619      	mov	r1, r3
 8002544:	480b      	ldr	r0, [pc, #44]	; (8002574 <MX_TIM2_Init+0xec>)
 8002546:	f7ff f88d 	bl	8001664 <HAL_TIM_OC_ConfigChannel>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8002550:	f000 f8d4 	bl	80026fc <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_4);
 8002554:	4b07      	ldr	r3, [pc, #28]	; (8002574 <MX_TIM2_Init+0xec>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	69da      	ldr	r2, [r3, #28]
 800255a:	4b06      	ldr	r3, [pc, #24]	; (8002574 <MX_TIM2_Init+0xec>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002562:	61da      	str	r2, [r3, #28]
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002564:	4803      	ldr	r0, [pc, #12]	; (8002574 <MX_TIM2_Init+0xec>)
 8002566:	f000 f981 	bl	800286c <HAL_TIM_MspPostInit>

}
 800256a:	bf00      	nop
 800256c:	3728      	adds	r7, #40	; 0x28
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	2000010c 	.word	0x2000010c

08002578 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b086      	sub	sp, #24
 800257c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800257e:	f107 0308 	add.w	r3, r7, #8
 8002582:	2200      	movs	r2, #0
 8002584:	601a      	str	r2, [r3, #0]
 8002586:	605a      	str	r2, [r3, #4]
 8002588:	609a      	str	r2, [r3, #8]
 800258a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800258c:	463b      	mov	r3, r7
 800258e:	2200      	movs	r2, #0
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002594:	4b1d      	ldr	r3, [pc, #116]	; (800260c <MX_TIM3_Init+0x94>)
 8002596:	4a1e      	ldr	r2, [pc, #120]	; (8002610 <MX_TIM3_Init+0x98>)
 8002598:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000;
 800259a:	4b1c      	ldr	r3, [pc, #112]	; (800260c <MX_TIM3_Init+0x94>)
 800259c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80025a0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025a2:	4b1a      	ldr	r3, [pc, #104]	; (800260c <MX_TIM3_Init+0x94>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32000;
 80025a8:	4b18      	ldr	r3, [pc, #96]	; (800260c <MX_TIM3_Init+0x94>)
 80025aa:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 80025ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025b0:	4b16      	ldr	r3, [pc, #88]	; (800260c <MX_TIM3_Init+0x94>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025b6:	4b15      	ldr	r3, [pc, #84]	; (800260c <MX_TIM3_Init+0x94>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80025bc:	4813      	ldr	r0, [pc, #76]	; (800260c <MX_TIM3_Init+0x94>)
 80025be:	f7fe fd37 	bl	8001030 <HAL_TIM_Base_Init>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80025c8:	f000 f898 	bl	80026fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80025d2:	f107 0308 	add.w	r3, r7, #8
 80025d6:	4619      	mov	r1, r3
 80025d8:	480c      	ldr	r0, [pc, #48]	; (800260c <MX_TIM3_Init+0x94>)
 80025da:	f7ff f89b 	bl	8001714 <HAL_TIM_ConfigClockSource>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80025e4:	f000 f88a 	bl	80026fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025e8:	2300      	movs	r3, #0
 80025ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025ec:	2300      	movs	r3, #0
 80025ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025f0:	463b      	mov	r3, r7
 80025f2:	4619      	mov	r1, r3
 80025f4:	4805      	ldr	r0, [pc, #20]	; (800260c <MX_TIM3_Init+0x94>)
 80025f6:	f7ff fc19 	bl	8001e2c <HAL_TIMEx_MasterConfigSynchronization>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002600:	f000 f87c 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002604:	bf00      	nop
 8002606:	3718      	adds	r7, #24
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	20000154 	.word	0x20000154
 8002610:	40000400 	.word	0x40000400

08002614 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002618:	4b11      	ldr	r3, [pc, #68]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 800261a:	4a12      	ldr	r2, [pc, #72]	; (8002664 <MX_USART1_UART_Init+0x50>)
 800261c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800261e:	4b10      	ldr	r3, [pc, #64]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 8002620:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002624:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002626:	4b0e      	ldr	r3, [pc, #56]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 8002628:	2200      	movs	r2, #0
 800262a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800262c:	4b0c      	ldr	r3, [pc, #48]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 800262e:	2200      	movs	r2, #0
 8002630:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002632:	4b0b      	ldr	r3, [pc, #44]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 8002634:	2200      	movs	r2, #0
 8002636:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002638:	4b09      	ldr	r3, [pc, #36]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 800263a:	220c      	movs	r2, #12
 800263c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800263e:	4b08      	ldr	r3, [pc, #32]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 8002640:	2200      	movs	r2, #0
 8002642:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002644:	4b06      	ldr	r3, [pc, #24]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 8002646:	2200      	movs	r2, #0
 8002648:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800264a:	4805      	ldr	r0, [pc, #20]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 800264c:	f7ff fc58 	bl	8001f00 <HAL_UART_Init>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002656:	f000 f851 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800265a:	bf00      	nop
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	2000019c 	.word	0x2000019c
 8002664:	40013800 	.word	0x40013800

08002668 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b086      	sub	sp, #24
 800266c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800266e:	f107 0308 	add.w	r3, r7, #8
 8002672:	2200      	movs	r2, #0
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	605a      	str	r2, [r3, #4]
 8002678:	609a      	str	r2, [r3, #8]
 800267a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800267c:	4b1d      	ldr	r3, [pc, #116]	; (80026f4 <MX_GPIO_Init+0x8c>)
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	4a1c      	ldr	r2, [pc, #112]	; (80026f4 <MX_GPIO_Init+0x8c>)
 8002682:	f043 0304 	orr.w	r3, r3, #4
 8002686:	6193      	str	r3, [r2, #24]
 8002688:	4b1a      	ldr	r3, [pc, #104]	; (80026f4 <MX_GPIO_Init+0x8c>)
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	f003 0304 	and.w	r3, r3, #4
 8002690:	607b      	str	r3, [r7, #4]
 8002692:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002694:	4b17      	ldr	r3, [pc, #92]	; (80026f4 <MX_GPIO_Init+0x8c>)
 8002696:	699b      	ldr	r3, [r3, #24]
 8002698:	4a16      	ldr	r2, [pc, #88]	; (80026f4 <MX_GPIO_Init+0x8c>)
 800269a:	f043 0308 	orr.w	r3, r3, #8
 800269e:	6193      	str	r3, [r2, #24]
 80026a0:	4b14      	ldr	r3, [pc, #80]	; (80026f4 <MX_GPIO_Init+0x8c>)
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	f003 0308 	and.w	r3, r3, #8
 80026a8:	603b      	str	r3, [r7, #0]
 80026aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80026ac:	2200      	movs	r2, #0
 80026ae:	2108      	movs	r1, #8
 80026b0:	4811      	ldr	r0, [pc, #68]	; (80026f8 <MX_GPIO_Init+0x90>)
 80026b2:	f7fe f872 	bl	800079a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80026b6:	2307      	movs	r3, #7
 80026b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026ba:	2300      	movs	r3, #0
 80026bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026be:	2300      	movs	r3, #0
 80026c0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026c2:	f107 0308 	add.w	r3, r7, #8
 80026c6:	4619      	mov	r1, r3
 80026c8:	480b      	ldr	r0, [pc, #44]	; (80026f8 <MX_GPIO_Init+0x90>)
 80026ca:	f7fd fed3 	bl	8000474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80026ce:	2308      	movs	r3, #8
 80026d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026d2:	2301      	movs	r3, #1
 80026d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d6:	2300      	movs	r3, #0
 80026d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026da:	2302      	movs	r3, #2
 80026dc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026de:	f107 0308 	add.w	r3, r7, #8
 80026e2:	4619      	mov	r1, r3
 80026e4:	4804      	ldr	r0, [pc, #16]	; (80026f8 <MX_GPIO_Init+0x90>)
 80026e6:	f7fd fec5 	bl	8000474 <HAL_GPIO_Init>

}
 80026ea:	bf00      	nop
 80026ec:	3718      	adds	r7, #24
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	40021000 	.word	0x40021000
 80026f8:	40010c00 	.word	0x40010c00

080026fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002700:	bf00      	nop
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr

08002708 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002708:	b480      	push	{r7}
 800270a:	b085      	sub	sp, #20
 800270c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800270e:	4b15      	ldr	r3, [pc, #84]	; (8002764 <HAL_MspInit+0x5c>)
 8002710:	699b      	ldr	r3, [r3, #24]
 8002712:	4a14      	ldr	r2, [pc, #80]	; (8002764 <HAL_MspInit+0x5c>)
 8002714:	f043 0301 	orr.w	r3, r3, #1
 8002718:	6193      	str	r3, [r2, #24]
 800271a:	4b12      	ldr	r3, [pc, #72]	; (8002764 <HAL_MspInit+0x5c>)
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	60bb      	str	r3, [r7, #8]
 8002724:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002726:	4b0f      	ldr	r3, [pc, #60]	; (8002764 <HAL_MspInit+0x5c>)
 8002728:	69db      	ldr	r3, [r3, #28]
 800272a:	4a0e      	ldr	r2, [pc, #56]	; (8002764 <HAL_MspInit+0x5c>)
 800272c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002730:	61d3      	str	r3, [r2, #28]
 8002732:	4b0c      	ldr	r3, [pc, #48]	; (8002764 <HAL_MspInit+0x5c>)
 8002734:	69db      	ldr	r3, [r3, #28]
 8002736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800273a:	607b      	str	r3, [r7, #4]
 800273c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800273e:	4b0a      	ldr	r3, [pc, #40]	; (8002768 <HAL_MspInit+0x60>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	60fb      	str	r3, [r7, #12]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800274a:	60fb      	str	r3, [r7, #12]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002752:	60fb      	str	r3, [r7, #12]
 8002754:	4a04      	ldr	r2, [pc, #16]	; (8002768 <HAL_MspInit+0x60>)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800275a:	bf00      	nop
 800275c:	3714      	adds	r7, #20
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr
 8002764:	40021000 	.word	0x40021000
 8002768:	40010000 	.word	0x40010000

0800276c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b08a      	sub	sp, #40	; 0x28
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002774:	f107 0318 	add.w	r3, r7, #24
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	605a      	str	r2, [r3, #4]
 800277e:	609a      	str	r2, [r3, #8]
 8002780:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a27      	ldr	r2, [pc, #156]	; (8002824 <HAL_TIM_Base_MspInit+0xb8>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d12d      	bne.n	80027e8 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800278c:	4b26      	ldr	r3, [pc, #152]	; (8002828 <HAL_TIM_Base_MspInit+0xbc>)
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	4a25      	ldr	r2, [pc, #148]	; (8002828 <HAL_TIM_Base_MspInit+0xbc>)
 8002792:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002796:	6193      	str	r3, [r2, #24]
 8002798:	4b23      	ldr	r3, [pc, #140]	; (8002828 <HAL_TIM_Base_MspInit+0xbc>)
 800279a:	699b      	ldr	r3, [r3, #24]
 800279c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027a0:	617b      	str	r3, [r7, #20]
 80027a2:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027a4:	4b20      	ldr	r3, [pc, #128]	; (8002828 <HAL_TIM_Base_MspInit+0xbc>)
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	4a1f      	ldr	r2, [pc, #124]	; (8002828 <HAL_TIM_Base_MspInit+0xbc>)
 80027aa:	f043 0304 	orr.w	r3, r3, #4
 80027ae:	6193      	str	r3, [r2, #24]
 80027b0:	4b1d      	ldr	r3, [pc, #116]	; (8002828 <HAL_TIM_Base_MspInit+0xbc>)
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	f003 0304 	and.w	r3, r3, #4
 80027b8:	613b      	str	r3, [r7, #16]
 80027ba:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration    
    PA12     ------> TIM1_ETR 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80027bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027c2:	2300      	movs	r3, #0
 80027c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c6:	2300      	movs	r3, #0
 80027c8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ca:	f107 0318 	add.w	r3, r7, #24
 80027ce:	4619      	mov	r1, r3
 80027d0:	4816      	ldr	r0, [pc, #88]	; (800282c <HAL_TIM_Base_MspInit+0xc0>)
 80027d2:	f7fd fe4f 	bl	8000474 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80027d6:	2200      	movs	r2, #0
 80027d8:	2100      	movs	r1, #0
 80027da:	2019      	movs	r0, #25
 80027dc:	f7fd fe13 	bl	8000406 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80027e0:	2019      	movs	r0, #25
 80027e2:	f7fd fe2c 	bl	800043e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80027e6:	e018      	b.n	800281a <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a10      	ldr	r2, [pc, #64]	; (8002830 <HAL_TIM_Base_MspInit+0xc4>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d113      	bne.n	800281a <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027f2:	4b0d      	ldr	r3, [pc, #52]	; (8002828 <HAL_TIM_Base_MspInit+0xbc>)
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	4a0c      	ldr	r2, [pc, #48]	; (8002828 <HAL_TIM_Base_MspInit+0xbc>)
 80027f8:	f043 0302 	orr.w	r3, r3, #2
 80027fc:	61d3      	str	r3, [r2, #28]
 80027fe:	4b0a      	ldr	r3, [pc, #40]	; (8002828 <HAL_TIM_Base_MspInit+0xbc>)
 8002800:	69db      	ldr	r3, [r3, #28]
 8002802:	f003 0302 	and.w	r3, r3, #2
 8002806:	60fb      	str	r3, [r7, #12]
 8002808:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800280a:	2200      	movs	r2, #0
 800280c:	2100      	movs	r1, #0
 800280e:	201d      	movs	r0, #29
 8002810:	f7fd fdf9 	bl	8000406 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002814:	201d      	movs	r0, #29
 8002816:	f7fd fe12 	bl	800043e <HAL_NVIC_EnableIRQ>
}
 800281a:	bf00      	nop
 800281c:	3728      	adds	r7, #40	; 0x28
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	40012c00 	.word	0x40012c00
 8002828:	40021000 	.word	0x40021000
 800282c:	40010800 	.word	0x40010800
 8002830:	40000400 	.word	0x40000400

08002834 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM2)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002844:	d10b      	bne.n	800285e <HAL_TIM_OC_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002846:	4b08      	ldr	r3, [pc, #32]	; (8002868 <HAL_TIM_OC_MspInit+0x34>)
 8002848:	69db      	ldr	r3, [r3, #28]
 800284a:	4a07      	ldr	r2, [pc, #28]	; (8002868 <HAL_TIM_OC_MspInit+0x34>)
 800284c:	f043 0301 	orr.w	r3, r3, #1
 8002850:	61d3      	str	r3, [r2, #28]
 8002852:	4b05      	ldr	r3, [pc, #20]	; (8002868 <HAL_TIM_OC_MspInit+0x34>)
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800285e:	bf00      	nop
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	bc80      	pop	{r7}
 8002866:	4770      	bx	lr
 8002868:	40021000 	.word	0x40021000

0800286c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b088      	sub	sp, #32
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002874:	f107 0310 	add.w	r3, r7, #16
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800288a:	d117      	bne.n	80028bc <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800288c:	4b0d      	ldr	r3, [pc, #52]	; (80028c4 <HAL_TIM_MspPostInit+0x58>)
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	4a0c      	ldr	r2, [pc, #48]	; (80028c4 <HAL_TIM_MspPostInit+0x58>)
 8002892:	f043 0304 	orr.w	r3, r3, #4
 8002896:	6193      	str	r3, [r2, #24]
 8002898:	4b0a      	ldr	r3, [pc, #40]	; (80028c4 <HAL_TIM_MspPostInit+0x58>)
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	f003 0304 	and.w	r3, r3, #4
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA1     ------> TIM2_CH2
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80028a4:	230a      	movs	r3, #10
 80028a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a8:	2302      	movs	r3, #2
 80028aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ac:	2302      	movs	r3, #2
 80028ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028b0:	f107 0310 	add.w	r3, r7, #16
 80028b4:	4619      	mov	r1, r3
 80028b6:	4804      	ldr	r0, [pc, #16]	; (80028c8 <HAL_TIM_MspPostInit+0x5c>)
 80028b8:	f7fd fddc 	bl	8000474 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80028bc:	bf00      	nop
 80028be:	3720      	adds	r7, #32
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	40021000 	.word	0x40021000
 80028c8:	40010800 	.word	0x40010800

080028cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b088      	sub	sp, #32
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d4:	f107 0310 	add.w	r3, r7, #16
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	605a      	str	r2, [r3, #4]
 80028de:	609a      	str	r2, [r3, #8]
 80028e0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a1c      	ldr	r2, [pc, #112]	; (8002958 <HAL_UART_MspInit+0x8c>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d131      	bne.n	8002950 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028ec:	4b1b      	ldr	r3, [pc, #108]	; (800295c <HAL_UART_MspInit+0x90>)
 80028ee:	699b      	ldr	r3, [r3, #24]
 80028f0:	4a1a      	ldr	r2, [pc, #104]	; (800295c <HAL_UART_MspInit+0x90>)
 80028f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028f6:	6193      	str	r3, [r2, #24]
 80028f8:	4b18      	ldr	r3, [pc, #96]	; (800295c <HAL_UART_MspInit+0x90>)
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002900:	60fb      	str	r3, [r7, #12]
 8002902:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002904:	4b15      	ldr	r3, [pc, #84]	; (800295c <HAL_UART_MspInit+0x90>)
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	4a14      	ldr	r2, [pc, #80]	; (800295c <HAL_UART_MspInit+0x90>)
 800290a:	f043 0304 	orr.w	r3, r3, #4
 800290e:	6193      	str	r3, [r2, #24]
 8002910:	4b12      	ldr	r3, [pc, #72]	; (800295c <HAL_UART_MspInit+0x90>)
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	f003 0304 	and.w	r3, r3, #4
 8002918:	60bb      	str	r3, [r7, #8]
 800291a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800291c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002920:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002922:	2302      	movs	r3, #2
 8002924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002926:	2303      	movs	r3, #3
 8002928:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800292a:	f107 0310 	add.w	r3, r7, #16
 800292e:	4619      	mov	r1, r3
 8002930:	480b      	ldr	r0, [pc, #44]	; (8002960 <HAL_UART_MspInit+0x94>)
 8002932:	f7fd fd9f 	bl	8000474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002936:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800293a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800293c:	2300      	movs	r3, #0
 800293e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002944:	f107 0310 	add.w	r3, r7, #16
 8002948:	4619      	mov	r1, r3
 800294a:	4805      	ldr	r0, [pc, #20]	; (8002960 <HAL_UART_MspInit+0x94>)
 800294c:	f7fd fd92 	bl	8000474 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002950:	bf00      	nop
 8002952:	3720      	adds	r7, #32
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	40013800 	.word	0x40013800
 800295c:	40021000 	.word	0x40021000
 8002960:	40010800 	.word	0x40010800

08002964 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002968:	bf00      	nop
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr

08002970 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002974:	e7fe      	b.n	8002974 <HardFault_Handler+0x4>

08002976 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002976:	b480      	push	{r7}
 8002978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800297a:	e7fe      	b.n	800297a <MemManage_Handler+0x4>

0800297c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002980:	e7fe      	b.n	8002980 <BusFault_Handler+0x4>

08002982 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002982:	b480      	push	{r7}
 8002984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002986:	e7fe      	b.n	8002986 <UsageFault_Handler+0x4>

08002988 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800298c:	bf00      	nop
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002998:	bf00      	nop
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr

080029a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029a4:	bf00      	nop
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr

080029ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029b0:	f7fd fc12 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029b4:	bf00      	nop
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
HAL_UART_Transmit(&huart1, END_MSG, sizeof(END_MSG), 100);
 80029bc:	2364      	movs	r3, #100	; 0x64
 80029be:	2232      	movs	r2, #50	; 0x32
 80029c0:	4904      	ldr	r1, [pc, #16]	; (80029d4 <TIM1_UP_IRQHandler+0x1c>)
 80029c2:	4805      	ldr	r0, [pc, #20]	; (80029d8 <TIM1_UP_IRQHandler+0x20>)
 80029c4:	f7ff fae9 	bl	8001f9a <HAL_UART_Transmit>
  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80029c8:	4804      	ldr	r0, [pc, #16]	; (80029dc <TIM1_UP_IRQHandler+0x24>)
 80029ca:	f7fe fd43 	bl	8001454 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80029ce:	bf00      	nop
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	20000008 	.word	0x20000008
 80029d8:	2000019c 	.word	0x2000019c
 80029dc:	200000c4 	.word	0x200000c4

080029e0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 80029e4:	2108      	movs	r1, #8
 80029e6:	4804      	ldr	r0, [pc, #16]	; (80029f8 <TIM3_IRQHandler+0x18>)
 80029e8:	f7fd feef 	bl	80007ca <HAL_GPIO_TogglePin>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80029ec:	4803      	ldr	r0, [pc, #12]	; (80029fc <TIM3_IRQHandler+0x1c>)
 80029ee:	f7fe fd31 	bl	8001454 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80029f2:	bf00      	nop
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	40010c00 	.word	0x40010c00
 80029fc:	20000154 	.word	0x20000154

08002a00 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002a08:	4b11      	ldr	r3, [pc, #68]	; (8002a50 <_sbrk+0x50>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d102      	bne.n	8002a16 <_sbrk+0x16>
		heap_end = &end;
 8002a10:	4b0f      	ldr	r3, [pc, #60]	; (8002a50 <_sbrk+0x50>)
 8002a12:	4a10      	ldr	r2, [pc, #64]	; (8002a54 <_sbrk+0x54>)
 8002a14:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002a16:	4b0e      	ldr	r3, [pc, #56]	; (8002a50 <_sbrk+0x50>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002a1c:	4b0c      	ldr	r3, [pc, #48]	; (8002a50 <_sbrk+0x50>)
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4413      	add	r3, r2
 8002a24:	466a      	mov	r2, sp
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d907      	bls.n	8002a3a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002a2a:	f000 f841 	bl	8002ab0 <__errno>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	220c      	movs	r2, #12
 8002a32:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002a34:	f04f 33ff 	mov.w	r3, #4294967295
 8002a38:	e006      	b.n	8002a48 <_sbrk+0x48>
	}

	heap_end += incr;
 8002a3a:	4b05      	ldr	r3, [pc, #20]	; (8002a50 <_sbrk+0x50>)
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4413      	add	r3, r2
 8002a42:	4a03      	ldr	r2, [pc, #12]	; (8002a50 <_sbrk+0x50>)
 8002a44:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002a46:	68fb      	ldr	r3, [r7, #12]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3710      	adds	r7, #16
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	200001e0 	.word	0x200001e0
 8002a54:	200001f8 	.word	0x200001f8

08002a58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a5c:	bf00      	nop
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bc80      	pop	{r7}
 8002a62:	4770      	bx	lr

08002a64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a64:	480c      	ldr	r0, [pc, #48]	; (8002a98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a66:	490d      	ldr	r1, [pc, #52]	; (8002a9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a68:	4a0d      	ldr	r2, [pc, #52]	; (8002aa0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a6c:	e002      	b.n	8002a74 <LoopCopyDataInit>

08002a6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a72:	3304      	adds	r3, #4

08002a74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a78:	d3f9      	bcc.n	8002a6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a7a:	4a0a      	ldr	r2, [pc, #40]	; (8002aa4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002a7c:	4c0a      	ldr	r4, [pc, #40]	; (8002aa8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002a7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a80:	e001      	b.n	8002a86 <LoopFillZerobss>

08002a82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a84:	3204      	adds	r2, #4

08002a86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a88:	d3fb      	bcc.n	8002a82 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002a8a:	f7ff ffe5 	bl	8002a58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a8e:	f000 f815 	bl	8002abc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a92:	f7ff fbed 	bl	8002270 <main>
  bx lr
 8002a96:	4770      	bx	lr
  ldr r0, =_sdata
 8002a98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a9c:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8002aa0:	08003498 	.word	0x08003498
  ldr r2, =_sbss
 8002aa4:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8002aa8:	200001f4 	.word	0x200001f4

08002aac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002aac:	e7fe      	b.n	8002aac <ADC1_2_IRQHandler>
	...

08002ab0 <__errno>:
 8002ab0:	4b01      	ldr	r3, [pc, #4]	; (8002ab8 <__errno+0x8>)
 8002ab2:	6818      	ldr	r0, [r3, #0]
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	20000040 	.word	0x20000040

08002abc <__libc_init_array>:
 8002abc:	b570      	push	{r4, r5, r6, lr}
 8002abe:	2600      	movs	r6, #0
 8002ac0:	4d0c      	ldr	r5, [pc, #48]	; (8002af4 <__libc_init_array+0x38>)
 8002ac2:	4c0d      	ldr	r4, [pc, #52]	; (8002af8 <__libc_init_array+0x3c>)
 8002ac4:	1b64      	subs	r4, r4, r5
 8002ac6:	10a4      	asrs	r4, r4, #2
 8002ac8:	42a6      	cmp	r6, r4
 8002aca:	d109      	bne.n	8002ae0 <__libc_init_array+0x24>
 8002acc:	f000 fc9c 	bl	8003408 <_init>
 8002ad0:	2600      	movs	r6, #0
 8002ad2:	4d0a      	ldr	r5, [pc, #40]	; (8002afc <__libc_init_array+0x40>)
 8002ad4:	4c0a      	ldr	r4, [pc, #40]	; (8002b00 <__libc_init_array+0x44>)
 8002ad6:	1b64      	subs	r4, r4, r5
 8002ad8:	10a4      	asrs	r4, r4, #2
 8002ada:	42a6      	cmp	r6, r4
 8002adc:	d105      	bne.n	8002aea <__libc_init_array+0x2e>
 8002ade:	bd70      	pop	{r4, r5, r6, pc}
 8002ae0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ae4:	4798      	blx	r3
 8002ae6:	3601      	adds	r6, #1
 8002ae8:	e7ee      	b.n	8002ac8 <__libc_init_array+0xc>
 8002aea:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aee:	4798      	blx	r3
 8002af0:	3601      	adds	r6, #1
 8002af2:	e7f2      	b.n	8002ada <__libc_init_array+0x1e>
 8002af4:	08003490 	.word	0x08003490
 8002af8:	08003490 	.word	0x08003490
 8002afc:	08003490 	.word	0x08003490
 8002b00:	08003494 	.word	0x08003494

08002b04 <memset>:
 8002b04:	4603      	mov	r3, r0
 8002b06:	4402      	add	r2, r0
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d100      	bne.n	8002b0e <memset+0xa>
 8002b0c:	4770      	bx	lr
 8002b0e:	f803 1b01 	strb.w	r1, [r3], #1
 8002b12:	e7f9      	b.n	8002b08 <memset+0x4>

08002b14 <siprintf>:
 8002b14:	b40e      	push	{r1, r2, r3}
 8002b16:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002b1a:	b500      	push	{lr}
 8002b1c:	b09c      	sub	sp, #112	; 0x70
 8002b1e:	ab1d      	add	r3, sp, #116	; 0x74
 8002b20:	9002      	str	r0, [sp, #8]
 8002b22:	9006      	str	r0, [sp, #24]
 8002b24:	9107      	str	r1, [sp, #28]
 8002b26:	9104      	str	r1, [sp, #16]
 8002b28:	4808      	ldr	r0, [pc, #32]	; (8002b4c <siprintf+0x38>)
 8002b2a:	4909      	ldr	r1, [pc, #36]	; (8002b50 <siprintf+0x3c>)
 8002b2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002b30:	9105      	str	r1, [sp, #20]
 8002b32:	6800      	ldr	r0, [r0, #0]
 8002b34:	a902      	add	r1, sp, #8
 8002b36:	9301      	str	r3, [sp, #4]
 8002b38:	f000 f868 	bl	8002c0c <_svfiprintf_r>
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	9b02      	ldr	r3, [sp, #8]
 8002b40:	701a      	strb	r2, [r3, #0]
 8002b42:	b01c      	add	sp, #112	; 0x70
 8002b44:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b48:	b003      	add	sp, #12
 8002b4a:	4770      	bx	lr
 8002b4c:	20000040 	.word	0x20000040
 8002b50:	ffff0208 	.word	0xffff0208

08002b54 <__ssputs_r>:
 8002b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b58:	688e      	ldr	r6, [r1, #8]
 8002b5a:	4682      	mov	sl, r0
 8002b5c:	429e      	cmp	r6, r3
 8002b5e:	460c      	mov	r4, r1
 8002b60:	4690      	mov	r8, r2
 8002b62:	461f      	mov	r7, r3
 8002b64:	d838      	bhi.n	8002bd8 <__ssputs_r+0x84>
 8002b66:	898a      	ldrh	r2, [r1, #12]
 8002b68:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002b6c:	d032      	beq.n	8002bd4 <__ssputs_r+0x80>
 8002b6e:	6825      	ldr	r5, [r4, #0]
 8002b70:	6909      	ldr	r1, [r1, #16]
 8002b72:	3301      	adds	r3, #1
 8002b74:	eba5 0901 	sub.w	r9, r5, r1
 8002b78:	6965      	ldr	r5, [r4, #20]
 8002b7a:	444b      	add	r3, r9
 8002b7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002b80:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002b84:	106d      	asrs	r5, r5, #1
 8002b86:	429d      	cmp	r5, r3
 8002b88:	bf38      	it	cc
 8002b8a:	461d      	movcc	r5, r3
 8002b8c:	0553      	lsls	r3, r2, #21
 8002b8e:	d531      	bpl.n	8002bf4 <__ssputs_r+0xa0>
 8002b90:	4629      	mov	r1, r5
 8002b92:	f000 fb6f 	bl	8003274 <_malloc_r>
 8002b96:	4606      	mov	r6, r0
 8002b98:	b950      	cbnz	r0, 8002bb0 <__ssputs_r+0x5c>
 8002b9a:	230c      	movs	r3, #12
 8002b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002ba0:	f8ca 3000 	str.w	r3, [sl]
 8002ba4:	89a3      	ldrh	r3, [r4, #12]
 8002ba6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002baa:	81a3      	strh	r3, [r4, #12]
 8002bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bb0:	464a      	mov	r2, r9
 8002bb2:	6921      	ldr	r1, [r4, #16]
 8002bb4:	f000 face 	bl	8003154 <memcpy>
 8002bb8:	89a3      	ldrh	r3, [r4, #12]
 8002bba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bc2:	81a3      	strh	r3, [r4, #12]
 8002bc4:	6126      	str	r6, [r4, #16]
 8002bc6:	444e      	add	r6, r9
 8002bc8:	6026      	str	r6, [r4, #0]
 8002bca:	463e      	mov	r6, r7
 8002bcc:	6165      	str	r5, [r4, #20]
 8002bce:	eba5 0509 	sub.w	r5, r5, r9
 8002bd2:	60a5      	str	r5, [r4, #8]
 8002bd4:	42be      	cmp	r6, r7
 8002bd6:	d900      	bls.n	8002bda <__ssputs_r+0x86>
 8002bd8:	463e      	mov	r6, r7
 8002bda:	4632      	mov	r2, r6
 8002bdc:	4641      	mov	r1, r8
 8002bde:	6820      	ldr	r0, [r4, #0]
 8002be0:	f000 fac6 	bl	8003170 <memmove>
 8002be4:	68a3      	ldr	r3, [r4, #8]
 8002be6:	2000      	movs	r0, #0
 8002be8:	1b9b      	subs	r3, r3, r6
 8002bea:	60a3      	str	r3, [r4, #8]
 8002bec:	6823      	ldr	r3, [r4, #0]
 8002bee:	4433      	add	r3, r6
 8002bf0:	6023      	str	r3, [r4, #0]
 8002bf2:	e7db      	b.n	8002bac <__ssputs_r+0x58>
 8002bf4:	462a      	mov	r2, r5
 8002bf6:	f000 fbb1 	bl	800335c <_realloc_r>
 8002bfa:	4606      	mov	r6, r0
 8002bfc:	2800      	cmp	r0, #0
 8002bfe:	d1e1      	bne.n	8002bc4 <__ssputs_r+0x70>
 8002c00:	4650      	mov	r0, sl
 8002c02:	6921      	ldr	r1, [r4, #16]
 8002c04:	f000 face 	bl	80031a4 <_free_r>
 8002c08:	e7c7      	b.n	8002b9a <__ssputs_r+0x46>
	...

08002c0c <_svfiprintf_r>:
 8002c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c10:	4698      	mov	r8, r3
 8002c12:	898b      	ldrh	r3, [r1, #12]
 8002c14:	4607      	mov	r7, r0
 8002c16:	061b      	lsls	r3, r3, #24
 8002c18:	460d      	mov	r5, r1
 8002c1a:	4614      	mov	r4, r2
 8002c1c:	b09d      	sub	sp, #116	; 0x74
 8002c1e:	d50e      	bpl.n	8002c3e <_svfiprintf_r+0x32>
 8002c20:	690b      	ldr	r3, [r1, #16]
 8002c22:	b963      	cbnz	r3, 8002c3e <_svfiprintf_r+0x32>
 8002c24:	2140      	movs	r1, #64	; 0x40
 8002c26:	f000 fb25 	bl	8003274 <_malloc_r>
 8002c2a:	6028      	str	r0, [r5, #0]
 8002c2c:	6128      	str	r0, [r5, #16]
 8002c2e:	b920      	cbnz	r0, 8002c3a <_svfiprintf_r+0x2e>
 8002c30:	230c      	movs	r3, #12
 8002c32:	603b      	str	r3, [r7, #0]
 8002c34:	f04f 30ff 	mov.w	r0, #4294967295
 8002c38:	e0d1      	b.n	8002dde <_svfiprintf_r+0x1d2>
 8002c3a:	2340      	movs	r3, #64	; 0x40
 8002c3c:	616b      	str	r3, [r5, #20]
 8002c3e:	2300      	movs	r3, #0
 8002c40:	9309      	str	r3, [sp, #36]	; 0x24
 8002c42:	2320      	movs	r3, #32
 8002c44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c48:	2330      	movs	r3, #48	; 0x30
 8002c4a:	f04f 0901 	mov.w	r9, #1
 8002c4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002c52:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002df8 <_svfiprintf_r+0x1ec>
 8002c56:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c5a:	4623      	mov	r3, r4
 8002c5c:	469a      	mov	sl, r3
 8002c5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002c62:	b10a      	cbz	r2, 8002c68 <_svfiprintf_r+0x5c>
 8002c64:	2a25      	cmp	r2, #37	; 0x25
 8002c66:	d1f9      	bne.n	8002c5c <_svfiprintf_r+0x50>
 8002c68:	ebba 0b04 	subs.w	fp, sl, r4
 8002c6c:	d00b      	beq.n	8002c86 <_svfiprintf_r+0x7a>
 8002c6e:	465b      	mov	r3, fp
 8002c70:	4622      	mov	r2, r4
 8002c72:	4629      	mov	r1, r5
 8002c74:	4638      	mov	r0, r7
 8002c76:	f7ff ff6d 	bl	8002b54 <__ssputs_r>
 8002c7a:	3001      	adds	r0, #1
 8002c7c:	f000 80aa 	beq.w	8002dd4 <_svfiprintf_r+0x1c8>
 8002c80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002c82:	445a      	add	r2, fp
 8002c84:	9209      	str	r2, [sp, #36]	; 0x24
 8002c86:	f89a 3000 	ldrb.w	r3, [sl]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	f000 80a2 	beq.w	8002dd4 <_svfiprintf_r+0x1c8>
 8002c90:	2300      	movs	r3, #0
 8002c92:	f04f 32ff 	mov.w	r2, #4294967295
 8002c96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002c9a:	f10a 0a01 	add.w	sl, sl, #1
 8002c9e:	9304      	str	r3, [sp, #16]
 8002ca0:	9307      	str	r3, [sp, #28]
 8002ca2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ca6:	931a      	str	r3, [sp, #104]	; 0x68
 8002ca8:	4654      	mov	r4, sl
 8002caa:	2205      	movs	r2, #5
 8002cac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cb0:	4851      	ldr	r0, [pc, #324]	; (8002df8 <_svfiprintf_r+0x1ec>)
 8002cb2:	f000 fa41 	bl	8003138 <memchr>
 8002cb6:	9a04      	ldr	r2, [sp, #16]
 8002cb8:	b9d8      	cbnz	r0, 8002cf2 <_svfiprintf_r+0xe6>
 8002cba:	06d0      	lsls	r0, r2, #27
 8002cbc:	bf44      	itt	mi
 8002cbe:	2320      	movmi	r3, #32
 8002cc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002cc4:	0711      	lsls	r1, r2, #28
 8002cc6:	bf44      	itt	mi
 8002cc8:	232b      	movmi	r3, #43	; 0x2b
 8002cca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002cce:	f89a 3000 	ldrb.w	r3, [sl]
 8002cd2:	2b2a      	cmp	r3, #42	; 0x2a
 8002cd4:	d015      	beq.n	8002d02 <_svfiprintf_r+0xf6>
 8002cd6:	4654      	mov	r4, sl
 8002cd8:	2000      	movs	r0, #0
 8002cda:	f04f 0c0a 	mov.w	ip, #10
 8002cde:	9a07      	ldr	r2, [sp, #28]
 8002ce0:	4621      	mov	r1, r4
 8002ce2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ce6:	3b30      	subs	r3, #48	; 0x30
 8002ce8:	2b09      	cmp	r3, #9
 8002cea:	d94e      	bls.n	8002d8a <_svfiprintf_r+0x17e>
 8002cec:	b1b0      	cbz	r0, 8002d1c <_svfiprintf_r+0x110>
 8002cee:	9207      	str	r2, [sp, #28]
 8002cf0:	e014      	b.n	8002d1c <_svfiprintf_r+0x110>
 8002cf2:	eba0 0308 	sub.w	r3, r0, r8
 8002cf6:	fa09 f303 	lsl.w	r3, r9, r3
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	46a2      	mov	sl, r4
 8002cfe:	9304      	str	r3, [sp, #16]
 8002d00:	e7d2      	b.n	8002ca8 <_svfiprintf_r+0x9c>
 8002d02:	9b03      	ldr	r3, [sp, #12]
 8002d04:	1d19      	adds	r1, r3, #4
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	9103      	str	r1, [sp, #12]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	bfbb      	ittet	lt
 8002d0e:	425b      	neglt	r3, r3
 8002d10:	f042 0202 	orrlt.w	r2, r2, #2
 8002d14:	9307      	strge	r3, [sp, #28]
 8002d16:	9307      	strlt	r3, [sp, #28]
 8002d18:	bfb8      	it	lt
 8002d1a:	9204      	strlt	r2, [sp, #16]
 8002d1c:	7823      	ldrb	r3, [r4, #0]
 8002d1e:	2b2e      	cmp	r3, #46	; 0x2e
 8002d20:	d10c      	bne.n	8002d3c <_svfiprintf_r+0x130>
 8002d22:	7863      	ldrb	r3, [r4, #1]
 8002d24:	2b2a      	cmp	r3, #42	; 0x2a
 8002d26:	d135      	bne.n	8002d94 <_svfiprintf_r+0x188>
 8002d28:	9b03      	ldr	r3, [sp, #12]
 8002d2a:	3402      	adds	r4, #2
 8002d2c:	1d1a      	adds	r2, r3, #4
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	9203      	str	r2, [sp, #12]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	bfb8      	it	lt
 8002d36:	f04f 33ff 	movlt.w	r3, #4294967295
 8002d3a:	9305      	str	r3, [sp, #20]
 8002d3c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002dfc <_svfiprintf_r+0x1f0>
 8002d40:	2203      	movs	r2, #3
 8002d42:	4650      	mov	r0, sl
 8002d44:	7821      	ldrb	r1, [r4, #0]
 8002d46:	f000 f9f7 	bl	8003138 <memchr>
 8002d4a:	b140      	cbz	r0, 8002d5e <_svfiprintf_r+0x152>
 8002d4c:	2340      	movs	r3, #64	; 0x40
 8002d4e:	eba0 000a 	sub.w	r0, r0, sl
 8002d52:	fa03 f000 	lsl.w	r0, r3, r0
 8002d56:	9b04      	ldr	r3, [sp, #16]
 8002d58:	3401      	adds	r4, #1
 8002d5a:	4303      	orrs	r3, r0
 8002d5c:	9304      	str	r3, [sp, #16]
 8002d5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d62:	2206      	movs	r2, #6
 8002d64:	4826      	ldr	r0, [pc, #152]	; (8002e00 <_svfiprintf_r+0x1f4>)
 8002d66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002d6a:	f000 f9e5 	bl	8003138 <memchr>
 8002d6e:	2800      	cmp	r0, #0
 8002d70:	d038      	beq.n	8002de4 <_svfiprintf_r+0x1d8>
 8002d72:	4b24      	ldr	r3, [pc, #144]	; (8002e04 <_svfiprintf_r+0x1f8>)
 8002d74:	bb1b      	cbnz	r3, 8002dbe <_svfiprintf_r+0x1b2>
 8002d76:	9b03      	ldr	r3, [sp, #12]
 8002d78:	3307      	adds	r3, #7
 8002d7a:	f023 0307 	bic.w	r3, r3, #7
 8002d7e:	3308      	adds	r3, #8
 8002d80:	9303      	str	r3, [sp, #12]
 8002d82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d84:	4433      	add	r3, r6
 8002d86:	9309      	str	r3, [sp, #36]	; 0x24
 8002d88:	e767      	b.n	8002c5a <_svfiprintf_r+0x4e>
 8002d8a:	460c      	mov	r4, r1
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002d92:	e7a5      	b.n	8002ce0 <_svfiprintf_r+0xd4>
 8002d94:	2300      	movs	r3, #0
 8002d96:	f04f 0c0a 	mov.w	ip, #10
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	3401      	adds	r4, #1
 8002d9e:	9305      	str	r3, [sp, #20]
 8002da0:	4620      	mov	r0, r4
 8002da2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002da6:	3a30      	subs	r2, #48	; 0x30
 8002da8:	2a09      	cmp	r2, #9
 8002daa:	d903      	bls.n	8002db4 <_svfiprintf_r+0x1a8>
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d0c5      	beq.n	8002d3c <_svfiprintf_r+0x130>
 8002db0:	9105      	str	r1, [sp, #20]
 8002db2:	e7c3      	b.n	8002d3c <_svfiprintf_r+0x130>
 8002db4:	4604      	mov	r4, r0
 8002db6:	2301      	movs	r3, #1
 8002db8:	fb0c 2101 	mla	r1, ip, r1, r2
 8002dbc:	e7f0      	b.n	8002da0 <_svfiprintf_r+0x194>
 8002dbe:	ab03      	add	r3, sp, #12
 8002dc0:	9300      	str	r3, [sp, #0]
 8002dc2:	462a      	mov	r2, r5
 8002dc4:	4638      	mov	r0, r7
 8002dc6:	4b10      	ldr	r3, [pc, #64]	; (8002e08 <_svfiprintf_r+0x1fc>)
 8002dc8:	a904      	add	r1, sp, #16
 8002dca:	f3af 8000 	nop.w
 8002dce:	1c42      	adds	r2, r0, #1
 8002dd0:	4606      	mov	r6, r0
 8002dd2:	d1d6      	bne.n	8002d82 <_svfiprintf_r+0x176>
 8002dd4:	89ab      	ldrh	r3, [r5, #12]
 8002dd6:	065b      	lsls	r3, r3, #25
 8002dd8:	f53f af2c 	bmi.w	8002c34 <_svfiprintf_r+0x28>
 8002ddc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002dde:	b01d      	add	sp, #116	; 0x74
 8002de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002de4:	ab03      	add	r3, sp, #12
 8002de6:	9300      	str	r3, [sp, #0]
 8002de8:	462a      	mov	r2, r5
 8002dea:	4638      	mov	r0, r7
 8002dec:	4b06      	ldr	r3, [pc, #24]	; (8002e08 <_svfiprintf_r+0x1fc>)
 8002dee:	a904      	add	r1, sp, #16
 8002df0:	f000 f87c 	bl	8002eec <_printf_i>
 8002df4:	e7eb      	b.n	8002dce <_svfiprintf_r+0x1c2>
 8002df6:	bf00      	nop
 8002df8:	0800345c 	.word	0x0800345c
 8002dfc:	08003462 	.word	0x08003462
 8002e00:	08003466 	.word	0x08003466
 8002e04:	00000000 	.word	0x00000000
 8002e08:	08002b55 	.word	0x08002b55

08002e0c <_printf_common>:
 8002e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e10:	4616      	mov	r6, r2
 8002e12:	4699      	mov	r9, r3
 8002e14:	688a      	ldr	r2, [r1, #8]
 8002e16:	690b      	ldr	r3, [r1, #16]
 8002e18:	4607      	mov	r7, r0
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	bfb8      	it	lt
 8002e1e:	4613      	movlt	r3, r2
 8002e20:	6033      	str	r3, [r6, #0]
 8002e22:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002e26:	460c      	mov	r4, r1
 8002e28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002e2c:	b10a      	cbz	r2, 8002e32 <_printf_common+0x26>
 8002e2e:	3301      	adds	r3, #1
 8002e30:	6033      	str	r3, [r6, #0]
 8002e32:	6823      	ldr	r3, [r4, #0]
 8002e34:	0699      	lsls	r1, r3, #26
 8002e36:	bf42      	ittt	mi
 8002e38:	6833      	ldrmi	r3, [r6, #0]
 8002e3a:	3302      	addmi	r3, #2
 8002e3c:	6033      	strmi	r3, [r6, #0]
 8002e3e:	6825      	ldr	r5, [r4, #0]
 8002e40:	f015 0506 	ands.w	r5, r5, #6
 8002e44:	d106      	bne.n	8002e54 <_printf_common+0x48>
 8002e46:	f104 0a19 	add.w	sl, r4, #25
 8002e4a:	68e3      	ldr	r3, [r4, #12]
 8002e4c:	6832      	ldr	r2, [r6, #0]
 8002e4e:	1a9b      	subs	r3, r3, r2
 8002e50:	42ab      	cmp	r3, r5
 8002e52:	dc28      	bgt.n	8002ea6 <_printf_common+0x9a>
 8002e54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002e58:	1e13      	subs	r3, r2, #0
 8002e5a:	6822      	ldr	r2, [r4, #0]
 8002e5c:	bf18      	it	ne
 8002e5e:	2301      	movne	r3, #1
 8002e60:	0692      	lsls	r2, r2, #26
 8002e62:	d42d      	bmi.n	8002ec0 <_printf_common+0xb4>
 8002e64:	4649      	mov	r1, r9
 8002e66:	4638      	mov	r0, r7
 8002e68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e6c:	47c0      	blx	r8
 8002e6e:	3001      	adds	r0, #1
 8002e70:	d020      	beq.n	8002eb4 <_printf_common+0xa8>
 8002e72:	6823      	ldr	r3, [r4, #0]
 8002e74:	68e5      	ldr	r5, [r4, #12]
 8002e76:	f003 0306 	and.w	r3, r3, #6
 8002e7a:	2b04      	cmp	r3, #4
 8002e7c:	bf18      	it	ne
 8002e7e:	2500      	movne	r5, #0
 8002e80:	6832      	ldr	r2, [r6, #0]
 8002e82:	f04f 0600 	mov.w	r6, #0
 8002e86:	68a3      	ldr	r3, [r4, #8]
 8002e88:	bf08      	it	eq
 8002e8a:	1aad      	subeq	r5, r5, r2
 8002e8c:	6922      	ldr	r2, [r4, #16]
 8002e8e:	bf08      	it	eq
 8002e90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e94:	4293      	cmp	r3, r2
 8002e96:	bfc4      	itt	gt
 8002e98:	1a9b      	subgt	r3, r3, r2
 8002e9a:	18ed      	addgt	r5, r5, r3
 8002e9c:	341a      	adds	r4, #26
 8002e9e:	42b5      	cmp	r5, r6
 8002ea0:	d11a      	bne.n	8002ed8 <_printf_common+0xcc>
 8002ea2:	2000      	movs	r0, #0
 8002ea4:	e008      	b.n	8002eb8 <_printf_common+0xac>
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	4652      	mov	r2, sl
 8002eaa:	4649      	mov	r1, r9
 8002eac:	4638      	mov	r0, r7
 8002eae:	47c0      	blx	r8
 8002eb0:	3001      	adds	r0, #1
 8002eb2:	d103      	bne.n	8002ebc <_printf_common+0xb0>
 8002eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ebc:	3501      	adds	r5, #1
 8002ebe:	e7c4      	b.n	8002e4a <_printf_common+0x3e>
 8002ec0:	2030      	movs	r0, #48	; 0x30
 8002ec2:	18e1      	adds	r1, r4, r3
 8002ec4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002ec8:	1c5a      	adds	r2, r3, #1
 8002eca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002ece:	4422      	add	r2, r4
 8002ed0:	3302      	adds	r3, #2
 8002ed2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002ed6:	e7c5      	b.n	8002e64 <_printf_common+0x58>
 8002ed8:	2301      	movs	r3, #1
 8002eda:	4622      	mov	r2, r4
 8002edc:	4649      	mov	r1, r9
 8002ede:	4638      	mov	r0, r7
 8002ee0:	47c0      	blx	r8
 8002ee2:	3001      	adds	r0, #1
 8002ee4:	d0e6      	beq.n	8002eb4 <_printf_common+0xa8>
 8002ee6:	3601      	adds	r6, #1
 8002ee8:	e7d9      	b.n	8002e9e <_printf_common+0x92>
	...

08002eec <_printf_i>:
 8002eec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ef0:	7e0f      	ldrb	r7, [r1, #24]
 8002ef2:	4691      	mov	r9, r2
 8002ef4:	2f78      	cmp	r7, #120	; 0x78
 8002ef6:	4680      	mov	r8, r0
 8002ef8:	460c      	mov	r4, r1
 8002efa:	469a      	mov	sl, r3
 8002efc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002efe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002f02:	d807      	bhi.n	8002f14 <_printf_i+0x28>
 8002f04:	2f62      	cmp	r7, #98	; 0x62
 8002f06:	d80a      	bhi.n	8002f1e <_printf_i+0x32>
 8002f08:	2f00      	cmp	r7, #0
 8002f0a:	f000 80d9 	beq.w	80030c0 <_printf_i+0x1d4>
 8002f0e:	2f58      	cmp	r7, #88	; 0x58
 8002f10:	f000 80a4 	beq.w	800305c <_printf_i+0x170>
 8002f14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002f1c:	e03a      	b.n	8002f94 <_printf_i+0xa8>
 8002f1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002f22:	2b15      	cmp	r3, #21
 8002f24:	d8f6      	bhi.n	8002f14 <_printf_i+0x28>
 8002f26:	a101      	add	r1, pc, #4	; (adr r1, 8002f2c <_printf_i+0x40>)
 8002f28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002f2c:	08002f85 	.word	0x08002f85
 8002f30:	08002f99 	.word	0x08002f99
 8002f34:	08002f15 	.word	0x08002f15
 8002f38:	08002f15 	.word	0x08002f15
 8002f3c:	08002f15 	.word	0x08002f15
 8002f40:	08002f15 	.word	0x08002f15
 8002f44:	08002f99 	.word	0x08002f99
 8002f48:	08002f15 	.word	0x08002f15
 8002f4c:	08002f15 	.word	0x08002f15
 8002f50:	08002f15 	.word	0x08002f15
 8002f54:	08002f15 	.word	0x08002f15
 8002f58:	080030a7 	.word	0x080030a7
 8002f5c:	08002fc9 	.word	0x08002fc9
 8002f60:	08003089 	.word	0x08003089
 8002f64:	08002f15 	.word	0x08002f15
 8002f68:	08002f15 	.word	0x08002f15
 8002f6c:	080030c9 	.word	0x080030c9
 8002f70:	08002f15 	.word	0x08002f15
 8002f74:	08002fc9 	.word	0x08002fc9
 8002f78:	08002f15 	.word	0x08002f15
 8002f7c:	08002f15 	.word	0x08002f15
 8002f80:	08003091 	.word	0x08003091
 8002f84:	682b      	ldr	r3, [r5, #0]
 8002f86:	1d1a      	adds	r2, r3, #4
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	602a      	str	r2, [r5, #0]
 8002f8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f94:	2301      	movs	r3, #1
 8002f96:	e0a4      	b.n	80030e2 <_printf_i+0x1f6>
 8002f98:	6820      	ldr	r0, [r4, #0]
 8002f9a:	6829      	ldr	r1, [r5, #0]
 8002f9c:	0606      	lsls	r6, r0, #24
 8002f9e:	f101 0304 	add.w	r3, r1, #4
 8002fa2:	d50a      	bpl.n	8002fba <_printf_i+0xce>
 8002fa4:	680e      	ldr	r6, [r1, #0]
 8002fa6:	602b      	str	r3, [r5, #0]
 8002fa8:	2e00      	cmp	r6, #0
 8002faa:	da03      	bge.n	8002fb4 <_printf_i+0xc8>
 8002fac:	232d      	movs	r3, #45	; 0x2d
 8002fae:	4276      	negs	r6, r6
 8002fb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002fb4:	230a      	movs	r3, #10
 8002fb6:	485e      	ldr	r0, [pc, #376]	; (8003130 <_printf_i+0x244>)
 8002fb8:	e019      	b.n	8002fee <_printf_i+0x102>
 8002fba:	680e      	ldr	r6, [r1, #0]
 8002fbc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002fc0:	602b      	str	r3, [r5, #0]
 8002fc2:	bf18      	it	ne
 8002fc4:	b236      	sxthne	r6, r6
 8002fc6:	e7ef      	b.n	8002fa8 <_printf_i+0xbc>
 8002fc8:	682b      	ldr	r3, [r5, #0]
 8002fca:	6820      	ldr	r0, [r4, #0]
 8002fcc:	1d19      	adds	r1, r3, #4
 8002fce:	6029      	str	r1, [r5, #0]
 8002fd0:	0601      	lsls	r1, r0, #24
 8002fd2:	d501      	bpl.n	8002fd8 <_printf_i+0xec>
 8002fd4:	681e      	ldr	r6, [r3, #0]
 8002fd6:	e002      	b.n	8002fde <_printf_i+0xf2>
 8002fd8:	0646      	lsls	r6, r0, #25
 8002fda:	d5fb      	bpl.n	8002fd4 <_printf_i+0xe8>
 8002fdc:	881e      	ldrh	r6, [r3, #0]
 8002fde:	2f6f      	cmp	r7, #111	; 0x6f
 8002fe0:	bf0c      	ite	eq
 8002fe2:	2308      	moveq	r3, #8
 8002fe4:	230a      	movne	r3, #10
 8002fe6:	4852      	ldr	r0, [pc, #328]	; (8003130 <_printf_i+0x244>)
 8002fe8:	2100      	movs	r1, #0
 8002fea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002fee:	6865      	ldr	r5, [r4, #4]
 8002ff0:	2d00      	cmp	r5, #0
 8002ff2:	bfa8      	it	ge
 8002ff4:	6821      	ldrge	r1, [r4, #0]
 8002ff6:	60a5      	str	r5, [r4, #8]
 8002ff8:	bfa4      	itt	ge
 8002ffa:	f021 0104 	bicge.w	r1, r1, #4
 8002ffe:	6021      	strge	r1, [r4, #0]
 8003000:	b90e      	cbnz	r6, 8003006 <_printf_i+0x11a>
 8003002:	2d00      	cmp	r5, #0
 8003004:	d04d      	beq.n	80030a2 <_printf_i+0x1b6>
 8003006:	4615      	mov	r5, r2
 8003008:	fbb6 f1f3 	udiv	r1, r6, r3
 800300c:	fb03 6711 	mls	r7, r3, r1, r6
 8003010:	5dc7      	ldrb	r7, [r0, r7]
 8003012:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003016:	4637      	mov	r7, r6
 8003018:	42bb      	cmp	r3, r7
 800301a:	460e      	mov	r6, r1
 800301c:	d9f4      	bls.n	8003008 <_printf_i+0x11c>
 800301e:	2b08      	cmp	r3, #8
 8003020:	d10b      	bne.n	800303a <_printf_i+0x14e>
 8003022:	6823      	ldr	r3, [r4, #0]
 8003024:	07de      	lsls	r6, r3, #31
 8003026:	d508      	bpl.n	800303a <_printf_i+0x14e>
 8003028:	6923      	ldr	r3, [r4, #16]
 800302a:	6861      	ldr	r1, [r4, #4]
 800302c:	4299      	cmp	r1, r3
 800302e:	bfde      	ittt	le
 8003030:	2330      	movle	r3, #48	; 0x30
 8003032:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003036:	f105 35ff 	addle.w	r5, r5, #4294967295
 800303a:	1b52      	subs	r2, r2, r5
 800303c:	6122      	str	r2, [r4, #16]
 800303e:	464b      	mov	r3, r9
 8003040:	4621      	mov	r1, r4
 8003042:	4640      	mov	r0, r8
 8003044:	f8cd a000 	str.w	sl, [sp]
 8003048:	aa03      	add	r2, sp, #12
 800304a:	f7ff fedf 	bl	8002e0c <_printf_common>
 800304e:	3001      	adds	r0, #1
 8003050:	d14c      	bne.n	80030ec <_printf_i+0x200>
 8003052:	f04f 30ff 	mov.w	r0, #4294967295
 8003056:	b004      	add	sp, #16
 8003058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800305c:	4834      	ldr	r0, [pc, #208]	; (8003130 <_printf_i+0x244>)
 800305e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003062:	6829      	ldr	r1, [r5, #0]
 8003064:	6823      	ldr	r3, [r4, #0]
 8003066:	f851 6b04 	ldr.w	r6, [r1], #4
 800306a:	6029      	str	r1, [r5, #0]
 800306c:	061d      	lsls	r5, r3, #24
 800306e:	d514      	bpl.n	800309a <_printf_i+0x1ae>
 8003070:	07df      	lsls	r7, r3, #31
 8003072:	bf44      	itt	mi
 8003074:	f043 0320 	orrmi.w	r3, r3, #32
 8003078:	6023      	strmi	r3, [r4, #0]
 800307a:	b91e      	cbnz	r6, 8003084 <_printf_i+0x198>
 800307c:	6823      	ldr	r3, [r4, #0]
 800307e:	f023 0320 	bic.w	r3, r3, #32
 8003082:	6023      	str	r3, [r4, #0]
 8003084:	2310      	movs	r3, #16
 8003086:	e7af      	b.n	8002fe8 <_printf_i+0xfc>
 8003088:	6823      	ldr	r3, [r4, #0]
 800308a:	f043 0320 	orr.w	r3, r3, #32
 800308e:	6023      	str	r3, [r4, #0]
 8003090:	2378      	movs	r3, #120	; 0x78
 8003092:	4828      	ldr	r0, [pc, #160]	; (8003134 <_printf_i+0x248>)
 8003094:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003098:	e7e3      	b.n	8003062 <_printf_i+0x176>
 800309a:	0659      	lsls	r1, r3, #25
 800309c:	bf48      	it	mi
 800309e:	b2b6      	uxthmi	r6, r6
 80030a0:	e7e6      	b.n	8003070 <_printf_i+0x184>
 80030a2:	4615      	mov	r5, r2
 80030a4:	e7bb      	b.n	800301e <_printf_i+0x132>
 80030a6:	682b      	ldr	r3, [r5, #0]
 80030a8:	6826      	ldr	r6, [r4, #0]
 80030aa:	1d18      	adds	r0, r3, #4
 80030ac:	6961      	ldr	r1, [r4, #20]
 80030ae:	6028      	str	r0, [r5, #0]
 80030b0:	0635      	lsls	r5, r6, #24
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	d501      	bpl.n	80030ba <_printf_i+0x1ce>
 80030b6:	6019      	str	r1, [r3, #0]
 80030b8:	e002      	b.n	80030c0 <_printf_i+0x1d4>
 80030ba:	0670      	lsls	r0, r6, #25
 80030bc:	d5fb      	bpl.n	80030b6 <_printf_i+0x1ca>
 80030be:	8019      	strh	r1, [r3, #0]
 80030c0:	2300      	movs	r3, #0
 80030c2:	4615      	mov	r5, r2
 80030c4:	6123      	str	r3, [r4, #16]
 80030c6:	e7ba      	b.n	800303e <_printf_i+0x152>
 80030c8:	682b      	ldr	r3, [r5, #0]
 80030ca:	2100      	movs	r1, #0
 80030cc:	1d1a      	adds	r2, r3, #4
 80030ce:	602a      	str	r2, [r5, #0]
 80030d0:	681d      	ldr	r5, [r3, #0]
 80030d2:	6862      	ldr	r2, [r4, #4]
 80030d4:	4628      	mov	r0, r5
 80030d6:	f000 f82f 	bl	8003138 <memchr>
 80030da:	b108      	cbz	r0, 80030e0 <_printf_i+0x1f4>
 80030dc:	1b40      	subs	r0, r0, r5
 80030de:	6060      	str	r0, [r4, #4]
 80030e0:	6863      	ldr	r3, [r4, #4]
 80030e2:	6123      	str	r3, [r4, #16]
 80030e4:	2300      	movs	r3, #0
 80030e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80030ea:	e7a8      	b.n	800303e <_printf_i+0x152>
 80030ec:	462a      	mov	r2, r5
 80030ee:	4649      	mov	r1, r9
 80030f0:	4640      	mov	r0, r8
 80030f2:	6923      	ldr	r3, [r4, #16]
 80030f4:	47d0      	blx	sl
 80030f6:	3001      	adds	r0, #1
 80030f8:	d0ab      	beq.n	8003052 <_printf_i+0x166>
 80030fa:	6823      	ldr	r3, [r4, #0]
 80030fc:	079b      	lsls	r3, r3, #30
 80030fe:	d413      	bmi.n	8003128 <_printf_i+0x23c>
 8003100:	68e0      	ldr	r0, [r4, #12]
 8003102:	9b03      	ldr	r3, [sp, #12]
 8003104:	4298      	cmp	r0, r3
 8003106:	bfb8      	it	lt
 8003108:	4618      	movlt	r0, r3
 800310a:	e7a4      	b.n	8003056 <_printf_i+0x16a>
 800310c:	2301      	movs	r3, #1
 800310e:	4632      	mov	r2, r6
 8003110:	4649      	mov	r1, r9
 8003112:	4640      	mov	r0, r8
 8003114:	47d0      	blx	sl
 8003116:	3001      	adds	r0, #1
 8003118:	d09b      	beq.n	8003052 <_printf_i+0x166>
 800311a:	3501      	adds	r5, #1
 800311c:	68e3      	ldr	r3, [r4, #12]
 800311e:	9903      	ldr	r1, [sp, #12]
 8003120:	1a5b      	subs	r3, r3, r1
 8003122:	42ab      	cmp	r3, r5
 8003124:	dcf2      	bgt.n	800310c <_printf_i+0x220>
 8003126:	e7eb      	b.n	8003100 <_printf_i+0x214>
 8003128:	2500      	movs	r5, #0
 800312a:	f104 0619 	add.w	r6, r4, #25
 800312e:	e7f5      	b.n	800311c <_printf_i+0x230>
 8003130:	0800346d 	.word	0x0800346d
 8003134:	0800347e 	.word	0x0800347e

08003138 <memchr>:
 8003138:	4603      	mov	r3, r0
 800313a:	b510      	push	{r4, lr}
 800313c:	b2c9      	uxtb	r1, r1
 800313e:	4402      	add	r2, r0
 8003140:	4293      	cmp	r3, r2
 8003142:	4618      	mov	r0, r3
 8003144:	d101      	bne.n	800314a <memchr+0x12>
 8003146:	2000      	movs	r0, #0
 8003148:	e003      	b.n	8003152 <memchr+0x1a>
 800314a:	7804      	ldrb	r4, [r0, #0]
 800314c:	3301      	adds	r3, #1
 800314e:	428c      	cmp	r4, r1
 8003150:	d1f6      	bne.n	8003140 <memchr+0x8>
 8003152:	bd10      	pop	{r4, pc}

08003154 <memcpy>:
 8003154:	440a      	add	r2, r1
 8003156:	4291      	cmp	r1, r2
 8003158:	f100 33ff 	add.w	r3, r0, #4294967295
 800315c:	d100      	bne.n	8003160 <memcpy+0xc>
 800315e:	4770      	bx	lr
 8003160:	b510      	push	{r4, lr}
 8003162:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003166:	4291      	cmp	r1, r2
 8003168:	f803 4f01 	strb.w	r4, [r3, #1]!
 800316c:	d1f9      	bne.n	8003162 <memcpy+0xe>
 800316e:	bd10      	pop	{r4, pc}

08003170 <memmove>:
 8003170:	4288      	cmp	r0, r1
 8003172:	b510      	push	{r4, lr}
 8003174:	eb01 0402 	add.w	r4, r1, r2
 8003178:	d902      	bls.n	8003180 <memmove+0x10>
 800317a:	4284      	cmp	r4, r0
 800317c:	4623      	mov	r3, r4
 800317e:	d807      	bhi.n	8003190 <memmove+0x20>
 8003180:	1e43      	subs	r3, r0, #1
 8003182:	42a1      	cmp	r1, r4
 8003184:	d008      	beq.n	8003198 <memmove+0x28>
 8003186:	f811 2b01 	ldrb.w	r2, [r1], #1
 800318a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800318e:	e7f8      	b.n	8003182 <memmove+0x12>
 8003190:	4601      	mov	r1, r0
 8003192:	4402      	add	r2, r0
 8003194:	428a      	cmp	r2, r1
 8003196:	d100      	bne.n	800319a <memmove+0x2a>
 8003198:	bd10      	pop	{r4, pc}
 800319a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800319e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80031a2:	e7f7      	b.n	8003194 <memmove+0x24>

080031a4 <_free_r>:
 80031a4:	b538      	push	{r3, r4, r5, lr}
 80031a6:	4605      	mov	r5, r0
 80031a8:	2900      	cmp	r1, #0
 80031aa:	d040      	beq.n	800322e <_free_r+0x8a>
 80031ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031b0:	1f0c      	subs	r4, r1, #4
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	bfb8      	it	lt
 80031b6:	18e4      	addlt	r4, r4, r3
 80031b8:	f000 f910 	bl	80033dc <__malloc_lock>
 80031bc:	4a1c      	ldr	r2, [pc, #112]	; (8003230 <_free_r+0x8c>)
 80031be:	6813      	ldr	r3, [r2, #0]
 80031c0:	b933      	cbnz	r3, 80031d0 <_free_r+0x2c>
 80031c2:	6063      	str	r3, [r4, #4]
 80031c4:	6014      	str	r4, [r2, #0]
 80031c6:	4628      	mov	r0, r5
 80031c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80031cc:	f000 b90c 	b.w	80033e8 <__malloc_unlock>
 80031d0:	42a3      	cmp	r3, r4
 80031d2:	d908      	bls.n	80031e6 <_free_r+0x42>
 80031d4:	6820      	ldr	r0, [r4, #0]
 80031d6:	1821      	adds	r1, r4, r0
 80031d8:	428b      	cmp	r3, r1
 80031da:	bf01      	itttt	eq
 80031dc:	6819      	ldreq	r1, [r3, #0]
 80031de:	685b      	ldreq	r3, [r3, #4]
 80031e0:	1809      	addeq	r1, r1, r0
 80031e2:	6021      	streq	r1, [r4, #0]
 80031e4:	e7ed      	b.n	80031c2 <_free_r+0x1e>
 80031e6:	461a      	mov	r2, r3
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	b10b      	cbz	r3, 80031f0 <_free_r+0x4c>
 80031ec:	42a3      	cmp	r3, r4
 80031ee:	d9fa      	bls.n	80031e6 <_free_r+0x42>
 80031f0:	6811      	ldr	r1, [r2, #0]
 80031f2:	1850      	adds	r0, r2, r1
 80031f4:	42a0      	cmp	r0, r4
 80031f6:	d10b      	bne.n	8003210 <_free_r+0x6c>
 80031f8:	6820      	ldr	r0, [r4, #0]
 80031fa:	4401      	add	r1, r0
 80031fc:	1850      	adds	r0, r2, r1
 80031fe:	4283      	cmp	r3, r0
 8003200:	6011      	str	r1, [r2, #0]
 8003202:	d1e0      	bne.n	80031c6 <_free_r+0x22>
 8003204:	6818      	ldr	r0, [r3, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	4401      	add	r1, r0
 800320a:	6011      	str	r1, [r2, #0]
 800320c:	6053      	str	r3, [r2, #4]
 800320e:	e7da      	b.n	80031c6 <_free_r+0x22>
 8003210:	d902      	bls.n	8003218 <_free_r+0x74>
 8003212:	230c      	movs	r3, #12
 8003214:	602b      	str	r3, [r5, #0]
 8003216:	e7d6      	b.n	80031c6 <_free_r+0x22>
 8003218:	6820      	ldr	r0, [r4, #0]
 800321a:	1821      	adds	r1, r4, r0
 800321c:	428b      	cmp	r3, r1
 800321e:	bf01      	itttt	eq
 8003220:	6819      	ldreq	r1, [r3, #0]
 8003222:	685b      	ldreq	r3, [r3, #4]
 8003224:	1809      	addeq	r1, r1, r0
 8003226:	6021      	streq	r1, [r4, #0]
 8003228:	6063      	str	r3, [r4, #4]
 800322a:	6054      	str	r4, [r2, #4]
 800322c:	e7cb      	b.n	80031c6 <_free_r+0x22>
 800322e:	bd38      	pop	{r3, r4, r5, pc}
 8003230:	200001e4 	.word	0x200001e4

08003234 <sbrk_aligned>:
 8003234:	b570      	push	{r4, r5, r6, lr}
 8003236:	4e0e      	ldr	r6, [pc, #56]	; (8003270 <sbrk_aligned+0x3c>)
 8003238:	460c      	mov	r4, r1
 800323a:	6831      	ldr	r1, [r6, #0]
 800323c:	4605      	mov	r5, r0
 800323e:	b911      	cbnz	r1, 8003246 <sbrk_aligned+0x12>
 8003240:	f000 f8bc 	bl	80033bc <_sbrk_r>
 8003244:	6030      	str	r0, [r6, #0]
 8003246:	4621      	mov	r1, r4
 8003248:	4628      	mov	r0, r5
 800324a:	f000 f8b7 	bl	80033bc <_sbrk_r>
 800324e:	1c43      	adds	r3, r0, #1
 8003250:	d00a      	beq.n	8003268 <sbrk_aligned+0x34>
 8003252:	1cc4      	adds	r4, r0, #3
 8003254:	f024 0403 	bic.w	r4, r4, #3
 8003258:	42a0      	cmp	r0, r4
 800325a:	d007      	beq.n	800326c <sbrk_aligned+0x38>
 800325c:	1a21      	subs	r1, r4, r0
 800325e:	4628      	mov	r0, r5
 8003260:	f000 f8ac 	bl	80033bc <_sbrk_r>
 8003264:	3001      	adds	r0, #1
 8003266:	d101      	bne.n	800326c <sbrk_aligned+0x38>
 8003268:	f04f 34ff 	mov.w	r4, #4294967295
 800326c:	4620      	mov	r0, r4
 800326e:	bd70      	pop	{r4, r5, r6, pc}
 8003270:	200001e8 	.word	0x200001e8

08003274 <_malloc_r>:
 8003274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003278:	1ccd      	adds	r5, r1, #3
 800327a:	f025 0503 	bic.w	r5, r5, #3
 800327e:	3508      	adds	r5, #8
 8003280:	2d0c      	cmp	r5, #12
 8003282:	bf38      	it	cc
 8003284:	250c      	movcc	r5, #12
 8003286:	2d00      	cmp	r5, #0
 8003288:	4607      	mov	r7, r0
 800328a:	db01      	blt.n	8003290 <_malloc_r+0x1c>
 800328c:	42a9      	cmp	r1, r5
 800328e:	d905      	bls.n	800329c <_malloc_r+0x28>
 8003290:	230c      	movs	r3, #12
 8003292:	2600      	movs	r6, #0
 8003294:	603b      	str	r3, [r7, #0]
 8003296:	4630      	mov	r0, r6
 8003298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800329c:	4e2e      	ldr	r6, [pc, #184]	; (8003358 <_malloc_r+0xe4>)
 800329e:	f000 f89d 	bl	80033dc <__malloc_lock>
 80032a2:	6833      	ldr	r3, [r6, #0]
 80032a4:	461c      	mov	r4, r3
 80032a6:	bb34      	cbnz	r4, 80032f6 <_malloc_r+0x82>
 80032a8:	4629      	mov	r1, r5
 80032aa:	4638      	mov	r0, r7
 80032ac:	f7ff ffc2 	bl	8003234 <sbrk_aligned>
 80032b0:	1c43      	adds	r3, r0, #1
 80032b2:	4604      	mov	r4, r0
 80032b4:	d14d      	bne.n	8003352 <_malloc_r+0xde>
 80032b6:	6834      	ldr	r4, [r6, #0]
 80032b8:	4626      	mov	r6, r4
 80032ba:	2e00      	cmp	r6, #0
 80032bc:	d140      	bne.n	8003340 <_malloc_r+0xcc>
 80032be:	6823      	ldr	r3, [r4, #0]
 80032c0:	4631      	mov	r1, r6
 80032c2:	4638      	mov	r0, r7
 80032c4:	eb04 0803 	add.w	r8, r4, r3
 80032c8:	f000 f878 	bl	80033bc <_sbrk_r>
 80032cc:	4580      	cmp	r8, r0
 80032ce:	d13a      	bne.n	8003346 <_malloc_r+0xd2>
 80032d0:	6821      	ldr	r1, [r4, #0]
 80032d2:	3503      	adds	r5, #3
 80032d4:	1a6d      	subs	r5, r5, r1
 80032d6:	f025 0503 	bic.w	r5, r5, #3
 80032da:	3508      	adds	r5, #8
 80032dc:	2d0c      	cmp	r5, #12
 80032de:	bf38      	it	cc
 80032e0:	250c      	movcc	r5, #12
 80032e2:	4638      	mov	r0, r7
 80032e4:	4629      	mov	r1, r5
 80032e6:	f7ff ffa5 	bl	8003234 <sbrk_aligned>
 80032ea:	3001      	adds	r0, #1
 80032ec:	d02b      	beq.n	8003346 <_malloc_r+0xd2>
 80032ee:	6823      	ldr	r3, [r4, #0]
 80032f0:	442b      	add	r3, r5
 80032f2:	6023      	str	r3, [r4, #0]
 80032f4:	e00e      	b.n	8003314 <_malloc_r+0xa0>
 80032f6:	6822      	ldr	r2, [r4, #0]
 80032f8:	1b52      	subs	r2, r2, r5
 80032fa:	d41e      	bmi.n	800333a <_malloc_r+0xc6>
 80032fc:	2a0b      	cmp	r2, #11
 80032fe:	d916      	bls.n	800332e <_malloc_r+0xba>
 8003300:	1961      	adds	r1, r4, r5
 8003302:	42a3      	cmp	r3, r4
 8003304:	6025      	str	r5, [r4, #0]
 8003306:	bf18      	it	ne
 8003308:	6059      	strne	r1, [r3, #4]
 800330a:	6863      	ldr	r3, [r4, #4]
 800330c:	bf08      	it	eq
 800330e:	6031      	streq	r1, [r6, #0]
 8003310:	5162      	str	r2, [r4, r5]
 8003312:	604b      	str	r3, [r1, #4]
 8003314:	4638      	mov	r0, r7
 8003316:	f104 060b 	add.w	r6, r4, #11
 800331a:	f000 f865 	bl	80033e8 <__malloc_unlock>
 800331e:	f026 0607 	bic.w	r6, r6, #7
 8003322:	1d23      	adds	r3, r4, #4
 8003324:	1af2      	subs	r2, r6, r3
 8003326:	d0b6      	beq.n	8003296 <_malloc_r+0x22>
 8003328:	1b9b      	subs	r3, r3, r6
 800332a:	50a3      	str	r3, [r4, r2]
 800332c:	e7b3      	b.n	8003296 <_malloc_r+0x22>
 800332e:	6862      	ldr	r2, [r4, #4]
 8003330:	42a3      	cmp	r3, r4
 8003332:	bf0c      	ite	eq
 8003334:	6032      	streq	r2, [r6, #0]
 8003336:	605a      	strne	r2, [r3, #4]
 8003338:	e7ec      	b.n	8003314 <_malloc_r+0xa0>
 800333a:	4623      	mov	r3, r4
 800333c:	6864      	ldr	r4, [r4, #4]
 800333e:	e7b2      	b.n	80032a6 <_malloc_r+0x32>
 8003340:	4634      	mov	r4, r6
 8003342:	6876      	ldr	r6, [r6, #4]
 8003344:	e7b9      	b.n	80032ba <_malloc_r+0x46>
 8003346:	230c      	movs	r3, #12
 8003348:	4638      	mov	r0, r7
 800334a:	603b      	str	r3, [r7, #0]
 800334c:	f000 f84c 	bl	80033e8 <__malloc_unlock>
 8003350:	e7a1      	b.n	8003296 <_malloc_r+0x22>
 8003352:	6025      	str	r5, [r4, #0]
 8003354:	e7de      	b.n	8003314 <_malloc_r+0xa0>
 8003356:	bf00      	nop
 8003358:	200001e4 	.word	0x200001e4

0800335c <_realloc_r>:
 800335c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003360:	4680      	mov	r8, r0
 8003362:	4614      	mov	r4, r2
 8003364:	460e      	mov	r6, r1
 8003366:	b921      	cbnz	r1, 8003372 <_realloc_r+0x16>
 8003368:	4611      	mov	r1, r2
 800336a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800336e:	f7ff bf81 	b.w	8003274 <_malloc_r>
 8003372:	b92a      	cbnz	r2, 8003380 <_realloc_r+0x24>
 8003374:	f7ff ff16 	bl	80031a4 <_free_r>
 8003378:	4625      	mov	r5, r4
 800337a:	4628      	mov	r0, r5
 800337c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003380:	f000 f838 	bl	80033f4 <_malloc_usable_size_r>
 8003384:	4284      	cmp	r4, r0
 8003386:	4607      	mov	r7, r0
 8003388:	d802      	bhi.n	8003390 <_realloc_r+0x34>
 800338a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800338e:	d812      	bhi.n	80033b6 <_realloc_r+0x5a>
 8003390:	4621      	mov	r1, r4
 8003392:	4640      	mov	r0, r8
 8003394:	f7ff ff6e 	bl	8003274 <_malloc_r>
 8003398:	4605      	mov	r5, r0
 800339a:	2800      	cmp	r0, #0
 800339c:	d0ed      	beq.n	800337a <_realloc_r+0x1e>
 800339e:	42bc      	cmp	r4, r7
 80033a0:	4622      	mov	r2, r4
 80033a2:	4631      	mov	r1, r6
 80033a4:	bf28      	it	cs
 80033a6:	463a      	movcs	r2, r7
 80033a8:	f7ff fed4 	bl	8003154 <memcpy>
 80033ac:	4631      	mov	r1, r6
 80033ae:	4640      	mov	r0, r8
 80033b0:	f7ff fef8 	bl	80031a4 <_free_r>
 80033b4:	e7e1      	b.n	800337a <_realloc_r+0x1e>
 80033b6:	4635      	mov	r5, r6
 80033b8:	e7df      	b.n	800337a <_realloc_r+0x1e>
	...

080033bc <_sbrk_r>:
 80033bc:	b538      	push	{r3, r4, r5, lr}
 80033be:	2300      	movs	r3, #0
 80033c0:	4d05      	ldr	r5, [pc, #20]	; (80033d8 <_sbrk_r+0x1c>)
 80033c2:	4604      	mov	r4, r0
 80033c4:	4608      	mov	r0, r1
 80033c6:	602b      	str	r3, [r5, #0]
 80033c8:	f7ff fb1a 	bl	8002a00 <_sbrk>
 80033cc:	1c43      	adds	r3, r0, #1
 80033ce:	d102      	bne.n	80033d6 <_sbrk_r+0x1a>
 80033d0:	682b      	ldr	r3, [r5, #0]
 80033d2:	b103      	cbz	r3, 80033d6 <_sbrk_r+0x1a>
 80033d4:	6023      	str	r3, [r4, #0]
 80033d6:	bd38      	pop	{r3, r4, r5, pc}
 80033d8:	200001ec 	.word	0x200001ec

080033dc <__malloc_lock>:
 80033dc:	4801      	ldr	r0, [pc, #4]	; (80033e4 <__malloc_lock+0x8>)
 80033de:	f000 b811 	b.w	8003404 <__retarget_lock_acquire_recursive>
 80033e2:	bf00      	nop
 80033e4:	200001f0 	.word	0x200001f0

080033e8 <__malloc_unlock>:
 80033e8:	4801      	ldr	r0, [pc, #4]	; (80033f0 <__malloc_unlock+0x8>)
 80033ea:	f000 b80c 	b.w	8003406 <__retarget_lock_release_recursive>
 80033ee:	bf00      	nop
 80033f0:	200001f0 	.word	0x200001f0

080033f4 <_malloc_usable_size_r>:
 80033f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033f8:	1f18      	subs	r0, r3, #4
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	bfbc      	itt	lt
 80033fe:	580b      	ldrlt	r3, [r1, r0]
 8003400:	18c0      	addlt	r0, r0, r3
 8003402:	4770      	bx	lr

08003404 <__retarget_lock_acquire_recursive>:
 8003404:	4770      	bx	lr

08003406 <__retarget_lock_release_recursive>:
 8003406:	4770      	bx	lr

08003408 <_init>:
 8003408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800340a:	bf00      	nop
 800340c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800340e:	bc08      	pop	{r3}
 8003410:	469e      	mov	lr, r3
 8003412:	4770      	bx	lr

08003414 <_fini>:
 8003414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003416:	bf00      	nop
 8003418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800341a:	bc08      	pop	{r3}
 800341c:	469e      	mov	lr, r3
 800341e:	4770      	bx	lr
