Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Fri Mar  1 18:24:56 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: SD_SPI/EnableDataRead_reg/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: SD_SPI/spi/DataClk_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: SD_SPI/spiInitClock/OutputCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.493        0.000                      0                   25        0.122        0.000                      0                   25        3.000        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
clk100                            {0.000 5.000}      10.000          100.000         
  MasterClocK_reloj1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_reloj1_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                              3.000        0.000                       0                     1  
  MasterClocK_reloj1_clk_wiz_0_0        6.493        0.000                      0                   25        0.122        0.000                      0                   25        4.500        0.000                       0                    20  
  clkfbout_reloj1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  MasterClocK_reloj1_clk_wiz_0_0
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 SD_SPI/spiInitClock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.766ns (26.380%)  route 2.138ns (73.620%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.569    -0.943    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  SD_SPI/spiInitClock/counter_reg[6]/Q
                         net (fo=2, routed)           0.859     0.435    SD_SPI/spiInitClock/counter_reg__0[6]
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     0.559 r  SD_SPI/spiInitClock/counter[7]_i_3/O
                         net (fo=3, routed)           0.668     1.227    SD_SPI/spiInitClock/counter[7]_i_3_n_0
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.124     1.351 r  SD_SPI/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.611     1.961    SD_SPI/spiInitClock/clear
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.450     8.455    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[3]/C
                         clock pessimism              0.603     9.057    
                         clock uncertainty           -0.080     8.978    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.524     8.454    SD_SPI/spiInitClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 SD_SPI/spiInitClock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.766ns (26.380%)  route 2.138ns (73.620%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.569    -0.943    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  SD_SPI/spiInitClock/counter_reg[6]/Q
                         net (fo=2, routed)           0.859     0.435    SD_SPI/spiInitClock/counter_reg__0[6]
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     0.559 r  SD_SPI/spiInitClock/counter[7]_i_3/O
                         net (fo=3, routed)           0.668     1.227    SD_SPI/spiInitClock/counter[7]_i_3_n_0
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.124     1.351 r  SD_SPI/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.611     1.961    SD_SPI/spiInitClock/clear
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.450     8.455    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[4]/C
                         clock pessimism              0.603     9.057    
                         clock uncertainty           -0.080     8.978    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.524     8.454    SD_SPI/spiInitClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 SD_SPI/spiInitClock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.766ns (26.380%)  route 2.138ns (73.620%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.569    -0.943    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  SD_SPI/spiInitClock/counter_reg[6]/Q
                         net (fo=2, routed)           0.859     0.435    SD_SPI/spiInitClock/counter_reg__0[6]
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     0.559 r  SD_SPI/spiInitClock/counter[7]_i_3/O
                         net (fo=3, routed)           0.668     1.227    SD_SPI/spiInitClock/counter[7]_i_3_n_0
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.124     1.351 r  SD_SPI/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.611     1.961    SD_SPI/spiInitClock/clear
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.450     8.455    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[5]/C
                         clock pessimism              0.603     9.057    
                         clock uncertainty           -0.080     8.978    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.524     8.454    SD_SPI/spiInitClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 SD_SPI/spiInitClock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.766ns (26.380%)  route 2.138ns (73.620%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.569    -0.943    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  SD_SPI/spiInitClock/counter_reg[6]/Q
                         net (fo=2, routed)           0.859     0.435    SD_SPI/spiInitClock/counter_reg__0[6]
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     0.559 r  SD_SPI/spiInitClock/counter[7]_i_3/O
                         net (fo=3, routed)           0.668     1.227    SD_SPI/spiInitClock/counter[7]_i_3_n_0
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.124     1.351 r  SD_SPI/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.611     1.961    SD_SPI/spiInitClock/clear
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.450     8.455    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[6]/C
                         clock pessimism              0.603     9.057    
                         clock uncertainty           -0.080     8.978    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.524     8.454    SD_SPI/spiInitClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 SD_SPI/spiInitClock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 0.766ns (26.380%)  route 2.138ns (73.620%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.569    -0.943    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  SD_SPI/spiInitClock/counter_reg[6]/Q
                         net (fo=2, routed)           0.859     0.435    SD_SPI/spiInitClock/counter_reg__0[6]
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     0.559 r  SD_SPI/spiInitClock/counter[7]_i_3/O
                         net (fo=3, routed)           0.668     1.227    SD_SPI/spiInitClock/counter[7]_i_3_n_0
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.124     1.351 r  SD_SPI/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.611     1.961    SD_SPI/spiInitClock/clear
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.450     8.455    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[7]/C
                         clock pessimism              0.603     9.057    
                         clock uncertainty           -0.080     8.978    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.524     8.454    SD_SPI/spiInitClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 SD_SPI/spiInitClock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.766ns (29.000%)  route 1.875ns (71.000%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.569    -0.943    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  SD_SPI/spiInitClock/counter_reg[6]/Q
                         net (fo=2, routed)           0.859     0.435    SD_SPI/spiInitClock/counter_reg__0[6]
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     0.559 r  SD_SPI/spiInitClock/counter[7]_i_3/O
                         net (fo=3, routed)           0.668     1.227    SD_SPI/spiInitClock/counter[7]_i_3_n_0
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.124     1.351 r  SD_SPI/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.348     1.699    SD_SPI/spiInitClock/clear
    SLICE_X14Y44         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.450     8.455    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y44         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[0]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.080     8.953    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.524     8.429    SD_SPI/spiInitClock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 SD_SPI/spiInitClock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.766ns (29.000%)  route 1.875ns (71.000%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.569    -0.943    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  SD_SPI/spiInitClock/counter_reg[6]/Q
                         net (fo=2, routed)           0.859     0.435    SD_SPI/spiInitClock/counter_reg__0[6]
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     0.559 r  SD_SPI/spiInitClock/counter[7]_i_3/O
                         net (fo=3, routed)           0.668     1.227    SD_SPI/spiInitClock/counter[7]_i_3_n_0
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.124     1.351 r  SD_SPI/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.348     1.699    SD_SPI/spiInitClock/clear
    SLICE_X14Y44         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.450     8.455    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y44         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[1]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.080     8.953    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.524     8.429    SD_SPI/spiInitClock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 SD_SPI/spiInitClock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.766ns (29.000%)  route 1.875ns (71.000%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.569    -0.943    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  SD_SPI/spiInitClock/counter_reg[6]/Q
                         net (fo=2, routed)           0.859     0.435    SD_SPI/spiInitClock/counter_reg__0[6]
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     0.559 r  SD_SPI/spiInitClock/counter[7]_i_3/O
                         net (fo=3, routed)           0.668     1.227    SD_SPI/spiInitClock/counter[7]_i_3_n_0
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.124     1.351 r  SD_SPI/spiInitClock/counter[7]_i_1/O
                         net (fo=8, routed)           0.348     1.699    SD_SPI/spiInitClock/clear
    SLICE_X14Y44         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.450     8.455    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y44         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[2]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.080     8.953    
    SLICE_X14Y44         FDRE (Setup_fdre_C_R)       -0.524     8.429    SD_SPI/spiInitClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 SD_SPI/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 1.011ns (34.715%)  route 1.901ns (65.285%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.569    -0.943    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y44         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  SD_SPI/spiInitClock/counter_reg[0]/Q
                         net (fo=9, routed)           1.044     0.619    SD_SPI/spiInitClock/counter_reg__0[0]
    SLICE_X14Y45         LUT3 (Prop_lut3_I1_O)        0.152     0.771 r  SD_SPI/spiInitClock/counter[6]_i_2/O
                         net (fo=1, routed)           0.286     1.057    SD_SPI/spiInitClock/counter[6]_i_2_n_0
    SLICE_X14Y45         LUT5 (Prop_lut5_I1_O)        0.341     1.398 r  SD_SPI/spiInitClock/counter[6]_i_1/O
                         net (fo=1, routed)           0.572     1.970    SD_SPI/spiInitClock/p_0_in[6]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.450     8.455    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[6]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.080     8.953    
    SLICE_X14Y45         FDRE (Setup_fdre_C_D)       -0.252     8.701    SD_SPI/spiInitClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -1.970    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 SD_SPI/spiInitClock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.766ns (28.913%)  route 1.883ns (71.087%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.569    -0.943    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  SD_SPI/spiInitClock/counter_reg[6]/Q
                         net (fo=2, routed)           0.859     0.435    SD_SPI/spiInitClock/counter_reg__0[6]
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     0.559 r  SD_SPI/spiInitClock/counter[7]_i_3/O
                         net (fo=3, routed)           0.456     1.015    SD_SPI/spiInitClock/counter[7]_i_3_n_0
    SLICE_X14Y45         LUT5 (Prop_lut5_I4_O)        0.124     1.139 r  SD_SPI/spiInitClock/counter[7]_i_2/O
                         net (fo=1, routed)           0.568     1.707    SD_SPI/spiInitClock/p_0_in[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           1.450     8.455    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[7]/C
                         clock pessimism              0.603     9.057    
                         clock uncertainty           -0.080     8.978    
    SLICE_X14Y45         FDRE (Setup_fdre_C_D)       -0.028     8.950    SD_SPI/spiInitClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  7.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/cm1/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid_ClockManager/cm1/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272    -1.035    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  AudVid_ClockManager/cm1/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    AudVid_ClockManager/cm1/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497    -1.301    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    AudVid_ClockManager/cm1/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SD_SPI/spiInitClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SPI/spiInitClock/OutputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           0.566    -0.615    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  SD_SPI/spiInitClock/counter_reg[7]/Q
                         net (fo=3, routed)           0.073    -0.378    SD_SPI/spiInitClock/counter_reg__0[7]
    SLICE_X15Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  SD_SPI/spiInitClock/OutputCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.333    SD_SPI/spiInitClock/OutputCLK_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  SD_SPI/spiInitClock/OutputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           0.836    -0.854    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X15Y45         FDRE                                         r  SD_SPI/spiInitClock/OutputCLK_reg/C
                         clock pessimism              0.251    -0.602    
    SLICE_X15Y45         FDRE (Hold_fdre_C_D)         0.091    -0.511    SD_SPI/spiInitClock/OutputCLK_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/cm1/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid_ClockManager/cm1/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272    -1.035    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  AudVid_ClockManager/cm1/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    AudVid_ClockManager/cm1/seq_reg1[6]
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497    -1.301    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    AudVid_ClockManager/cm1/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 SD_SPI/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.069%)  route 0.157ns (42.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           0.566    -0.615    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y44         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  SD_SPI/spiInitClock/counter_reg[0]/Q
                         net (fo=9, routed)           0.157    -0.294    SD_SPI/spiInitClock/counter_reg__0[0]
    SLICE_X14Y45         LUT6 (Prop_lut6_I4_O)        0.045    -0.249 r  SD_SPI/spiInitClock/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    SD_SPI/spiInitClock/p_0_in[5]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           0.836    -0.854    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[5]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.121    -0.478    SD_SPI/spiInitClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/cm1/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid_ClockManager/cm1/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272    -1.035    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  AudVid_ClockManager/cm1/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.787    AudVid_ClockManager/cm1/seq_reg1[1]
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497    -1.301    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017    -1.018    AudVid_ClockManager/cm1/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/cm1/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid_ClockManager/cm1/clkout1_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.718ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272    -1.035    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  AudVid_ClockManager/cm1/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.733    AudVid_ClockManager/cm1/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid_ClockManager/cm1/clkout1_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid_ClockManager/cm1/clkout1_buf1/I0
                         clock pessimism              0.555    -1.163    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.004    AudVid_ClockManager/cm1/clkout1_buf1
  -------------------------------------------------------------------
                         required time                          1.004    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/cm1/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid_ClockManager/cm1/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272    -1.035    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  AudVid_ClockManager/cm1/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.662    AudVid_ClockManager/cm1/seq_reg1[5]
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497    -1.301    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[6]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078    -0.957    AudVid_ClockManager/cm1/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.957    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 SD_SPI/spiInitClock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.249ns (56.347%)  route 0.193ns (43.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           0.566    -0.615    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y44         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  SD_SPI/spiInitClock/counter_reg[2]/Q
                         net (fo=8, routed)           0.193    -0.274    SD_SPI/spiInitClock/counter_reg__0[2]
    SLICE_X14Y45         LUT5 (Prop_lut5_I3_O)        0.101    -0.173 r  SD_SPI/spiInitClock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    SD_SPI/spiInitClock/p_0_in[4]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  AudVid_ClockManager/cm1/clkout1_buf1/O
                         net (fo=9, routed)           0.836    -0.854    SD_SPI/spiInitClock/seq_reg1_reg[7]
    SLICE_X14Y45         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[4]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.131    -0.468    SD_SPI/spiInitClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/cm1/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid_ClockManager/cm1/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272    -1.035    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  AudVid_ClockManager/cm1/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.662    AudVid_ClockManager/cm1/seq_reg1[3]
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497    -1.301    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[4]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076    -0.959    AudVid_ClockManager/cm1/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/cm1/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid_ClockManager/cm1/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272    -1.035    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  AudVid_ClockManager/cm1/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.740    AudVid_ClockManager/cm1/seq_reg1[4]
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497    -1.301    AudVid_ClockManager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg1_reg[5]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    AudVid_ClockManager/cm1/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MasterClocK_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    AudVid_ClockManager/cm1/clkout1_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      AudVid_ClockManager/cm1/clkout1_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y45     SD_SPI/spiInitClock/OutputCLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y44     SD_SPI/spiInitClock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y45     SD_SPI/spiInitClock/OutputCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y44     SD_SPI/spiInitClock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y44     SD_SPI/spiInitClock/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y44     SD_SPI/spiInitClock/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y45     SD_SPI/spiInitClock/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y45     SD_SPI/spiInitClock/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y45     SD_SPI/spiInitClock/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y45     SD_SPI/spiInitClock/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y45     SD_SPI/spiInitClock/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y45     SD_SPI/spiInitClock/OutputCLK_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj1_clk_wiz_0_0
  To Clock:  clkfbout_reloj1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    AudVid_ClockManager/cm1/clkf_buf1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKFBOUT



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+------------+--------+-------+----------------+---------+----------------+---------+--------------------------------+
Reference | Output     | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                       |
Clock     | Port       | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                          |
----------+------------+--------+-------+----------------+---------+----------------+---------+--------------------------------+
clk100    | SD_SPI_CLK | FDRE   | -     |      6.986 (r) | SLOW    |      1.805 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
----------+------------+--------+-------+----------------+---------+----------------+---------+--------------------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         3.507 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



