
NPVP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009718  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  08009918  08009918  0000a918  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ca8  08009ca8  0000b324  2**0
                  CONTENTS
  4 .ARM          00000008  08009ca8  08009ca8  0000aca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009cb0  08009cb0  0000b324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009cb0  08009cb0  0000acb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009cb4  08009cb4  0000acb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08009cb8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001e4  08009e9c  0000b1e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000284  08009f3c  0000b284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00005798  20000324  08009fdc  0000b324  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20005abc  08009fdc  0000babc  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0000b324  2**0
                  CONTENTS, READONLY
 14 .debug_info   00019bf7  00000000  00000000  0000b352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003254  00000000  00000000  00024f49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000015a8  00000000  00000000  000281a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000010dd  00000000  00000000  00029748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002b422  00000000  00000000  0002a825  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00019436  00000000  00000000  00055c47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010b64f  00000000  00000000  0006f07d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0017a6cc  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006a24  00000000  00000000  0017a710  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000045  00000000  00000000  00181134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000324 	.word	0x20000324
 800021c:	00000000 	.word	0x00000000
 8000220:	08009900 	.word	0x08009900

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000328 	.word	0x20000328
 800023c:	08009900 	.word	0x08009900

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <func_get_adc_value>:
	func_adc_conversion();

}

// Get ADC value
void func_get_adc_value(void){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
//	float *adc_ptr = &adc_value;
	raw_adc_value = HAL_ADC_GetValue(&hadc1);
 80005e4:	4805      	ldr	r0, [pc, #20]	@ (80005fc <func_get_adc_value+0x1c>)
 80005e6:	f001 fa33 	bl	8001a50 <HAL_ADC_GetValue>
 80005ea:	ee07 0a90 	vmov	s15, r0
 80005ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005f2:	4b03      	ldr	r3, [pc, #12]	@ (8000600 <func_get_adc_value+0x20>)
 80005f4:	edc3 7a00 	vstr	s15, [r3]
}
 80005f8:	bf00      	nop
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000378 	.word	0x20000378
 8000600:	2000594c 	.word	0x2000594c

08000604 <HAL_TIM_PeriodElapsedCallback>:
void func_kpa_to_inh2o(void){
	measured_inh2o_pressure = measured_kpa_pressure * 4.01463;
}

// Timer interrupt callback
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000614:	d11a      	bne.n	800064c <HAL_TIM_PeriodElapsedCallback+0x48>
        if (!sampling_done) {
 8000616:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d116      	bne.n	800064c <HAL_TIM_PeriodElapsedCallback+0x48>
        	func_get_adc_value();
 800061e:	f7ff ffdf 	bl	80005e0 <func_get_adc_value>
            adc_sum += raw_adc_value;
 8000622:	4b0d      	ldr	r3, [pc, #52]	@ (8000658 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000624:	ed93 7a00 	vldr	s14, [r3]
 8000628:	4b0c      	ldr	r3, [pc, #48]	@ (800065c <HAL_TIM_PeriodElapsedCallback+0x58>)
 800062a:	edd3 7a00 	vldr	s15, [r3]
 800062e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000632:	4b09      	ldr	r3, [pc, #36]	@ (8000658 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000634:	edc3 7a00 	vstr	s15, [r3]
            sample_count++;
 8000638:	4b09      	ldr	r3, [pc, #36]	@ (8000660 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800063a:	edd3 7a00 	vldr	s15, [r3]
 800063e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000642:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000646:	4b06      	ldr	r3, [pc, #24]	@ (8000660 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000648:	edc3 7a00 	vstr	s15, [r3]
        }
    }
}
 800064c:	bf00      	nop
 800064e:	3708      	adds	r7, #8
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	20005948 	.word	0x20005948
 8000658:	20005940 	.word	0x20005940
 800065c:	2000594c 	.word	0x2000594c
 8000660:	20005944 	.word	0x20005944
 8000664:	00000000 	.word	0x00000000

08000668 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800066c:	f001 f831 	bl	80016d2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000670:	f000 f87e 	bl	8000770 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000674:	f000 fb06 	bl	8000c84 <MX_GPIO_Init>
  MX_DMA_Init();
 8000678:	f000 fae6 	bl	8000c48 <MX_DMA_Init>
  MX_ADC1_Init();
 800067c:	f000 f8ea 	bl	8000854 <MX_ADC1_Init>
  MX_ETH_Init();
 8000680:	f000 f93a 	bl	80008f8 <MX_ETH_Init>
  MX_TIM2_Init();
 8000684:	f000 f986 	bl	8000994 <MX_TIM2_Init>
  MX_TIM4_Init();
 8000688:	f000 f9d2 	bl	8000a30 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 800068c:	f000 fa7e 	bl	8000b8c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000690:	f000 faac 	bl	8000bec <MX_USB_OTG_FS_PCD_Init>
  MX_TIM6_Init();
 8000694:	f000 fa44 	bl	8000b20 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  // Turn alarm on when program starts
  HAL_GPIO_WritePin(ALARM_GPIO_Port, ALARM_Pin, SET);
 8000698:	2201      	movs	r2, #1
 800069a:	2180      	movs	r1, #128	@ 0x80
 800069c:	4828      	ldr	r0, [pc, #160]	@ (8000740 <main+0xd8>)
 800069e:	f002 fed7 	bl	8003450 <HAL_GPIO_WritePin>
  HAL_Delay(1500);
 80006a2:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80006a6:	f001 f871 	bl	800178c <HAL_Delay>
  HAL_GPIO_WritePin(ALARM_GPIO_Port, ALARM_Pin, RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2180      	movs	r1, #128	@ 0x80
 80006ae:	4824      	ldr	r0, [pc, #144]	@ (8000740 <main+0xd8>)
 80006b0:	f002 fece 	bl	8003450 <HAL_GPIO_WritePin>

  // Start ADC with DMA
  HAL_ADC_Start_DMA(&hadc1, adc_buffer, BUFFER_SIZE);
 80006b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80006b8:	4922      	ldr	r1, [pc, #136]	@ (8000744 <main+0xdc>)
 80006ba:	4823      	ldr	r0, [pc, #140]	@ (8000748 <main+0xe0>)
 80006bc:	f001 f8ce 	bl	800185c <HAL_ADC_Start_DMA>

  // Start timer 6
  HAL_TIM_Base_Start(&htim6);
 80006c0:	4822      	ldr	r0, [pc, #136]	@ (800074c <main+0xe4>)
 80006c2:	f004 f9f1 	bl	8004aa8 <HAL_TIM_Base_Start>
//  while(calibration_status){
//	  func_calibrate_sensor();
//  }

  // Initialize breath cycle variables
  breath_cycle_time = 60.0 / breath_rate;
 80006c6:	4b22      	ldr	r3, [pc, #136]	@ (8000750 <main+0xe8>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	ee07 3a90 	vmov	s15, r3
 80006ce:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80006d2:	ed9f 5b19 	vldr	d5, [pc, #100]	@ 8000738 <main+0xd0>
 80006d6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80006da:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <main+0xec>)
 80006e0:	edc3 7a00 	vstr	s15, [r3]
  inspiration_time = (breath_cycle_time / (inspiratory_ratio_portion + expiratory_ratio_portion)) * inspiratory_ratio_portion;
 80006e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000754 <main+0xec>)
 80006e6:	edd3 6a00 	vldr	s13, [r3]
 80006ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <main+0xf0>)
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	4b1b      	ldr	r3, [pc, #108]	@ (800075c <main+0xf4>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4413      	add	r3, r2
 80006f4:	ee07 3a90 	vmov	s15, r3
 80006f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000700:	4b15      	ldr	r3, [pc, #84]	@ (8000758 <main+0xf0>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	ee07 3a90 	vmov	s15, r3
 8000708:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800070c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000710:	4b13      	ldr	r3, [pc, #76]	@ (8000760 <main+0xf8>)
 8000712:	edc3 7a00 	vstr	s15, [r3]
  expiration_time = breath_cycle_time - inspiration_time;
 8000716:	4b0f      	ldr	r3, [pc, #60]	@ (8000754 <main+0xec>)
 8000718:	ed93 7a00 	vldr	s14, [r3]
 800071c:	4b10      	ldr	r3, [pc, #64]	@ (8000760 <main+0xf8>)
 800071e:	edd3 7a00 	vldr	s15, [r3]
 8000722:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000726:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <main+0xfc>)
 8000728:	edc3 7a00 	vstr	s15, [r3]

  // Initialize setpoint
  setpoint = inspiratory_pressure_value;
 800072c:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <main+0x100>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a0e      	ldr	r2, [pc, #56]	@ (800076c <main+0x104>)
 8000732:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <main+0xcc>
 8000738:	00000000 	.word	0x00000000
 800073c:	404e0000 	.word	0x404e0000
 8000740:	40020c00 	.word	0x40020c00
 8000744:	20000b1c 	.word	0x20000b1c
 8000748:	20000378 	.word	0x20000378
 800074c:	20000568 	.word	0x20000568
 8000750:	20000000 	.word	0x20000000
 8000754:	20005950 	.word	0x20005950
 8000758:	20000004 	.word	0x20000004
 800075c:	20000008 	.word	0x20000008
 8000760:	20005954 	.word	0x20005954
 8000764:	20005958 	.word	0x20005958
 8000768:	2000000c 	.word	0x2000000c
 800076c:	2000595c 	.word	0x2000595c

08000770 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b094      	sub	sp, #80	@ 0x50
 8000774:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000776:	f107 031c 	add.w	r3, r7, #28
 800077a:	2234      	movs	r2, #52	@ 0x34
 800077c:	2100      	movs	r1, #0
 800077e:	4618      	mov	r0, r3
 8000780:	f007 f9c8 	bl	8007b14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000784:	f107 0308 	add.w	r3, r7, #8
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
 800078c:	605a      	str	r2, [r3, #4]
 800078e:	609a      	str	r2, [r3, #8]
 8000790:	60da      	str	r2, [r3, #12]
 8000792:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000794:	f002 ffd4 	bl	8003740 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000798:	4b2c      	ldr	r3, [pc, #176]	@ (800084c <SystemClock_Config+0xdc>)
 800079a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800079c:	4a2b      	ldr	r2, [pc, #172]	@ (800084c <SystemClock_Config+0xdc>)
 800079e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80007a4:	4b29      	ldr	r3, [pc, #164]	@ (800084c <SystemClock_Config+0xdc>)
 80007a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007ac:	607b      	str	r3, [r7, #4]
 80007ae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007b0:	4b27      	ldr	r3, [pc, #156]	@ (8000850 <SystemClock_Config+0xe0>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007b8:	4a25      	ldr	r2, [pc, #148]	@ (8000850 <SystemClock_Config+0xe0>)
 80007ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007be:	6013      	str	r3, [r2, #0]
 80007c0:	4b23      	ldr	r3, [pc, #140]	@ (8000850 <SystemClock_Config+0xe0>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007c8:	603b      	str	r3, [r7, #0]
 80007ca:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007cc:	2301      	movs	r3, #1
 80007ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007d0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007d6:	2302      	movs	r3, #2
 80007d8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007da:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007de:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007e0:	2304      	movs	r3, #4
 80007e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 80007e4:	2360      	movs	r3, #96	@ 0x60
 80007e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007e8:	2302      	movs	r3, #2
 80007ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007ec:	2304      	movs	r3, #4
 80007ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007f0:	2302      	movs	r3, #2
 80007f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f4:	f107 031c 	add.w	r3, r7, #28
 80007f8:	4618      	mov	r0, r3
 80007fa:	f003 f801 	bl	8003800 <HAL_RCC_OscConfig>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000804:	f000 fb4a 	bl	8000e9c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000808:	f002 ffaa 	bl	8003760 <HAL_PWREx_EnableOverDrive>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000812:	f000 fb43 	bl	8000e9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000816:	230f      	movs	r3, #15
 8000818:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800081a:	2302      	movs	r3, #2
 800081c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800081e:	2300      	movs	r3, #0
 8000820:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000822:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000826:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800082c:	f107 0308 	add.w	r3, r7, #8
 8000830:	2103      	movs	r1, #3
 8000832:	4618      	mov	r0, r3
 8000834:	f003 fa92 	bl	8003d5c <HAL_RCC_ClockConfig>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800083e:	f000 fb2d 	bl	8000e9c <Error_Handler>
  }
}
 8000842:	bf00      	nop
 8000844:	3750      	adds	r7, #80	@ 0x50
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	40023800 	.word	0x40023800
 8000850:	40007000 	.word	0x40007000

08000854 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b084      	sub	sp, #16
 8000858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800085a:	463b      	mov	r3, r7
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
 8000860:	605a      	str	r2, [r3, #4]
 8000862:	609a      	str	r2, [r3, #8]
 8000864:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000866:	4b22      	ldr	r3, [pc, #136]	@ (80008f0 <MX_ADC1_Init+0x9c>)
 8000868:	4a22      	ldr	r2, [pc, #136]	@ (80008f4 <MX_ADC1_Init+0xa0>)
 800086a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800086c:	4b20      	ldr	r3, [pc, #128]	@ (80008f0 <MX_ADC1_Init+0x9c>)
 800086e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000872:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000874:	4b1e      	ldr	r3, [pc, #120]	@ (80008f0 <MX_ADC1_Init+0x9c>)
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800087a:	4b1d      	ldr	r3, [pc, #116]	@ (80008f0 <MX_ADC1_Init+0x9c>)
 800087c:	2200      	movs	r2, #0
 800087e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000880:	4b1b      	ldr	r3, [pc, #108]	@ (80008f0 <MX_ADC1_Init+0x9c>)
 8000882:	2200      	movs	r2, #0
 8000884:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000886:	4b1a      	ldr	r3, [pc, #104]	@ (80008f0 <MX_ADC1_Init+0x9c>)
 8000888:	2200      	movs	r2, #0
 800088a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800088e:	4b18      	ldr	r3, [pc, #96]	@ (80008f0 <MX_ADC1_Init+0x9c>)
 8000890:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000894:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T6_TRGO;
 8000896:	4b16      	ldr	r3, [pc, #88]	@ (80008f0 <MX_ADC1_Init+0x9c>)
 8000898:	f04f 6250 	mov.w	r2, #218103808	@ 0xd000000
 800089c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800089e:	4b14      	ldr	r3, [pc, #80]	@ (80008f0 <MX_ADC1_Init+0x9c>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80008a4:	4b12      	ldr	r3, [pc, #72]	@ (80008f0 <MX_ADC1_Init+0x9c>)
 80008a6:	2201      	movs	r2, #1
 80008a8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80008aa:	4b11      	ldr	r3, [pc, #68]	@ (80008f0 <MX_ADC1_Init+0x9c>)
 80008ac:	2201      	movs	r2, #1
 80008ae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008b2:	4b0f      	ldr	r3, [pc, #60]	@ (80008f0 <MX_ADC1_Init+0x9c>)
 80008b4:	2201      	movs	r2, #1
 80008b6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008b8:	480d      	ldr	r0, [pc, #52]	@ (80008f0 <MX_ADC1_Init+0x9c>)
 80008ba:	f000 ff8b 	bl	80017d4 <HAL_ADC_Init>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80008c4:	f000 faea 	bl	8000e9c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80008c8:	230d      	movs	r3, #13
 80008ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008cc:	2301      	movs	r3, #1
 80008ce:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80008d0:	2307      	movs	r3, #7
 80008d2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008d4:	463b      	mov	r3, r7
 80008d6:	4619      	mov	r1, r3
 80008d8:	4805      	ldr	r0, [pc, #20]	@ (80008f0 <MX_ADC1_Init+0x9c>)
 80008da:	f001 f8d1 	bl	8001a80 <HAL_ADC_ConfigChannel>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80008e4:	f000 fada 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008e8:	bf00      	nop
 80008ea:	3710      	adds	r7, #16
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20000378 	.word	0x20000378
 80008f4:	40012000 	.word	0x40012000

080008f8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80008fc:	4b1f      	ldr	r3, [pc, #124]	@ (800097c <MX_ETH_Init+0x84>)
 80008fe:	4a20      	ldr	r2, [pc, #128]	@ (8000980 <MX_ETH_Init+0x88>)
 8000900:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000902:	4b20      	ldr	r3, [pc, #128]	@ (8000984 <MX_ETH_Init+0x8c>)
 8000904:	2200      	movs	r2, #0
 8000906:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000908:	4b1e      	ldr	r3, [pc, #120]	@ (8000984 <MX_ETH_Init+0x8c>)
 800090a:	2280      	movs	r2, #128	@ 0x80
 800090c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800090e:	4b1d      	ldr	r3, [pc, #116]	@ (8000984 <MX_ETH_Init+0x8c>)
 8000910:	22e1      	movs	r2, #225	@ 0xe1
 8000912:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000914:	4b1b      	ldr	r3, [pc, #108]	@ (8000984 <MX_ETH_Init+0x8c>)
 8000916:	2200      	movs	r2, #0
 8000918:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800091a:	4b1a      	ldr	r3, [pc, #104]	@ (8000984 <MX_ETH_Init+0x8c>)
 800091c:	2200      	movs	r2, #0
 800091e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000920:	4b18      	ldr	r3, [pc, #96]	@ (8000984 <MX_ETH_Init+0x8c>)
 8000922:	2200      	movs	r2, #0
 8000924:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000926:	4b15      	ldr	r3, [pc, #84]	@ (800097c <MX_ETH_Init+0x84>)
 8000928:	4a16      	ldr	r2, [pc, #88]	@ (8000984 <MX_ETH_Init+0x8c>)
 800092a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800092c:	4b13      	ldr	r3, [pc, #76]	@ (800097c <MX_ETH_Init+0x84>)
 800092e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000932:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000934:	4b11      	ldr	r3, [pc, #68]	@ (800097c <MX_ETH_Init+0x84>)
 8000936:	4a14      	ldr	r2, [pc, #80]	@ (8000988 <MX_ETH_Init+0x90>)
 8000938:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800093a:	4b10      	ldr	r3, [pc, #64]	@ (800097c <MX_ETH_Init+0x84>)
 800093c:	4a13      	ldr	r2, [pc, #76]	@ (800098c <MX_ETH_Init+0x94>)
 800093e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000940:	4b0e      	ldr	r3, [pc, #56]	@ (800097c <MX_ETH_Init+0x84>)
 8000942:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000946:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000948:	480c      	ldr	r0, [pc, #48]	@ (800097c <MX_ETH_Init+0x84>)
 800094a:	f002 f887 	bl	8002a5c <HAL_ETH_Init>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000954:	f000 faa2 	bl	8000e9c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000958:	2238      	movs	r2, #56	@ 0x38
 800095a:	2100      	movs	r1, #0
 800095c:	480c      	ldr	r0, [pc, #48]	@ (8000990 <MX_ETH_Init+0x98>)
 800095e:	f007 f8d9 	bl	8007b14 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000962:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <MX_ETH_Init+0x98>)
 8000964:	2221      	movs	r2, #33	@ 0x21
 8000966:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000968:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <MX_ETH_Init+0x98>)
 800096a:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800096e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000970:	4b07      	ldr	r3, [pc, #28]	@ (8000990 <MX_ETH_Init+0x98>)
 8000972:	2200      	movs	r2, #0
 8000974:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20000420 	.word	0x20000420
 8000980:	40028000 	.word	0x40028000
 8000984:	20005960 	.word	0x20005960
 8000988:	20000284 	.word	0x20000284
 800098c:	200001e4 	.word	0x200001e4
 8000990:	20000340 	.word	0x20000340

08000994 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b088      	sub	sp, #32
 8000998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800099a:	f107 0310 	add.w	r3, r7, #16
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	605a      	str	r2, [r3, #4]
 80009a4:	609a      	str	r2, [r3, #8]
 80009a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009a8:	1d3b      	adds	r3, r7, #4
 80009aa:	2200      	movs	r2, #0
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	605a      	str	r2, [r3, #4]
 80009b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009b2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a2c <MX_TIM2_Init+0x98>)
 80009b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 95;
 80009ba:	4b1c      	ldr	r3, [pc, #112]	@ (8000a2c <MX_TIM2_Init+0x98>)
 80009bc:	225f      	movs	r2, #95	@ 0x5f
 80009be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c0:	4b1a      	ldr	r3, [pc, #104]	@ (8000a2c <MX_TIM2_Init+0x98>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80009c6:	4b19      	ldr	r3, [pc, #100]	@ (8000a2c <MX_TIM2_Init+0x98>)
 80009c8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80009cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009ce:	4b17      	ldr	r3, [pc, #92]	@ (8000a2c <MX_TIM2_Init+0x98>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009d4:	4b15      	ldr	r3, [pc, #84]	@ (8000a2c <MX_TIM2_Init+0x98>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009da:	4814      	ldr	r0, [pc, #80]	@ (8000a2c <MX_TIM2_Init+0x98>)
 80009dc:	f004 f80c 	bl	80049f8 <HAL_TIM_Base_Init>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80009e6:	f000 fa59 	bl	8000e9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009f0:	f107 0310 	add.w	r3, r7, #16
 80009f4:	4619      	mov	r1, r3
 80009f6:	480d      	ldr	r0, [pc, #52]	@ (8000a2c <MX_TIM2_Init+0x98>)
 80009f8:	f004 fb42 	bl	8005080 <HAL_TIM_ConfigClockSource>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000a02:	f000 fa4b 	bl	8000e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a06:	2300      	movs	r3, #0
 8000a08:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a0e:	1d3b      	adds	r3, r7, #4
 8000a10:	4619      	mov	r1, r3
 8000a12:	4806      	ldr	r0, [pc, #24]	@ (8000a2c <MX_TIM2_Init+0x98>)
 8000a14:	f004 ffca 	bl	80059ac <HAL_TIMEx_MasterConfigSynchronization>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000a1e:	f000 fa3d 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a22:	bf00      	nop
 8000a24:	3720      	adds	r7, #32
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	200004d0 	.word	0x200004d0

08000a30 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08e      	sub	sp, #56	@ 0x38
 8000a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a36:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]
 8000a40:	609a      	str	r2, [r3, #8]
 8000a42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a44:	f107 031c 	add.w	r3, r7, #28
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a50:	463b      	mov	r3, r7
 8000a52:	2200      	movs	r2, #0
 8000a54:	601a      	str	r2, [r3, #0]
 8000a56:	605a      	str	r2, [r3, #4]
 8000a58:	609a      	str	r2, [r3, #8]
 8000a5a:	60da      	str	r2, [r3, #12]
 8000a5c:	611a      	str	r2, [r3, #16]
 8000a5e:	615a      	str	r2, [r3, #20]
 8000a60:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000a62:	4b2d      	ldr	r3, [pc, #180]	@ (8000b18 <MX_TIM4_Init+0xe8>)
 8000a64:	4a2d      	ldr	r2, [pc, #180]	@ (8000b1c <MX_TIM4_Init+0xec>)
 8000a66:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000a68:	4b2b      	ldr	r3, [pc, #172]	@ (8000b18 <MX_TIM4_Init+0xe8>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a6e:	4b2a      	ldr	r3, [pc, #168]	@ (8000b18 <MX_TIM4_Init+0xe8>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9599;
 8000a74:	4b28      	ldr	r3, [pc, #160]	@ (8000b18 <MX_TIM4_Init+0xe8>)
 8000a76:	f242 527f 	movw	r2, #9599	@ 0x257f
 8000a7a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a7c:	4b26      	ldr	r3, [pc, #152]	@ (8000b18 <MX_TIM4_Init+0xe8>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a82:	4b25      	ldr	r3, [pc, #148]	@ (8000b18 <MX_TIM4_Init+0xe8>)
 8000a84:	2280      	movs	r2, #128	@ 0x80
 8000a86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000a88:	4823      	ldr	r0, [pc, #140]	@ (8000b18 <MX_TIM4_Init+0xe8>)
 8000a8a:	f003 ffb5 	bl	80049f8 <HAL_TIM_Base_Init>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8000a94:	f000 fa02 	bl	8000e9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000a9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	481c      	ldr	r0, [pc, #112]	@ (8000b18 <MX_TIM4_Init+0xe8>)
 8000aa6:	f004 faeb 	bl	8005080 <HAL_TIM_ConfigClockSource>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8000ab0:	f000 f9f4 	bl	8000e9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000ab4:	4818      	ldr	r0, [pc, #96]	@ (8000b18 <MX_TIM4_Init+0xe8>)
 8000ab6:	f004 f867 	bl	8004b88 <HAL_TIM_PWM_Init>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8000ac0:	f000 f9ec 	bl	8000e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000acc:	f107 031c 	add.w	r3, r7, #28
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4811      	ldr	r0, [pc, #68]	@ (8000b18 <MX_TIM4_Init+0xe8>)
 8000ad4:	f004 ff6a 	bl	80059ac <HAL_TIMEx_MasterConfigSynchronization>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8000ade:	f000 f9dd 	bl	8000e9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ae2:	2360      	movs	r3, #96	@ 0x60
 8000ae4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 4800;
 8000ae6:	f44f 5396 	mov.w	r3, #4800	@ 0x12c0
 8000aea:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000aec:	2300      	movs	r3, #0
 8000aee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000af0:	2300      	movs	r3, #0
 8000af2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000af4:	463b      	mov	r3, r7
 8000af6:	220c      	movs	r2, #12
 8000af8:	4619      	mov	r1, r3
 8000afa:	4807      	ldr	r0, [pc, #28]	@ (8000b18 <MX_TIM4_Init+0xe8>)
 8000afc:	f004 f9ac 	bl	8004e58 <HAL_TIM_PWM_ConfigChannel>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8000b06:	f000 f9c9 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000b0a:	4803      	ldr	r0, [pc, #12]	@ (8000b18 <MX_TIM4_Init+0xe8>)
 8000b0c:	f000 fb70 	bl	80011f0 <HAL_TIM_MspPostInit>

}
 8000b10:	bf00      	nop
 8000b12:	3738      	adds	r7, #56	@ 0x38
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	2000051c 	.word	0x2000051c
 8000b1c:	40000800 	.word	0x40000800

08000b20 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b26:	1d3b      	adds	r3, r7, #4
 8000b28:	2200      	movs	r2, #0
 8000b2a:	601a      	str	r2, [r3, #0]
 8000b2c:	605a      	str	r2, [r3, #4]
 8000b2e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000b30:	4b14      	ldr	r3, [pc, #80]	@ (8000b84 <MX_TIM6_Init+0x64>)
 8000b32:	4a15      	ldr	r2, [pc, #84]	@ (8000b88 <MX_TIM6_Init+0x68>)
 8000b34:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9.6-1;
 8000b36:	4b13      	ldr	r3, [pc, #76]	@ (8000b84 <MX_TIM6_Init+0x64>)
 8000b38:	2208      	movs	r2, #8
 8000b3a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b3c:	4b11      	ldr	r3, [pc, #68]	@ (8000b84 <MX_TIM6_Init+0x64>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10-1;
 8000b42:	4b10      	ldr	r3, [pc, #64]	@ (8000b84 <MX_TIM6_Init+0x64>)
 8000b44:	2209      	movs	r2, #9
 8000b46:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b48:	4b0e      	ldr	r3, [pc, #56]	@ (8000b84 <MX_TIM6_Init+0x64>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000b4e:	480d      	ldr	r0, [pc, #52]	@ (8000b84 <MX_TIM6_Init+0x64>)
 8000b50:	f003 ff52 	bl	80049f8 <HAL_TIM_Base_Init>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000b5a:	f000 f99f 	bl	8000e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b62:	2300      	movs	r3, #0
 8000b64:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000b66:	1d3b      	adds	r3, r7, #4
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4806      	ldr	r0, [pc, #24]	@ (8000b84 <MX_TIM6_Init+0x64>)
 8000b6c:	f004 ff1e 	bl	80059ac <HAL_TIMEx_MasterConfigSynchronization>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000b76:	f000 f991 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000b7a:	bf00      	nop
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000568 	.word	0x20000568
 8000b88:	40001000 	.word	0x40001000

08000b8c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b90:	4b14      	ldr	r3, [pc, #80]	@ (8000be4 <MX_USART3_UART_Init+0x58>)
 8000b92:	4a15      	ldr	r2, [pc, #84]	@ (8000be8 <MX_USART3_UART_Init+0x5c>)
 8000b94:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b96:	4b13      	ldr	r3, [pc, #76]	@ (8000be4 <MX_USART3_UART_Init+0x58>)
 8000b98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b9c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b9e:	4b11      	ldr	r3, [pc, #68]	@ (8000be4 <MX_USART3_UART_Init+0x58>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8000be4 <MX_USART3_UART_Init+0x58>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000baa:	4b0e      	ldr	r3, [pc, #56]	@ (8000be4 <MX_USART3_UART_Init+0x58>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000be4 <MX_USART3_UART_Init+0x58>)
 8000bb2:	220c      	movs	r2, #12
 8000bb4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000be4 <MX_USART3_UART_Init+0x58>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bbc:	4b09      	ldr	r3, [pc, #36]	@ (8000be4 <MX_USART3_UART_Init+0x58>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bc2:	4b08      	ldr	r3, [pc, #32]	@ (8000be4 <MX_USART3_UART_Init+0x58>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bc8:	4b06      	ldr	r3, [pc, #24]	@ (8000be4 <MX_USART3_UART_Init+0x58>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000bce:	4805      	ldr	r0, [pc, #20]	@ (8000be4 <MX_USART3_UART_Init+0x58>)
 8000bd0:	f004 ff98 	bl	8005b04 <HAL_UART_Init>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000bda:	f000 f95f 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	200005b4 	.word	0x200005b4
 8000be8:	40004800 	.word	0x40004800

08000bec <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000bf0:	4b14      	ldr	r3, [pc, #80]	@ (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bf2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000bf6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000bf8:	4b12      	ldr	r3, [pc, #72]	@ (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bfa:	2206      	movs	r2, #6
 8000bfc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000bfe:	4b11      	ldr	r3, [pc, #68]	@ (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c00:	2202      	movs	r2, #2
 8000c02:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000c04:	4b0f      	ldr	r3, [pc, #60]	@ (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c0c:	2202      	movs	r2, #2
 8000c0e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000c10:	4b0c      	ldr	r3, [pc, #48]	@ (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c12:	2201      	movs	r2, #1
 8000c14:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000c16:	4b0b      	ldr	r3, [pc, #44]	@ (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000c1c:	4b09      	ldr	r3, [pc, #36]	@ (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000c22:	4b08      	ldr	r3, [pc, #32]	@ (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c24:	2201      	movs	r2, #1
 8000c26:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000c28:	4b06      	ldr	r3, [pc, #24]	@ (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000c2e:	4805      	ldr	r0, [pc, #20]	@ (8000c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c30:	f002 fc4b 	bl	80034ca <HAL_PCD_Init>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000c3a:	f000 f92f 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	2000063c 	.word	0x2000063c

08000c48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c80 <MX_DMA_Init+0x38>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	4a0b      	ldr	r2, [pc, #44]	@ (8000c80 <MX_DMA_Init+0x38>)
 8000c54:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c5a:	4b09      	ldr	r3, [pc, #36]	@ (8000c80 <MX_DMA_Init+0x38>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c62:	607b      	str	r3, [r7, #4]
 8000c64:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000c66:	2200      	movs	r2, #0
 8000c68:	2100      	movs	r1, #0
 8000c6a:	2038      	movs	r0, #56	@ 0x38
 8000c6c:	f001 fab5 	bl	80021da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000c70:	2038      	movs	r0, #56	@ 0x38
 8000c72:	f001 face 	bl	8002212 <HAL_NVIC_EnableIRQ>

}
 8000c76:	bf00      	nop
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40023800 	.word	0x40023800

08000c84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08c      	sub	sp, #48	@ 0x30
 8000c88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8a:	f107 031c 	add.w	r3, r7, #28
 8000c8e:	2200      	movs	r2, #0
 8000c90:	601a      	str	r2, [r3, #0]
 8000c92:	605a      	str	r2, [r3, #4]
 8000c94:	609a      	str	r2, [r3, #8]
 8000c96:	60da      	str	r2, [r3, #12]
 8000c98:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c9a:	4b6c      	ldr	r3, [pc, #432]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9e:	4a6b      	ldr	r2, [pc, #428]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000ca0:	f043 0304 	orr.w	r3, r3, #4
 8000ca4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ca6:	4b69      	ldr	r3, [pc, #420]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000caa:	f003 0304 	and.w	r3, r3, #4
 8000cae:	61bb      	str	r3, [r7, #24]
 8000cb0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cb2:	4b66      	ldr	r3, [pc, #408]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb6:	4a65      	ldr	r2, [pc, #404]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000cb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cbe:	4b63      	ldr	r3, [pc, #396]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cc6:	617b      	str	r3, [r7, #20]
 8000cc8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cca:	4b60      	ldr	r3, [pc, #384]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cce:	4a5f      	ldr	r2, [pc, #380]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000cd0:	f043 0301 	orr.w	r3, r3, #1
 8000cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cd6:	4b5d      	ldr	r3, [pc, #372]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cda:	f003 0301 	and.w	r3, r3, #1
 8000cde:	613b      	str	r3, [r7, #16]
 8000ce0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce2:	4b5a      	ldr	r3, [pc, #360]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce6:	4a59      	ldr	r2, [pc, #356]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000ce8:	f043 0302 	orr.w	r3, r3, #2
 8000cec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cee:	4b57      	ldr	r3, [pc, #348]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf2:	f003 0302 	and.w	r3, r3, #2
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cfa:	4b54      	ldr	r3, [pc, #336]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfe:	4a53      	ldr	r2, [pc, #332]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000d00:	f043 0310 	orr.w	r3, r3, #16
 8000d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d06:	4b51      	ldr	r3, [pc, #324]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0a:	f003 0310 	and.w	r3, r3, #16
 8000d0e:	60bb      	str	r3, [r7, #8]
 8000d10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d12:	4b4e      	ldr	r3, [pc, #312]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d16:	4a4d      	ldr	r2, [pc, #308]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000d18:	f043 0308 	orr.w	r3, r3, #8
 8000d1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d1e:	4b4b      	ldr	r3, [pc, #300]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d22:	f003 0308 	and.w	r3, r3, #8
 8000d26:	607b      	str	r3, [r7, #4]
 8000d28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d2a:	4b48      	ldr	r3, [pc, #288]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2e:	4a47      	ldr	r2, [pc, #284]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000d30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d36:	4b45      	ldr	r3, [pc, #276]	@ (8000e4c <MX_GPIO_Init+0x1c8>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d3e:	603b      	str	r3, [r7, #0]
 8000d40:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin, GPIO_PIN_RESET);
 8000d42:	2200      	movs	r2, #0
 8000d44:	2101      	movs	r1, #1
 8000d46:	4842      	ldr	r0, [pc, #264]	@ (8000e50 <MX_GPIO_Init+0x1cc>)
 8000d48:	f002 fb82 	bl	8003450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000d52:	4840      	ldr	r0, [pc, #256]	@ (8000e54 <MX_GPIO_Init+0x1d0>)
 8000d54:	f002 fb7c 	bl	8003450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000d58:	2200      	movs	r2, #0
 8000d5a:	2140      	movs	r1, #64	@ 0x40
 8000d5c:	483e      	ldr	r0, [pc, #248]	@ (8000e58 <MX_GPIO_Init+0x1d4>)
 8000d5e:	f002 fb77 	bl	8003450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ALARM_GPIO_Port, ALARM_Pin, GPIO_PIN_RESET);
 8000d62:	2200      	movs	r2, #0
 8000d64:	2180      	movs	r1, #128	@ 0x80
 8000d66:	483d      	ldr	r0, [pc, #244]	@ (8000e5c <MX_GPIO_Init+0x1d8>)
 8000d68:	f002 fb72 	bl	8003450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8000d6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d72:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000d7c:	f107 031c 	add.w	r3, r7, #28
 8000d80:	4619      	mov	r1, r3
 8000d82:	4833      	ldr	r0, [pc, #204]	@ (8000e50 <MX_GPIO_Init+0x1cc>)
 8000d84:	f002 f9b8 	bl	80030f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : YELLOW_LED_Pin */
  GPIO_InitStruct.Pin = YELLOW_LED_Pin;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d90:	2300      	movs	r3, #0
 8000d92:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d94:	2300      	movs	r3, #0
 8000d96:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(YELLOW_LED_GPIO_Port, &GPIO_InitStruct);
 8000d98:	f107 031c 	add.w	r3, r7, #28
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	482c      	ldr	r0, [pc, #176]	@ (8000e50 <MX_GPIO_Init+0x1cc>)
 8000da0:	f002 f9aa 	bl	80030f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000da4:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000da8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000daa:	2301      	movs	r3, #1
 8000dac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dae:	2300      	movs	r3, #0
 8000db0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db2:	2300      	movs	r3, #0
 8000db4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db6:	f107 031c 	add.w	r3, r7, #28
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4825      	ldr	r0, [pc, #148]	@ (8000e54 <MX_GPIO_Init+0x1d0>)
 8000dbe:	f002 f99b 	bl	80030f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000dc2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000dc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc8:	2302      	movs	r3, #2
 8000dca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dd8:	f107 031c 	add.w	r3, r7, #28
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4820      	ldr	r0, [pc, #128]	@ (8000e60 <MX_GPIO_Init+0x1dc>)
 8000de0:	f002 f98a 	bl	80030f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000de4:	2340      	movs	r3, #64	@ 0x40
 8000de6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de8:	2301      	movs	r3, #1
 8000dea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df0:	2300      	movs	r3, #0
 8000df2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000df4:	f107 031c 	add.w	r3, r7, #28
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4817      	ldr	r0, [pc, #92]	@ (8000e58 <MX_GPIO_Init+0x1d4>)
 8000dfc:	f002 f97c 	bl	80030f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000e00:	2380      	movs	r3, #128	@ 0x80
 8000e02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e04:	2300      	movs	r3, #0
 8000e06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000e0c:	f107 031c 	add.w	r3, r7, #28
 8000e10:	4619      	mov	r1, r3
 8000e12:	4811      	ldr	r0, [pc, #68]	@ (8000e58 <MX_GPIO_Init+0x1d4>)
 8000e14:	f002 f970 	bl	80030f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ALARM_Pin */
  GPIO_InitStruct.Pin = ALARM_Pin;
 8000e18:	2380      	movs	r3, #128	@ 0x80
 8000e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e20:	2302      	movs	r3, #2
 8000e22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e24:	2300      	movs	r3, #0
 8000e26:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ALARM_GPIO_Port, &GPIO_InitStruct);
 8000e28:	f107 031c 	add.w	r3, r7, #28
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	480b      	ldr	r0, [pc, #44]	@ (8000e5c <MX_GPIO_Init+0x1d8>)
 8000e30:	f002 f962 	bl	80030f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000e34:	2200      	movs	r2, #0
 8000e36:	2100      	movs	r1, #0
 8000e38:	2028      	movs	r0, #40	@ 0x28
 8000e3a:	f001 f9ce 	bl	80021da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e3e:	2028      	movs	r0, #40	@ 0x28
 8000e40:	f001 f9e7 	bl	8002212 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e44:	bf00      	nop
 8000e46:	3730      	adds	r7, #48	@ 0x30
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	40023800 	.word	0x40023800
 8000e50:	40020800 	.word	0x40020800
 8000e54:	40020400 	.word	0x40020400
 8000e58:	40021800 	.word	0x40021800
 8000e5c:	40020c00 	.word	0x40020c00
 8000e60:	40021000 	.word	0x40021000

08000e64 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
	adc_value_temp = adc_buffer[1];
 8000e6c:	4b04      	ldr	r3, [pc, #16]	@ (8000e80 <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	4a04      	ldr	r2, [pc, #16]	@ (8000e84 <HAL_ADC_ConvHalfCpltCallback+0x20>)
 8000e72:	6013      	str	r3, [r2, #0]
}
 8000e74:	bf00      	nop
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr
 8000e80:	20000b1c 	.word	0x20000b1c
 8000e84:	2000593c 	.word	0x2000593c

08000e88 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
}
 8000e90:	bf00      	nop
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea0:	b672      	cpsid	i
}
 8000ea2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea4:	bf00      	nop
 8000ea6:	e7fd      	b.n	8000ea4 <Error_Handler+0x8>

08000ea8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000eae:	4b0f      	ldr	r3, [pc, #60]	@ (8000eec <HAL_MspInit+0x44>)
 8000eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb2:	4a0e      	ldr	r2, [pc, #56]	@ (8000eec <HAL_MspInit+0x44>)
 8000eb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000eb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eba:	4b0c      	ldr	r3, [pc, #48]	@ (8000eec <HAL_MspInit+0x44>)
 8000ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ebe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ec2:	607b      	str	r3, [r7, #4]
 8000ec4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ec6:	4b09      	ldr	r3, [pc, #36]	@ (8000eec <HAL_MspInit+0x44>)
 8000ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eca:	4a08      	ldr	r2, [pc, #32]	@ (8000eec <HAL_MspInit+0x44>)
 8000ecc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ed0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ed2:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <HAL_MspInit+0x44>)
 8000ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ed6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eda:	603b      	str	r3, [r7, #0]
 8000edc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	40023800 	.word	0x40023800

08000ef0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b08a      	sub	sp, #40	@ 0x28
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef8:	f107 0314 	add.w	r3, r7, #20
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	60da      	str	r2, [r3, #12]
 8000f06:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a31      	ldr	r2, [pc, #196]	@ (8000fd4 <HAL_ADC_MspInit+0xe4>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d15c      	bne.n	8000fcc <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f12:	4b31      	ldr	r3, [pc, #196]	@ (8000fd8 <HAL_ADC_MspInit+0xe8>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f16:	4a30      	ldr	r2, [pc, #192]	@ (8000fd8 <HAL_ADC_MspInit+0xe8>)
 8000f18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f1e:	4b2e      	ldr	r3, [pc, #184]	@ (8000fd8 <HAL_ADC_MspInit+0xe8>)
 8000f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f26:	613b      	str	r3, [r7, #16]
 8000f28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f2a:	4b2b      	ldr	r3, [pc, #172]	@ (8000fd8 <HAL_ADC_MspInit+0xe8>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	4a2a      	ldr	r2, [pc, #168]	@ (8000fd8 <HAL_ADC_MspInit+0xe8>)
 8000f30:	f043 0304 	orr.w	r3, r3, #4
 8000f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f36:	4b28      	ldr	r3, [pc, #160]	@ (8000fd8 <HAL_ADC_MspInit+0xe8>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	f003 0304 	and.w	r3, r3, #4
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = SENSOR_Pin;
 8000f42:	2308      	movs	r3, #8
 8000f44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f46:	2303      	movs	r3, #3
 8000f48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SENSOR_GPIO_Port, &GPIO_InitStruct);
 8000f4e:	f107 0314 	add.w	r3, r7, #20
 8000f52:	4619      	mov	r1, r3
 8000f54:	4821      	ldr	r0, [pc, #132]	@ (8000fdc <HAL_ADC_MspInit+0xec>)
 8000f56:	f002 f8cf 	bl	80030f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000f5a:	4b21      	ldr	r3, [pc, #132]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000f5c:	4a21      	ldr	r2, [pc, #132]	@ (8000fe4 <HAL_ADC_MspInit+0xf4>)
 8000f5e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000f60:	4b1f      	ldr	r3, [pc, #124]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f66:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f72:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000f74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f78:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f7a:	4b19      	ldr	r3, [pc, #100]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000f7c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f80:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f82:	4b17      	ldr	r3, [pc, #92]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000f84:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f88:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f8a:	4b15      	ldr	r3, [pc, #84]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000f8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f90:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f92:	4b13      	ldr	r3, [pc, #76]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000f98:	4b11      	ldr	r3, [pc, #68]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000f9a:	2204      	movs	r2, #4
 8000f9c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000f9e:	4b10      	ldr	r3, [pc, #64]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000fa0:	2203      	movs	r2, #3
 8000fa2:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 8000fa4:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000faa:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000fb0:	480b      	ldr	r0, [pc, #44]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000fb2:	f001 f949 	bl	8002248 <HAL_DMA_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <HAL_ADC_MspInit+0xd0>
    {
      Error_Handler();
 8000fbc:	f7ff ff6e 	bl	8000e9c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4a07      	ldr	r2, [pc, #28]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000fc4:	639a      	str	r2, [r3, #56]	@ 0x38
 8000fc6:	4a06      	ldr	r2, [pc, #24]	@ (8000fe0 <HAL_ADC_MspInit+0xf0>)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000fcc:	bf00      	nop
 8000fce:	3728      	adds	r7, #40	@ 0x28
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40012000 	.word	0x40012000
 8000fd8:	40023800 	.word	0x40023800
 8000fdc:	40020800 	.word	0x40020800
 8000fe0:	200003c0 	.word	0x200003c0
 8000fe4:	40026410 	.word	0x40026410

08000fe8 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08e      	sub	sp, #56	@ 0x38
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a4e      	ldr	r2, [pc, #312]	@ (8001140 <HAL_ETH_MspInit+0x158>)
 8001006:	4293      	cmp	r3, r2
 8001008:	f040 8096 	bne.w	8001138 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800100c:	4b4d      	ldr	r3, [pc, #308]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 800100e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001010:	4a4c      	ldr	r2, [pc, #304]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 8001012:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001016:	6313      	str	r3, [r2, #48]	@ 0x30
 8001018:	4b4a      	ldr	r3, [pc, #296]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 800101a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001020:	623b      	str	r3, [r7, #32]
 8001022:	6a3b      	ldr	r3, [r7, #32]
 8001024:	4b47      	ldr	r3, [pc, #284]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 8001026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001028:	4a46      	ldr	r2, [pc, #280]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 800102a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800102e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001030:	4b44      	ldr	r3, [pc, #272]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 8001032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001034:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001038:	61fb      	str	r3, [r7, #28]
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	4b41      	ldr	r3, [pc, #260]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 800103e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001040:	4a40      	ldr	r2, [pc, #256]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 8001042:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001046:	6313      	str	r3, [r2, #48]	@ 0x30
 8001048:	4b3e      	ldr	r3, [pc, #248]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 800104a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001050:	61bb      	str	r3, [r7, #24]
 8001052:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001054:	4b3b      	ldr	r3, [pc, #236]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 8001056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001058:	4a3a      	ldr	r2, [pc, #232]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 800105a:	f043 0304 	orr.w	r3, r3, #4
 800105e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001060:	4b38      	ldr	r3, [pc, #224]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 8001062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001064:	f003 0304 	and.w	r3, r3, #4
 8001068:	617b      	str	r3, [r7, #20]
 800106a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800106c:	4b35      	ldr	r3, [pc, #212]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 800106e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001070:	4a34      	ldr	r2, [pc, #208]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 8001072:	f043 0301 	orr.w	r3, r3, #1
 8001076:	6313      	str	r3, [r2, #48]	@ 0x30
 8001078:	4b32      	ldr	r3, [pc, #200]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 800107a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	613b      	str	r3, [r7, #16]
 8001082:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001084:	4b2f      	ldr	r3, [pc, #188]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 8001086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001088:	4a2e      	ldr	r2, [pc, #184]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 800108a:	f043 0302 	orr.w	r3, r3, #2
 800108e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001090:	4b2c      	ldr	r3, [pc, #176]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 8001092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001094:	f003 0302 	and.w	r3, r3, #2
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800109c:	4b29      	ldr	r3, [pc, #164]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 800109e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a0:	4a28      	ldr	r2, [pc, #160]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 80010a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a8:	4b26      	ldr	r3, [pc, #152]	@ (8001144 <HAL_ETH_MspInit+0x15c>)
 80010aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010b0:	60bb      	str	r3, [r7, #8]
 80010b2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80010b4:	2332      	movs	r3, #50	@ 0x32
 80010b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b8:	2302      	movs	r3, #2
 80010ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010bc:	2300      	movs	r3, #0
 80010be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c0:	2303      	movs	r3, #3
 80010c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80010c4:	230b      	movs	r3, #11
 80010c6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010cc:	4619      	mov	r1, r3
 80010ce:	481e      	ldr	r0, [pc, #120]	@ (8001148 <HAL_ETH_MspInit+0x160>)
 80010d0:	f002 f812 	bl	80030f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80010d4:	2386      	movs	r3, #134	@ 0x86
 80010d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d8:	2302      	movs	r3, #2
 80010da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e0:	2303      	movs	r3, #3
 80010e2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80010e4:	230b      	movs	r3, #11
 80010e6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ec:	4619      	mov	r1, r3
 80010ee:	4817      	ldr	r0, [pc, #92]	@ (800114c <HAL_ETH_MspInit+0x164>)
 80010f0:	f002 f802 	bl	80030f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80010f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fa:	2302      	movs	r3, #2
 80010fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001102:	2303      	movs	r3, #3
 8001104:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001106:	230b      	movs	r3, #11
 8001108:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800110a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800110e:	4619      	mov	r1, r3
 8001110:	480f      	ldr	r0, [pc, #60]	@ (8001150 <HAL_ETH_MspInit+0x168>)
 8001112:	f001 fff1 	bl	80030f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001116:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800111a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800111c:	2302      	movs	r3, #2
 800111e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001120:	2300      	movs	r3, #0
 8001122:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001124:	2303      	movs	r3, #3
 8001126:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001128:	230b      	movs	r3, #11
 800112a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800112c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001130:	4619      	mov	r1, r3
 8001132:	4808      	ldr	r0, [pc, #32]	@ (8001154 <HAL_ETH_MspInit+0x16c>)
 8001134:	f001 ffe0 	bl	80030f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001138:	bf00      	nop
 800113a:	3738      	adds	r7, #56	@ 0x38
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40028000 	.word	0x40028000
 8001144:	40023800 	.word	0x40023800
 8001148:	40020800 	.word	0x40020800
 800114c:	40020000 	.word	0x40020000
 8001150:	40020400 	.word	0x40020400
 8001154:	40021800 	.word	0x40021800

08001158 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001168:	d114      	bne.n	8001194 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800116a:	4b1e      	ldr	r3, [pc, #120]	@ (80011e4 <HAL_TIM_Base_MspInit+0x8c>)
 800116c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116e:	4a1d      	ldr	r2, [pc, #116]	@ (80011e4 <HAL_TIM_Base_MspInit+0x8c>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	6413      	str	r3, [r2, #64]	@ 0x40
 8001176:	4b1b      	ldr	r3, [pc, #108]	@ (80011e4 <HAL_TIM_Base_MspInit+0x8c>)
 8001178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	617b      	str	r3, [r7, #20]
 8001180:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001182:	2200      	movs	r2, #0
 8001184:	2100      	movs	r1, #0
 8001186:	201c      	movs	r0, #28
 8001188:	f001 f827 	bl	80021da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800118c:	201c      	movs	r0, #28
 800118e:	f001 f840 	bl	8002212 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001192:	e022      	b.n	80011da <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM4)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a13      	ldr	r2, [pc, #76]	@ (80011e8 <HAL_TIM_Base_MspInit+0x90>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d10c      	bne.n	80011b8 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800119e:	4b11      	ldr	r3, [pc, #68]	@ (80011e4 <HAL_TIM_Base_MspInit+0x8c>)
 80011a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a2:	4a10      	ldr	r2, [pc, #64]	@ (80011e4 <HAL_TIM_Base_MspInit+0x8c>)
 80011a4:	f043 0304 	orr.w	r3, r3, #4
 80011a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011aa:	4b0e      	ldr	r3, [pc, #56]	@ (80011e4 <HAL_TIM_Base_MspInit+0x8c>)
 80011ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ae:	f003 0304 	and.w	r3, r3, #4
 80011b2:	613b      	str	r3, [r7, #16]
 80011b4:	693b      	ldr	r3, [r7, #16]
}
 80011b6:	e010      	b.n	80011da <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM6)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a0b      	ldr	r2, [pc, #44]	@ (80011ec <HAL_TIM_Base_MspInit+0x94>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d10b      	bne.n	80011da <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80011c2:	4b08      	ldr	r3, [pc, #32]	@ (80011e4 <HAL_TIM_Base_MspInit+0x8c>)
 80011c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c6:	4a07      	ldr	r2, [pc, #28]	@ (80011e4 <HAL_TIM_Base_MspInit+0x8c>)
 80011c8:	f043 0310 	orr.w	r3, r3, #16
 80011cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ce:	4b05      	ldr	r3, [pc, #20]	@ (80011e4 <HAL_TIM_Base_MspInit+0x8c>)
 80011d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d2:	f003 0310 	and.w	r3, r3, #16
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]
}
 80011da:	bf00      	nop
 80011dc:	3718      	adds	r7, #24
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40023800 	.word	0x40023800
 80011e8:	40000800 	.word	0x40000800
 80011ec:	40001000 	.word	0x40001000

080011f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b088      	sub	sp, #32
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f8:	f107 030c 	add.w	r3, r7, #12
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
 8001206:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a11      	ldr	r2, [pc, #68]	@ (8001254 <HAL_TIM_MspPostInit+0x64>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d11c      	bne.n	800124c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001212:	4b11      	ldr	r3, [pc, #68]	@ (8001258 <HAL_TIM_MspPostInit+0x68>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	4a10      	ldr	r2, [pc, #64]	@ (8001258 <HAL_TIM_MspPostInit+0x68>)
 8001218:	f043 0308 	orr.w	r3, r3, #8
 800121c:	6313      	str	r3, [r2, #48]	@ 0x30
 800121e:	4b0e      	ldr	r3, [pc, #56]	@ (8001258 <HAL_TIM_MspPostInit+0x68>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001222:	f003 0308 	and.w	r3, r3, #8
 8001226:	60bb      	str	r3, [r7, #8]
 8001228:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800122a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800122e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001230:	2302      	movs	r3, #2
 8001232:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001238:	2300      	movs	r3, #0
 800123a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800123c:	2302      	movs	r3, #2
 800123e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001240:	f107 030c 	add.w	r3, r7, #12
 8001244:	4619      	mov	r1, r3
 8001246:	4805      	ldr	r0, [pc, #20]	@ (800125c <HAL_TIM_MspPostInit+0x6c>)
 8001248:	f001 ff56 	bl	80030f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800124c:	bf00      	nop
 800124e:	3720      	adds	r7, #32
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40000800 	.word	0x40000800
 8001258:	40023800 	.word	0x40023800
 800125c:	40020c00 	.word	0x40020c00

08001260 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b0ae      	sub	sp, #184	@ 0xb8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001268:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	2290      	movs	r2, #144	@ 0x90
 800127e:	2100      	movs	r1, #0
 8001280:	4618      	mov	r0, r3
 8001282:	f006 fc47 	bl	8007b14 <memset>
  if(huart->Instance==USART3)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4a26      	ldr	r2, [pc, #152]	@ (8001324 <HAL_UART_MspInit+0xc4>)
 800128c:	4293      	cmp	r3, r2
 800128e:	d144      	bne.n	800131a <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001290:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001294:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001296:	2300      	movs	r3, #0
 8001298:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800129a:	f107 0314 	add.w	r3, r7, #20
 800129e:	4618      	mov	r0, r3
 80012a0:	f002 ff82 	bl	80041a8 <HAL_RCCEx_PeriphCLKConfig>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80012aa:	f7ff fdf7 	bl	8000e9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001328 <HAL_UART_MspInit+0xc8>)
 80012b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b2:	4a1d      	ldr	r2, [pc, #116]	@ (8001328 <HAL_UART_MspInit+0xc8>)
 80012b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001328 <HAL_UART_MspInit+0xc8>)
 80012bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012c2:	613b      	str	r3, [r7, #16]
 80012c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012c6:	4b18      	ldr	r3, [pc, #96]	@ (8001328 <HAL_UART_MspInit+0xc8>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ca:	4a17      	ldr	r2, [pc, #92]	@ (8001328 <HAL_UART_MspInit+0xc8>)
 80012cc:	f043 0308 	orr.w	r3, r3, #8
 80012d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d2:	4b15      	ldr	r3, [pc, #84]	@ (8001328 <HAL_UART_MspInit+0xc8>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d6:	f003 0308 	and.w	r3, r3, #8
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80012de:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80012e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e6:	2302      	movs	r3, #2
 80012e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f2:	2303      	movs	r3, #3
 80012f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80012f8:	2307      	movs	r3, #7
 80012fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012fe:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001302:	4619      	mov	r1, r3
 8001304:	4809      	ldr	r0, [pc, #36]	@ (800132c <HAL_UART_MspInit+0xcc>)
 8001306:	f001 fef7 	bl	80030f8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800130a:	2200      	movs	r2, #0
 800130c:	2100      	movs	r1, #0
 800130e:	2027      	movs	r0, #39	@ 0x27
 8001310:	f000 ff63 	bl	80021da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001314:	2027      	movs	r0, #39	@ 0x27
 8001316:	f000 ff7c 	bl	8002212 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800131a:	bf00      	nop
 800131c:	37b8      	adds	r7, #184	@ 0xb8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40004800 	.word	0x40004800
 8001328:	40023800 	.word	0x40023800
 800132c:	40020c00 	.word	0x40020c00

08001330 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b0ae      	sub	sp, #184	@ 0xb8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001338:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]
 8001344:	60da      	str	r2, [r3, #12]
 8001346:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001348:	f107 0314 	add.w	r3, r7, #20
 800134c:	2290      	movs	r2, #144	@ 0x90
 800134e:	2100      	movs	r1, #0
 8001350:	4618      	mov	r0, r3
 8001352:	f006 fbdf 	bl	8007b14 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800135e:	d159      	bne.n	8001414 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001360:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001364:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001366:	2300      	movs	r3, #0
 8001368:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	4618      	mov	r0, r3
 8001372:	f002 ff19 	bl	80041a8 <HAL_RCCEx_PeriphCLKConfig>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800137c:	f7ff fd8e 	bl	8000e9c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001380:	4b26      	ldr	r3, [pc, #152]	@ (800141c <HAL_PCD_MspInit+0xec>)
 8001382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001384:	4a25      	ldr	r2, [pc, #148]	@ (800141c <HAL_PCD_MspInit+0xec>)
 8001386:	f043 0301 	orr.w	r3, r3, #1
 800138a:	6313      	str	r3, [r2, #48]	@ 0x30
 800138c:	4b23      	ldr	r3, [pc, #140]	@ (800141c <HAL_PCD_MspInit+0xec>)
 800138e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001390:	f003 0301 	and.w	r3, r3, #1
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001398:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800139c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a0:	2302      	movs	r3, #2
 80013a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ac:	2303      	movs	r3, #3
 80013ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80013b2:	230a      	movs	r3, #10
 80013b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80013bc:	4619      	mov	r1, r3
 80013be:	4818      	ldr	r0, [pc, #96]	@ (8001420 <HAL_PCD_MspInit+0xf0>)
 80013c0:	f001 fe9a 	bl	80030f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80013c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013cc:	2300      	movs	r3, #0
 80013ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80013d8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80013dc:	4619      	mov	r1, r3
 80013de:	4810      	ldr	r0, [pc, #64]	@ (8001420 <HAL_PCD_MspInit+0xf0>)
 80013e0:	f001 fe8a 	bl	80030f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80013e4:	4b0d      	ldr	r3, [pc, #52]	@ (800141c <HAL_PCD_MspInit+0xec>)
 80013e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013e8:	4a0c      	ldr	r2, [pc, #48]	@ (800141c <HAL_PCD_MspInit+0xec>)
 80013ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013ee:	6353      	str	r3, [r2, #52]	@ 0x34
 80013f0:	4b0a      	ldr	r3, [pc, #40]	@ (800141c <HAL_PCD_MspInit+0xec>)
 80013f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	4b07      	ldr	r3, [pc, #28]	@ (800141c <HAL_PCD_MspInit+0xec>)
 80013fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001400:	4a06      	ldr	r2, [pc, #24]	@ (800141c <HAL_PCD_MspInit+0xec>)
 8001402:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001406:	6453      	str	r3, [r2, #68]	@ 0x44
 8001408:	4b04      	ldr	r3, [pc, #16]	@ (800141c <HAL_PCD_MspInit+0xec>)
 800140a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800140c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001410:	60bb      	str	r3, [r7, #8]
 8001412:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001414:	bf00      	nop
 8001416:	37b8      	adds	r7, #184	@ 0xb8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40023800 	.word	0x40023800
 8001420:	40020000 	.word	0x40020000

08001424 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001428:	bf00      	nop
 800142a:	e7fd      	b.n	8001428 <NMI_Handler+0x4>

0800142c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001430:	bf00      	nop
 8001432:	e7fd      	b.n	8001430 <HardFault_Handler+0x4>

08001434 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001438:	bf00      	nop
 800143a:	e7fd      	b.n	8001438 <MemManage_Handler+0x4>

0800143c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001440:	bf00      	nop
 8001442:	e7fd      	b.n	8001440 <BusFault_Handler+0x4>

08001444 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001448:	bf00      	nop
 800144a:	e7fd      	b.n	8001448 <UsageFault_Handler+0x4>

0800144c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001450:	bf00      	nop
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr

0800145a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800145a:	b480      	push	{r7}
 800145c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800145e:	bf00      	nop
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr

08001476 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800147a:	f000 f967 	bl	800174c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
	...

08001484 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001488:	4802      	ldr	r0, [pc, #8]	@ (8001494 <TIM2_IRQHandler+0x10>)
 800148a:	f003 fbde 	bl	8004c4a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	200004d0 	.word	0x200004d0

08001498 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800149c:	4802      	ldr	r0, [pc, #8]	@ (80014a8 <USART3_IRQHandler+0x10>)
 800149e:	f004 fb7f 	bl	8005ba0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80014a2:	bf00      	nop
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	200005b4 	.word	0x200005b4

080014ac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_Pin);
 80014b0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80014b4:	f001 ffe6 	bl	8003484 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014b8:	bf00      	nop
 80014ba:	bd80      	pop	{r7, pc}

080014bc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014c0:	4802      	ldr	r0, [pc, #8]	@ (80014cc <DMA2_Stream0_IRQHandler+0x10>)
 80014c2:	f001 f861 	bl	8002588 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80014c6:	bf00      	nop
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	200003c0 	.word	0x200003c0

080014d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  return 1;
 80014d4:	2301      	movs	r3, #1
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <_kill>:

int _kill(int pid, int sig)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014ea:	f006 fb1f 	bl	8007b2c <__errno>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2216      	movs	r2, #22
 80014f2:	601a      	str	r2, [r3, #0]
  return -1;
 80014f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <_exit>:

void _exit (int status)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001508:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7ff ffe7 	bl	80014e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001512:	bf00      	nop
 8001514:	e7fd      	b.n	8001512 <_exit+0x12>

08001516 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	b086      	sub	sp, #24
 800151a:	af00      	add	r7, sp, #0
 800151c:	60f8      	str	r0, [r7, #12]
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001522:	2300      	movs	r3, #0
 8001524:	617b      	str	r3, [r7, #20]
 8001526:	e00a      	b.n	800153e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001528:	f3af 8000 	nop.w
 800152c:	4601      	mov	r1, r0
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	1c5a      	adds	r2, r3, #1
 8001532:	60ba      	str	r2, [r7, #8]
 8001534:	b2ca      	uxtb	r2, r1
 8001536:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	3301      	adds	r3, #1
 800153c:	617b      	str	r3, [r7, #20]
 800153e:	697a      	ldr	r2, [r7, #20]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	429a      	cmp	r2, r3
 8001544:	dbf0      	blt.n	8001528 <_read+0x12>
  }

  return len;
 8001546:	687b      	ldr	r3, [r7, #4]
}
 8001548:	4618      	mov	r0, r3
 800154a:	3718      	adds	r7, #24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]
 8001560:	e009      	b.n	8001576 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	1c5a      	adds	r2, r3, #1
 8001566:	60ba      	str	r2, [r7, #8]
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	4618      	mov	r0, r3
 800156c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	3301      	adds	r3, #1
 8001574:	617b      	str	r3, [r7, #20]
 8001576:	697a      	ldr	r2, [r7, #20]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	429a      	cmp	r2, r3
 800157c:	dbf1      	blt.n	8001562 <_write+0x12>
  }
  return len;
 800157e:	687b      	ldr	r3, [r7, #4]
}
 8001580:	4618      	mov	r0, r3
 8001582:	3718      	adds	r7, #24
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}

08001588 <_close>:

int _close(int file)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001590:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001594:	4618      	mov	r0, r3
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015b0:	605a      	str	r2, [r3, #4]
  return 0;
 80015b2:	2300      	movs	r3, #0
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr

080015c0 <_isatty>:

int _isatty(int file)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015c8:	2301      	movs	r3, #1
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr

080015d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015d6:	b480      	push	{r7}
 80015d8:	b085      	sub	sp, #20
 80015da:	af00      	add	r7, sp, #0
 80015dc:	60f8      	str	r0, [r7, #12]
 80015de:	60b9      	str	r1, [r7, #8]
 80015e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015e2:	2300      	movs	r3, #0
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3714      	adds	r7, #20
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015f8:	4a14      	ldr	r2, [pc, #80]	@ (800164c <_sbrk+0x5c>)
 80015fa:	4b15      	ldr	r3, [pc, #84]	@ (8001650 <_sbrk+0x60>)
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001604:	4b13      	ldr	r3, [pc, #76]	@ (8001654 <_sbrk+0x64>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d102      	bne.n	8001612 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800160c:	4b11      	ldr	r3, [pc, #68]	@ (8001654 <_sbrk+0x64>)
 800160e:	4a12      	ldr	r2, [pc, #72]	@ (8001658 <_sbrk+0x68>)
 8001610:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001612:	4b10      	ldr	r3, [pc, #64]	@ (8001654 <_sbrk+0x64>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4413      	add	r3, r2
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	429a      	cmp	r2, r3
 800161e:	d207      	bcs.n	8001630 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001620:	f006 fa84 	bl	8007b2c <__errno>
 8001624:	4603      	mov	r3, r0
 8001626:	220c      	movs	r2, #12
 8001628:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800162a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800162e:	e009      	b.n	8001644 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001630:	4b08      	ldr	r3, [pc, #32]	@ (8001654 <_sbrk+0x64>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001636:	4b07      	ldr	r3, [pc, #28]	@ (8001654 <_sbrk+0x64>)
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4413      	add	r3, r2
 800163e:	4a05      	ldr	r2, [pc, #20]	@ (8001654 <_sbrk+0x64>)
 8001640:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001642:	68fb      	ldr	r3, [r7, #12]
}
 8001644:	4618      	mov	r0, r3
 8001646:	3718      	adds	r7, #24
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20080000 	.word	0x20080000
 8001650:	00000400 	.word	0x00000400
 8001654:	20005968 	.word	0x20005968
 8001658:	20005ac0 	.word	0x20005ac0

0800165c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001660:	4b06      	ldr	r3, [pc, #24]	@ (800167c <SystemInit+0x20>)
 8001662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001666:	4a05      	ldr	r2, [pc, #20]	@ (800167c <SystemInit+0x20>)
 8001668:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800166c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	e000ed00 	.word	0xe000ed00

08001680 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001680:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016b8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001684:	480d      	ldr	r0, [pc, #52]	@ (80016bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001686:	490e      	ldr	r1, [pc, #56]	@ (80016c0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001688:	4a0e      	ldr	r2, [pc, #56]	@ (80016c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800168a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800168c:	e002      	b.n	8001694 <LoopCopyDataInit>

0800168e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800168e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001690:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001692:	3304      	adds	r3, #4

08001694 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001694:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001696:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001698:	d3f9      	bcc.n	800168e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800169a:	4a0b      	ldr	r2, [pc, #44]	@ (80016c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800169c:	4c0b      	ldr	r4, [pc, #44]	@ (80016cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800169e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016a0:	e001      	b.n	80016a6 <LoopFillZerobss>

080016a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016a4:	3204      	adds	r2, #4

080016a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016a8:	d3fb      	bcc.n	80016a2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016aa:	f7ff ffd7 	bl	800165c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016ae:	f006 fa43 	bl	8007b38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016b2:	f7fe ffd9 	bl	8000668 <main>
  bx  lr    
 80016b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016b8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80016bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016c0:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80016c4:	08009cb8 	.word	0x08009cb8
  ldr r2, =_sbss
 80016c8:	20000324 	.word	0x20000324
  ldr r4, =_ebss
 80016cc:	20005abc 	.word	0x20005abc

080016d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016d0:	e7fe      	b.n	80016d0 <ADC_IRQHandler>

080016d2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016d6:	2003      	movs	r0, #3
 80016d8:	f000 fd74 	bl	80021c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016dc:	2000      	movs	r0, #0
 80016de:	f000 f805 	bl	80016ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016e2:	f7ff fbe1 	bl	8000ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	bd80      	pop	{r7, pc}

080016ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016f4:	4b12      	ldr	r3, [pc, #72]	@ (8001740 <HAL_InitTick+0x54>)
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	4b12      	ldr	r3, [pc, #72]	@ (8001744 <HAL_InitTick+0x58>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	4619      	mov	r1, r3
 80016fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001702:	fbb3 f3f1 	udiv	r3, r3, r1
 8001706:	fbb2 f3f3 	udiv	r3, r2, r3
 800170a:	4618      	mov	r0, r3
 800170c:	f000 fd8f 	bl	800222e <HAL_SYSTICK_Config>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e00e      	b.n	8001738 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2b0f      	cmp	r3, #15
 800171e:	d80a      	bhi.n	8001736 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001720:	2200      	movs	r2, #0
 8001722:	6879      	ldr	r1, [r7, #4]
 8001724:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001728:	f000 fd57 	bl	80021da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800172c:	4a06      	ldr	r2, [pc, #24]	@ (8001748 <HAL_InitTick+0x5c>)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001732:	2300      	movs	r3, #0
 8001734:	e000      	b.n	8001738 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
}
 8001738:	4618      	mov	r0, r3
 800173a:	3708      	adds	r7, #8
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20000010 	.word	0x20000010
 8001744:	20000018 	.word	0x20000018
 8001748:	20000014 	.word	0x20000014

0800174c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001750:	4b06      	ldr	r3, [pc, #24]	@ (800176c <HAL_IncTick+0x20>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	461a      	mov	r2, r3
 8001756:	4b06      	ldr	r3, [pc, #24]	@ (8001770 <HAL_IncTick+0x24>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4413      	add	r3, r2
 800175c:	4a04      	ldr	r2, [pc, #16]	@ (8001770 <HAL_IncTick+0x24>)
 800175e:	6013      	str	r3, [r2, #0]
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	20000018 	.word	0x20000018
 8001770:	2000596c 	.word	0x2000596c

08001774 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  return uwTick;
 8001778:	4b03      	ldr	r3, [pc, #12]	@ (8001788 <HAL_GetTick+0x14>)
 800177a:	681b      	ldr	r3, [r3, #0]
}
 800177c:	4618      	mov	r0, r3
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	2000596c 	.word	0x2000596c

0800178c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001794:	f7ff ffee 	bl	8001774 <HAL_GetTick>
 8001798:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80017a4:	d005      	beq.n	80017b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017a6:	4b0a      	ldr	r3, [pc, #40]	@ (80017d0 <HAL_Delay+0x44>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	461a      	mov	r2, r3
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	4413      	add	r3, r2
 80017b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017b2:	bf00      	nop
 80017b4:	f7ff ffde 	bl	8001774 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d8f7      	bhi.n	80017b4 <HAL_Delay+0x28>
  {
  }
}
 80017c4:	bf00      	nop
 80017c6:	bf00      	nop
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000018 	.word	0x20000018

080017d4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017dc:	2300      	movs	r3, #0
 80017de:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d101      	bne.n	80017ea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e031      	b.n	800184e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d109      	bne.n	8001806 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f7ff fb7c 	bl	8000ef0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2200      	movs	r2, #0
 80017fc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180a:	f003 0310 	and.w	r3, r3, #16
 800180e:	2b00      	cmp	r3, #0
 8001810:	d116      	bne.n	8001840 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001816:	4b10      	ldr	r3, [pc, #64]	@ (8001858 <HAL_ADC_Init+0x84>)
 8001818:	4013      	ands	r3, r2
 800181a:	f043 0202 	orr.w	r2, r3, #2
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f000 fa82 	bl	8001d2c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2200      	movs	r2, #0
 800182c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001832:	f023 0303 	bic.w	r3, r3, #3
 8001836:	f043 0201 	orr.w	r2, r3, #1
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	641a      	str	r2, [r3, #64]	@ 0x40
 800183e:	e001      	b.n	8001844 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800184c:	7bfb      	ldrb	r3, [r7, #15]
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	ffffeefd 	.word	0xffffeefd

0800185c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001872:	2b01      	cmp	r3, #1
 8001874:	d101      	bne.n	800187a <HAL_ADC_Start_DMA+0x1e>
 8001876:	2302      	movs	r3, #2
 8001878:	e0d4      	b.n	8001a24 <HAL_ADC_Start_DMA+0x1c8>
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	2201      	movs	r2, #1
 800187e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	f003 0301 	and.w	r3, r3, #1
 800188c:	2b01      	cmp	r3, #1
 800188e:	d018      	beq.n	80018c2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	689a      	ldr	r2, [r3, #8]
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f042 0201 	orr.w	r2, r2, #1
 800189e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80018a0:	4b62      	ldr	r3, [pc, #392]	@ (8001a2c <HAL_ADC_Start_DMA+0x1d0>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a62      	ldr	r2, [pc, #392]	@ (8001a30 <HAL_ADC_Start_DMA+0x1d4>)
 80018a6:	fba2 2303 	umull	r2, r3, r2, r3
 80018aa:	0c9a      	lsrs	r2, r3, #18
 80018ac:	4613      	mov	r3, r2
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	4413      	add	r3, r2
 80018b2:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80018b4:	e002      	b.n	80018bc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	3b01      	subs	r3, #1
 80018ba:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d1f9      	bne.n	80018b6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	f040 809c 	bne.w	8001a0a <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018d6:	4b57      	ldr	r3, [pc, #348]	@ (8001a34 <HAL_ADC_Start_DMA+0x1d8>)
 80018d8:	4013      	ands	r3, r2
 80018da:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d007      	beq.n	8001900 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80018f8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001904:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800190c:	d106      	bne.n	800191c <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001912:	f023 0206 	bic.w	r2, r3, #6
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	645a      	str	r2, [r3, #68]	@ 0x44
 800191a:	e002      	b.n	8001922 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2200      	movs	r2, #0
 8001920:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	2200      	movs	r2, #0
 8001926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800192e:	4a42      	ldr	r2, [pc, #264]	@ (8001a38 <HAL_ADC_Start_DMA+0x1dc>)
 8001930:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001936:	4a41      	ldr	r2, [pc, #260]	@ (8001a3c <HAL_ADC_Start_DMA+0x1e0>)
 8001938:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800193e:	4a40      	ldr	r2, [pc, #256]	@ (8001a40 <HAL_ADC_Start_DMA+0x1e4>)
 8001940:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800194a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	685a      	ldr	r2, [r3, #4]
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800195a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	689a      	ldr	r2, [r3, #8]
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800196a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	334c      	adds	r3, #76	@ 0x4c
 8001976:	4619      	mov	r1, r3
 8001978:	68ba      	ldr	r2, [r7, #8]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	f000 fd12 	bl	80023a4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001980:	4b30      	ldr	r3, [pc, #192]	@ (8001a44 <HAL_ADC_Start_DMA+0x1e8>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f003 031f 	and.w	r3, r3, #31
 8001988:	2b00      	cmp	r3, #0
 800198a:	d10f      	bne.n	80019ac <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d143      	bne.n	8001a22 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	689a      	ldr	r2, [r3, #8]
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80019a8:	609a      	str	r2, [r3, #8]
 80019aa:	e03a      	b.n	8001a22 <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a25      	ldr	r2, [pc, #148]	@ (8001a48 <HAL_ADC_Start_DMA+0x1ec>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d10e      	bne.n	80019d4 <HAL_ADC_Start_DMA+0x178>
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d107      	bne.n	80019d4 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	689a      	ldr	r2, [r3, #8]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80019d2:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80019d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a44 <HAL_ADC_Start_DMA+0x1e8>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f003 0310 	and.w	r3, r3, #16
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d120      	bne.n	8001a22 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a19      	ldr	r2, [pc, #100]	@ (8001a4c <HAL_ADC_Start_DMA+0x1f0>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d11b      	bne.n	8001a22 <HAL_ADC_Start_DMA+0x1c6>
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d114      	bne.n	8001a22 <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	689a      	ldr	r2, [r3, #8]
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	e00b      	b.n	8001a22 <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0e:	f043 0210 	orr.w	r2, r3, #16
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a1a:	f043 0201 	orr.w	r2, r3, #1
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000010 	.word	0x20000010
 8001a30:	431bde83 	.word	0x431bde83
 8001a34:	fffff8fe 	.word	0xfffff8fe
 8001a38:	08001f21 	.word	0x08001f21
 8001a3c:	08001fdb 	.word	0x08001fdb
 8001a40:	08001ff7 	.word	0x08001ff7
 8001a44:	40012300 	.word	0x40012300
 8001a48:	40012000 	.word	0x40012000
 8001a4c:	40012200 	.word	0x40012200

08001a50 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	b083      	sub	sp, #12
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001a72:	bf00      	nop
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
	...

08001a80 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d101      	bne.n	8001a9c <HAL_ADC_ConfigChannel+0x1c>
 8001a98:	2302      	movs	r3, #2
 8001a9a:	e136      	b.n	8001d0a <HAL_ADC_ConfigChannel+0x28a>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2b09      	cmp	r3, #9
 8001aaa:	d93a      	bls.n	8001b22 <HAL_ADC_ConfigChannel+0xa2>
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001ab4:	d035      	beq.n	8001b22 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	68d9      	ldr	r1, [r3, #12]
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	4413      	add	r3, r2
 8001aca:	3b1e      	subs	r3, #30
 8001acc:	2207      	movs	r2, #7
 8001ace:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad2:	43da      	mvns	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	400a      	ands	r2, r1
 8001ada:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a8d      	ldr	r2, [pc, #564]	@ (8001d18 <HAL_ADC_ConfigChannel+0x298>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d10a      	bne.n	8001afc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	68d9      	ldr	r1, [r3, #12]
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	061a      	lsls	r2, r3, #24
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	430a      	orrs	r2, r1
 8001af8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001afa:	e035      	b.n	8001b68 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	68d9      	ldr	r1, [r3, #12]
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	689a      	ldr	r2, [r3, #8]
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	4603      	mov	r3, r0
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	4403      	add	r3, r0
 8001b14:	3b1e      	subs	r3, #30
 8001b16:	409a      	lsls	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b20:	e022      	b.n	8001b68 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	6919      	ldr	r1, [r3, #16]
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	461a      	mov	r2, r3
 8001b30:	4613      	mov	r3, r2
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	4413      	add	r3, r2
 8001b36:	2207      	movs	r2, #7
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	43da      	mvns	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	400a      	ands	r2, r1
 8001b44:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	6919      	ldr	r1, [r3, #16]
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	689a      	ldr	r2, [r3, #8]
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	b29b      	uxth	r3, r3
 8001b56:	4618      	mov	r0, r3
 8001b58:	4603      	mov	r3, r0
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	4403      	add	r3, r0
 8001b5e:	409a      	lsls	r2, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	430a      	orrs	r2, r1
 8001b66:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	2b06      	cmp	r3, #6
 8001b6e:	d824      	bhi.n	8001bba <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685a      	ldr	r2, [r3, #4]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	4413      	add	r3, r2
 8001b80:	3b05      	subs	r3, #5
 8001b82:	221f      	movs	r2, #31
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	43da      	mvns	r2, r3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	400a      	ands	r2, r1
 8001b90:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685a      	ldr	r2, [r3, #4]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	4413      	add	r3, r2
 8001baa:	3b05      	subs	r3, #5
 8001bac:	fa00 f203 	lsl.w	r2, r0, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	430a      	orrs	r2, r1
 8001bb6:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bb8:	e04c      	b.n	8001c54 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	2b0c      	cmp	r3, #12
 8001bc0:	d824      	bhi.n	8001c0c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685a      	ldr	r2, [r3, #4]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	4413      	add	r3, r2
 8001bd2:	3b23      	subs	r3, #35	@ 0x23
 8001bd4:	221f      	movs	r2, #31
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	43da      	mvns	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	400a      	ands	r2, r1
 8001be2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	b29b      	uxth	r3, r3
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685a      	ldr	r2, [r3, #4]
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	4413      	add	r3, r2
 8001bfc:	3b23      	subs	r3, #35	@ 0x23
 8001bfe:	fa00 f203 	lsl.w	r2, r0, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	430a      	orrs	r2, r1
 8001c08:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c0a:	e023      	b.n	8001c54 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685a      	ldr	r2, [r3, #4]
 8001c16:	4613      	mov	r3, r2
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	4413      	add	r3, r2
 8001c1c:	3b41      	subs	r3, #65	@ 0x41
 8001c1e:	221f      	movs	r2, #31
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	43da      	mvns	r2, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	400a      	ands	r2, r1
 8001c2c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	b29b      	uxth	r3, r3
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685a      	ldr	r2, [r3, #4]
 8001c40:	4613      	mov	r3, r2
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	4413      	add	r3, r2
 8001c46:	3b41      	subs	r3, #65	@ 0x41
 8001c48:	fa00 f203 	lsl.w	r2, r0, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	430a      	orrs	r2, r1
 8001c52:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a30      	ldr	r2, [pc, #192]	@ (8001d1c <HAL_ADC_ConfigChannel+0x29c>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d10a      	bne.n	8001c74 <HAL_ADC_ConfigChannel+0x1f4>
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001c66:	d105      	bne.n	8001c74 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001c68:	4b2d      	ldr	r3, [pc, #180]	@ (8001d20 <HAL_ADC_ConfigChannel+0x2a0>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	4a2c      	ldr	r2, [pc, #176]	@ (8001d20 <HAL_ADC_ConfigChannel+0x2a0>)
 8001c6e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001c72:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a28      	ldr	r2, [pc, #160]	@ (8001d1c <HAL_ADC_ConfigChannel+0x29c>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d10f      	bne.n	8001c9e <HAL_ADC_ConfigChannel+0x21e>
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2b12      	cmp	r3, #18
 8001c84:	d10b      	bne.n	8001c9e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8001c86:	4b26      	ldr	r3, [pc, #152]	@ (8001d20 <HAL_ADC_ConfigChannel+0x2a0>)
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	4a25      	ldr	r2, [pc, #148]	@ (8001d20 <HAL_ADC_ConfigChannel+0x2a0>)
 8001c8c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001c90:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001c92:	4b23      	ldr	r3, [pc, #140]	@ (8001d20 <HAL_ADC_ConfigChannel+0x2a0>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	4a22      	ldr	r2, [pc, #136]	@ (8001d20 <HAL_ADC_ConfigChannel+0x2a0>)
 8001c98:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c9c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a1e      	ldr	r2, [pc, #120]	@ (8001d1c <HAL_ADC_ConfigChannel+0x29c>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d12b      	bne.n	8001d00 <HAL_ADC_ConfigChannel+0x280>
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a1a      	ldr	r2, [pc, #104]	@ (8001d18 <HAL_ADC_ConfigChannel+0x298>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d003      	beq.n	8001cba <HAL_ADC_ConfigChannel+0x23a>
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2b11      	cmp	r3, #17
 8001cb8:	d122      	bne.n	8001d00 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8001cba:	4b19      	ldr	r3, [pc, #100]	@ (8001d20 <HAL_ADC_ConfigChannel+0x2a0>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	4a18      	ldr	r2, [pc, #96]	@ (8001d20 <HAL_ADC_ConfigChannel+0x2a0>)
 8001cc0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001cc4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001cc6:	4b16      	ldr	r3, [pc, #88]	@ (8001d20 <HAL_ADC_ConfigChannel+0x2a0>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	4a15      	ldr	r2, [pc, #84]	@ (8001d20 <HAL_ADC_ConfigChannel+0x2a0>)
 8001ccc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001cd0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a10      	ldr	r2, [pc, #64]	@ (8001d18 <HAL_ADC_ConfigChannel+0x298>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d111      	bne.n	8001d00 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001cdc:	4b11      	ldr	r3, [pc, #68]	@ (8001d24 <HAL_ADC_ConfigChannel+0x2a4>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a11      	ldr	r2, [pc, #68]	@ (8001d28 <HAL_ADC_ConfigChannel+0x2a8>)
 8001ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce6:	0c9a      	lsrs	r2, r3, #18
 8001ce8:	4613      	mov	r3, r2
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	4413      	add	r3, r2
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001cf2:	e002      	b.n	8001cfa <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	3b01      	subs	r3, #1
 8001cf8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d1f9      	bne.n	8001cf4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2200      	movs	r2, #0
 8001d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3714      	adds	r7, #20
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	10000012 	.word	0x10000012
 8001d1c:	40012000 	.word	0x40012000
 8001d20:	40012300 	.word	0x40012300
 8001d24:	20000010 	.word	0x20000010
 8001d28:	431bde83 	.word	0x431bde83

08001d2c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001d34:	4b78      	ldr	r3, [pc, #480]	@ (8001f18 <ADC_Init+0x1ec>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	4a77      	ldr	r2, [pc, #476]	@ (8001f18 <ADC_Init+0x1ec>)
 8001d3a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001d3e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001d40:	4b75      	ldr	r3, [pc, #468]	@ (8001f18 <ADC_Init+0x1ec>)
 8001d42:	685a      	ldr	r2, [r3, #4]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	4973      	ldr	r1, [pc, #460]	@ (8001f18 <ADC_Init+0x1ec>)
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	685a      	ldr	r2, [r3, #4]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d5c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	6859      	ldr	r1, [r3, #4]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	691b      	ldr	r3, [r3, #16]
 8001d68:	021a      	lsls	r2, r3, #8
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	430a      	orrs	r2, r1
 8001d70:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	685a      	ldr	r2, [r3, #4]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001d80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	6859      	ldr	r1, [r3, #4]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	689a      	ldr	r2, [r3, #8]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	430a      	orrs	r2, r1
 8001d92:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	689a      	ldr	r2, [r3, #8]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001da2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	6899      	ldr	r1, [r3, #8]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	68da      	ldr	r2, [r3, #12]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	430a      	orrs	r2, r1
 8001db4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dba:	4a58      	ldr	r2, [pc, #352]	@ (8001f1c <ADC_Init+0x1f0>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d022      	beq.n	8001e06 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	689a      	ldr	r2, [r3, #8]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001dce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6899      	ldr	r1, [r3, #8]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	430a      	orrs	r2, r1
 8001de0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	689a      	ldr	r2, [r3, #8]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001df0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	6899      	ldr	r1, [r3, #8]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	430a      	orrs	r2, r1
 8001e02:	609a      	str	r2, [r3, #8]
 8001e04:	e00f      	b.n	8001e26 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	689a      	ldr	r2, [r3, #8]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	689a      	ldr	r2, [r3, #8]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001e24:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f022 0202 	bic.w	r2, r2, #2
 8001e34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	6899      	ldr	r1, [r3, #8]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	005a      	lsls	r2, r3, #1
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	430a      	orrs	r2, r1
 8001e48:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d01b      	beq.n	8001e8c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	685a      	ldr	r2, [r3, #4]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e62:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	685a      	ldr	r2, [r3, #4]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001e72:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6859      	ldr	r1, [r3, #4]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	035a      	lsls	r2, r3, #13
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	430a      	orrs	r2, r1
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	e007      	b.n	8001e9c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	685a      	ldr	r2, [r3, #4]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e9a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001eaa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	69db      	ldr	r3, [r3, #28]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	051a      	lsls	r2, r3, #20
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	689a      	ldr	r2, [r3, #8]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001ed0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	6899      	ldr	r1, [r3, #8]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001ede:	025a      	lsls	r2, r3, #9
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	689a      	ldr	r2, [r3, #8]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ef6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	6899      	ldr	r1, [r3, #8]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	695b      	ldr	r3, [r3, #20]
 8001f02:	029a      	lsls	r2, r3, #10
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	609a      	str	r2, [r3, #8]
}
 8001f0c:	bf00      	nop
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	40012300 	.word	0x40012300
 8001f1c:	0f000001 	.word	0x0f000001

08001f20 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f2c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f32:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d13c      	bne.n	8001fb4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d12b      	bne.n	8001fac <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d127      	bne.n	8001fac <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f62:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d006      	beq.n	8001f78 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d119      	bne.n	8001fac <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	685a      	ldr	r2, [r3, #4]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f022 0220 	bic.w	r2, r2, #32
 8001f86:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d105      	bne.n	8001fac <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa4:	f043 0201 	orr.w	r2, r3, #1
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001fac:	68f8      	ldr	r0, [r7, #12]
 8001fae:	f7fe ff6b 	bl	8000e88 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001fb2:	e00e      	b.n	8001fd2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb8:	f003 0310 	and.w	r3, r3, #16
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d003      	beq.n	8001fc8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001fc0:	68f8      	ldr	r0, [r7, #12]
 8001fc2:	f7ff fd52 	bl	8001a6a <HAL_ADC_ErrorCallback>
}
 8001fc6:	e004      	b.n	8001fd2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	4798      	blx	r3
}
 8001fd2:	bf00      	nop
 8001fd4:	3710      	adds	r7, #16
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b084      	sub	sp, #16
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fe6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001fe8:	68f8      	ldr	r0, [r7, #12]
 8001fea:	f7fe ff3b 	bl	8000e64 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fee:	bf00      	nop
 8001ff0:	3710      	adds	r7, #16
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b084      	sub	sp, #16
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002002:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2240      	movs	r2, #64	@ 0x40
 8002008:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800200e:	f043 0204 	orr.w	r2, r3, #4
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002016:	68f8      	ldr	r0, [r7, #12]
 8002018:	f7ff fd27 	bl	8001a6a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800201c:	bf00      	nop
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002024:	b480      	push	{r7}
 8002026:	b085      	sub	sp, #20
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f003 0307 	and.w	r3, r3, #7
 8002032:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002034:	4b0b      	ldr	r3, [pc, #44]	@ (8002064 <__NVIC_SetPriorityGrouping+0x40>)
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800203a:	68ba      	ldr	r2, [r7, #8]
 800203c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002040:	4013      	ands	r3, r2
 8002042:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800204c:	4b06      	ldr	r3, [pc, #24]	@ (8002068 <__NVIC_SetPriorityGrouping+0x44>)
 800204e:	4313      	orrs	r3, r2
 8002050:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002052:	4a04      	ldr	r2, [pc, #16]	@ (8002064 <__NVIC_SetPriorityGrouping+0x40>)
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	60d3      	str	r3, [r2, #12]
}
 8002058:	bf00      	nop
 800205a:	3714      	adds	r7, #20
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	e000ed00 	.word	0xe000ed00
 8002068:	05fa0000 	.word	0x05fa0000

0800206c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002070:	4b04      	ldr	r3, [pc, #16]	@ (8002084 <__NVIC_GetPriorityGrouping+0x18>)
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	0a1b      	lsrs	r3, r3, #8
 8002076:	f003 0307 	and.w	r3, r3, #7
}
 800207a:	4618      	mov	r0, r3
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr
 8002084:	e000ed00 	.word	0xe000ed00

08002088 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	4603      	mov	r3, r0
 8002090:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002096:	2b00      	cmp	r3, #0
 8002098:	db0b      	blt.n	80020b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	f003 021f 	and.w	r2, r3, #31
 80020a0:	4907      	ldr	r1, [pc, #28]	@ (80020c0 <__NVIC_EnableIRQ+0x38>)
 80020a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a6:	095b      	lsrs	r3, r3, #5
 80020a8:	2001      	movs	r0, #1
 80020aa:	fa00 f202 	lsl.w	r2, r0, r2
 80020ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020b2:	bf00      	nop
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	e000e100 	.word	0xe000e100

080020c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	4603      	mov	r3, r0
 80020cc:	6039      	str	r1, [r7, #0]
 80020ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	db0a      	blt.n	80020ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	b2da      	uxtb	r2, r3
 80020dc:	490c      	ldr	r1, [pc, #48]	@ (8002110 <__NVIC_SetPriority+0x4c>)
 80020de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e2:	0112      	lsls	r2, r2, #4
 80020e4:	b2d2      	uxtb	r2, r2
 80020e6:	440b      	add	r3, r1
 80020e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020ec:	e00a      	b.n	8002104 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	b2da      	uxtb	r2, r3
 80020f2:	4908      	ldr	r1, [pc, #32]	@ (8002114 <__NVIC_SetPriority+0x50>)
 80020f4:	79fb      	ldrb	r3, [r7, #7]
 80020f6:	f003 030f 	and.w	r3, r3, #15
 80020fa:	3b04      	subs	r3, #4
 80020fc:	0112      	lsls	r2, r2, #4
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	440b      	add	r3, r1
 8002102:	761a      	strb	r2, [r3, #24]
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	e000e100 	.word	0xe000e100
 8002114:	e000ed00 	.word	0xe000ed00

08002118 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002118:	b480      	push	{r7}
 800211a:	b089      	sub	sp, #36	@ 0x24
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	f1c3 0307 	rsb	r3, r3, #7
 8002132:	2b04      	cmp	r3, #4
 8002134:	bf28      	it	cs
 8002136:	2304      	movcs	r3, #4
 8002138:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	3304      	adds	r3, #4
 800213e:	2b06      	cmp	r3, #6
 8002140:	d902      	bls.n	8002148 <NVIC_EncodePriority+0x30>
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	3b03      	subs	r3, #3
 8002146:	e000      	b.n	800214a <NVIC_EncodePriority+0x32>
 8002148:	2300      	movs	r3, #0
 800214a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800214c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	43da      	mvns	r2, r3
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	401a      	ands	r2, r3
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002160:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	fa01 f303 	lsl.w	r3, r1, r3
 800216a:	43d9      	mvns	r1, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002170:	4313      	orrs	r3, r2
         );
}
 8002172:	4618      	mov	r0, r3
 8002174:	3724      	adds	r7, #36	@ 0x24
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
	...

08002180 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	3b01      	subs	r3, #1
 800218c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002190:	d301      	bcc.n	8002196 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002192:	2301      	movs	r3, #1
 8002194:	e00f      	b.n	80021b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002196:	4a0a      	ldr	r2, [pc, #40]	@ (80021c0 <SysTick_Config+0x40>)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	3b01      	subs	r3, #1
 800219c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800219e:	210f      	movs	r1, #15
 80021a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80021a4:	f7ff ff8e 	bl	80020c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021a8:	4b05      	ldr	r3, [pc, #20]	@ (80021c0 <SysTick_Config+0x40>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021ae:	4b04      	ldr	r3, [pc, #16]	@ (80021c0 <SysTick_Config+0x40>)
 80021b0:	2207      	movs	r2, #7
 80021b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3708      	adds	r7, #8
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	e000e010 	.word	0xe000e010

080021c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f7ff ff29 	bl	8002024 <__NVIC_SetPriorityGrouping>
}
 80021d2:	bf00      	nop
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021da:	b580      	push	{r7, lr}
 80021dc:	b086      	sub	sp, #24
 80021de:	af00      	add	r7, sp, #0
 80021e0:	4603      	mov	r3, r0
 80021e2:	60b9      	str	r1, [r7, #8]
 80021e4:	607a      	str	r2, [r7, #4]
 80021e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80021e8:	2300      	movs	r3, #0
 80021ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021ec:	f7ff ff3e 	bl	800206c <__NVIC_GetPriorityGrouping>
 80021f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	68b9      	ldr	r1, [r7, #8]
 80021f6:	6978      	ldr	r0, [r7, #20]
 80021f8:	f7ff ff8e 	bl	8002118 <NVIC_EncodePriority>
 80021fc:	4602      	mov	r2, r0
 80021fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002202:	4611      	mov	r1, r2
 8002204:	4618      	mov	r0, r3
 8002206:	f7ff ff5d 	bl	80020c4 <__NVIC_SetPriority>
}
 800220a:	bf00      	nop
 800220c:	3718      	adds	r7, #24
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002212:	b580      	push	{r7, lr}
 8002214:	b082      	sub	sp, #8
 8002216:	af00      	add	r7, sp, #0
 8002218:	4603      	mov	r3, r0
 800221a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800221c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff ff31 	bl	8002088 <__NVIC_EnableIRQ>
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b082      	sub	sp, #8
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f7ff ffa2 	bl	8002180 <SysTick_Config>
 800223c:	4603      	mov	r3, r0
}
 800223e:	4618      	mov	r0, r3
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
	...

08002248 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002250:	2300      	movs	r3, #0
 8002252:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002254:	f7ff fa8e 	bl	8001774 <HAL_GetTick>
 8002258:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d101      	bne.n	8002264 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e099      	b.n	8002398 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2202      	movs	r2, #2
 8002268:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f022 0201 	bic.w	r2, r2, #1
 8002282:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002284:	e00f      	b.n	80022a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002286:	f7ff fa75 	bl	8001774 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b05      	cmp	r3, #5
 8002292:	d908      	bls.n	80022a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2220      	movs	r2, #32
 8002298:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2203      	movs	r2, #3
 800229e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e078      	b.n	8002398 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0301 	and.w	r3, r3, #1
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d1e8      	bne.n	8002286 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80022bc:	697a      	ldr	r2, [r7, #20]
 80022be:	4b38      	ldr	r3, [pc, #224]	@ (80023a0 <HAL_DMA_Init+0x158>)
 80022c0:	4013      	ands	r3, r2
 80022c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	691b      	ldr	r3, [r3, #16]
 80022d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	699b      	ldr	r3, [r3, #24]
 80022e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022f2:	697a      	ldr	r2, [r7, #20]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022fc:	2b04      	cmp	r3, #4
 80022fe:	d107      	bne.n	8002310 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002308:	4313      	orrs	r3, r2
 800230a:	697a      	ldr	r2, [r7, #20]
 800230c:	4313      	orrs	r3, r2
 800230e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	697a      	ldr	r2, [r7, #20]
 8002316:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	695b      	ldr	r3, [r3, #20]
 800231e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	f023 0307 	bic.w	r3, r3, #7
 8002326:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232c:	697a      	ldr	r2, [r7, #20]
 800232e:	4313      	orrs	r3, r2
 8002330:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002336:	2b04      	cmp	r3, #4
 8002338:	d117      	bne.n	800236a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233e:	697a      	ldr	r2, [r7, #20]
 8002340:	4313      	orrs	r3, r2
 8002342:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002348:	2b00      	cmp	r3, #0
 800234a:	d00e      	beq.n	800236a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f000 fb09 	bl	8002964 <DMA_CheckFifoParam>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d008      	beq.n	800236a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2240      	movs	r2, #64	@ 0x40
 800235c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002366:	2301      	movs	r3, #1
 8002368:	e016      	b.n	8002398 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	697a      	ldr	r2, [r7, #20]
 8002370:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f000 fac0 	bl	80028f8 <DMA_CalcBaseAndBitshift>
 8002378:	4603      	mov	r3, r0
 800237a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002380:	223f      	movs	r2, #63	@ 0x3f
 8002382:	409a      	lsls	r2, r3
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2201      	movs	r2, #1
 8002392:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002396:	2300      	movs	r3, #0
}
 8002398:	4618      	mov	r0, r3
 800239a:	3718      	adds	r7, #24
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	e010803f 	.word	0xe010803f

080023a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b086      	sub	sp, #24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	607a      	str	r2, [r7, #4]
 80023b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023b2:	2300      	movs	r3, #0
 80023b4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ba:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d101      	bne.n	80023ca <HAL_DMA_Start_IT+0x26>
 80023c6:	2302      	movs	r3, #2
 80023c8:	e048      	b.n	800245c <HAL_DMA_Start_IT+0xb8>
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2201      	movs	r2, #1
 80023ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d137      	bne.n	800244e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2202      	movs	r2, #2
 80023e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2200      	movs	r2, #0
 80023ea:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	68b9      	ldr	r1, [r7, #8]
 80023f2:	68f8      	ldr	r0, [r7, #12]
 80023f4:	f000 fa52 	bl	800289c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023fc:	223f      	movs	r2, #63	@ 0x3f
 80023fe:	409a      	lsls	r2, r3
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f042 0216 	orr.w	r2, r2, #22
 8002412:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	695a      	ldr	r2, [r3, #20]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002422:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002428:	2b00      	cmp	r3, #0
 800242a:	d007      	beq.n	800243c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f042 0208 	orr.w	r2, r2, #8
 800243a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f042 0201 	orr.w	r2, r2, #1
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	e005      	b.n	800245a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2200      	movs	r2, #0
 8002452:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002456:	2302      	movs	r3, #2
 8002458:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800245a:	7dfb      	ldrb	r3, [r7, #23]
}
 800245c:	4618      	mov	r0, r3
 800245e:	3718      	adds	r7, #24
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002470:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002472:	f7ff f97f 	bl	8001774 <HAL_GetTick>
 8002476:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800247e:	b2db      	uxtb	r3, r3
 8002480:	2b02      	cmp	r3, #2
 8002482:	d008      	beq.n	8002496 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2280      	movs	r2, #128	@ 0x80
 8002488:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e052      	b.n	800253c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f022 0216 	bic.w	r2, r2, #22
 80024a4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	695a      	ldr	r2, [r3, #20]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024b4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d103      	bne.n	80024c6 <HAL_DMA_Abort+0x62>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d007      	beq.n	80024d6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f022 0208 	bic.w	r2, r2, #8
 80024d4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 0201 	bic.w	r2, r2, #1
 80024e4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024e6:	e013      	b.n	8002510 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80024e8:	f7ff f944 	bl	8001774 <HAL_GetTick>
 80024ec:	4602      	mov	r2, r0
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	2b05      	cmp	r3, #5
 80024f4:	d90c      	bls.n	8002510 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2220      	movs	r2, #32
 80024fa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2203      	movs	r2, #3
 8002500:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e015      	b.n	800253c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b00      	cmp	r3, #0
 800251c:	d1e4      	bne.n	80024e8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002522:	223f      	movs	r2, #63	@ 0x3f
 8002524:	409a      	lsls	r2, r3
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2201      	movs	r2, #1
 800252e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 800253a:	2300      	movs	r3, #0
}
 800253c:	4618      	mov	r0, r3
 800253e:	3710      	adds	r7, #16
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002552:	b2db      	uxtb	r3, r3
 8002554:	2b02      	cmp	r3, #2
 8002556:	d004      	beq.n	8002562 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2280      	movs	r2, #128	@ 0x80
 800255c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e00c      	b.n	800257c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2205      	movs	r2, #5
 8002566:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f022 0201 	bic.w	r2, r2, #1
 8002578:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800257a:	2300      	movs	r3, #0
}
 800257c:	4618      	mov	r0, r3
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002590:	2300      	movs	r3, #0
 8002592:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002594:	4b8e      	ldr	r3, [pc, #568]	@ (80027d0 <HAL_DMA_IRQHandler+0x248>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a8e      	ldr	r2, [pc, #568]	@ (80027d4 <HAL_DMA_IRQHandler+0x24c>)
 800259a:	fba2 2303 	umull	r2, r3, r2, r3
 800259e:	0a9b      	lsrs	r3, r3, #10
 80025a0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b2:	2208      	movs	r2, #8
 80025b4:	409a      	lsls	r2, r3
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	4013      	ands	r3, r2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d01a      	beq.n	80025f4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0304 	and.w	r3, r3, #4
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d013      	beq.n	80025f4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f022 0204 	bic.w	r2, r2, #4
 80025da:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025e0:	2208      	movs	r2, #8
 80025e2:	409a      	lsls	r2, r3
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025ec:	f043 0201 	orr.w	r2, r3, #1
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f8:	2201      	movs	r2, #1
 80025fa:	409a      	lsls	r2, r3
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	4013      	ands	r3, r2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d012      	beq.n	800262a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	695b      	ldr	r3, [r3, #20]
 800260a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800260e:	2b00      	cmp	r3, #0
 8002610:	d00b      	beq.n	800262a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002616:	2201      	movs	r2, #1
 8002618:	409a      	lsls	r2, r3
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002622:	f043 0202 	orr.w	r2, r3, #2
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800262e:	2204      	movs	r2, #4
 8002630:	409a      	lsls	r2, r3
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	4013      	ands	r3, r2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d012      	beq.n	8002660 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0302 	and.w	r3, r3, #2
 8002644:	2b00      	cmp	r3, #0
 8002646:	d00b      	beq.n	8002660 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800264c:	2204      	movs	r2, #4
 800264e:	409a      	lsls	r2, r3
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002658:	f043 0204 	orr.w	r2, r3, #4
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002664:	2210      	movs	r2, #16
 8002666:	409a      	lsls	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	4013      	ands	r3, r2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d043      	beq.n	80026f8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0308 	and.w	r3, r3, #8
 800267a:	2b00      	cmp	r3, #0
 800267c:	d03c      	beq.n	80026f8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002682:	2210      	movs	r2, #16
 8002684:	409a      	lsls	r2, r3
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d018      	beq.n	80026ca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d108      	bne.n	80026b8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d024      	beq.n	80026f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	4798      	blx	r3
 80026b6:	e01f      	b.n	80026f8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d01b      	beq.n	80026f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	4798      	blx	r3
 80026c8:	e016      	b.n	80026f8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d107      	bne.n	80026e8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0208 	bic.w	r2, r2, #8
 80026e6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d003      	beq.n	80026f8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026fc:	2220      	movs	r2, #32
 80026fe:	409a      	lsls	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4013      	ands	r3, r2
 8002704:	2b00      	cmp	r3, #0
 8002706:	f000 808f 	beq.w	8002828 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0310 	and.w	r3, r3, #16
 8002714:	2b00      	cmp	r3, #0
 8002716:	f000 8087 	beq.w	8002828 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800271e:	2220      	movs	r2, #32
 8002720:	409a      	lsls	r2, r3
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b05      	cmp	r3, #5
 8002730:	d136      	bne.n	80027a0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f022 0216 	bic.w	r2, r2, #22
 8002740:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	695a      	ldr	r2, [r3, #20]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002750:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002756:	2b00      	cmp	r3, #0
 8002758:	d103      	bne.n	8002762 <HAL_DMA_IRQHandler+0x1da>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800275e:	2b00      	cmp	r3, #0
 8002760:	d007      	beq.n	8002772 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f022 0208 	bic.w	r2, r2, #8
 8002770:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002776:	223f      	movs	r2, #63	@ 0x3f
 8002778:	409a      	lsls	r2, r3
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2201      	movs	r2, #1
 8002782:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002792:	2b00      	cmp	r3, #0
 8002794:	d07e      	beq.n	8002894 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	4798      	blx	r3
        }
        return;
 800279e:	e079      	b.n	8002894 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d01d      	beq.n	80027ea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d10d      	bne.n	80027d8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d031      	beq.n	8002828 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	4798      	blx	r3
 80027cc:	e02c      	b.n	8002828 <HAL_DMA_IRQHandler+0x2a0>
 80027ce:	bf00      	nop
 80027d0:	20000010 	.word	0x20000010
 80027d4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d023      	beq.n	8002828 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	4798      	blx	r3
 80027e8:	e01e      	b.n	8002828 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d10f      	bne.n	8002818 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 0210 	bic.w	r2, r2, #16
 8002806:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800281c:	2b00      	cmp	r3, #0
 800281e:	d003      	beq.n	8002828 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800282c:	2b00      	cmp	r3, #0
 800282e:	d032      	beq.n	8002896 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002834:	f003 0301 	and.w	r3, r3, #1
 8002838:	2b00      	cmp	r3, #0
 800283a:	d022      	beq.n	8002882 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2205      	movs	r2, #5
 8002840:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f022 0201 	bic.w	r2, r2, #1
 8002852:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	3301      	adds	r3, #1
 8002858:	60bb      	str	r3, [r7, #8]
 800285a:	697a      	ldr	r2, [r7, #20]
 800285c:	429a      	cmp	r2, r3
 800285e:	d307      	bcc.n	8002870 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1f2      	bne.n	8002854 <HAL_DMA_IRQHandler+0x2cc>
 800286e:	e000      	b.n	8002872 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002870:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2201      	movs	r2, #1
 8002876:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002886:	2b00      	cmp	r3, #0
 8002888:	d005      	beq.n	8002896 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	4798      	blx	r3
 8002892:	e000      	b.n	8002896 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002894:	bf00      	nop
    }
  }
}
 8002896:	3718      	adds	r7, #24
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}

0800289c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800289c:	b480      	push	{r7}
 800289e:	b085      	sub	sp, #20
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
 80028a8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80028b8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	2b40      	cmp	r3, #64	@ 0x40
 80028c8:	d108      	bne.n	80028dc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	68ba      	ldr	r2, [r7, #8]
 80028d8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80028da:	e007      	b.n	80028ec <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68ba      	ldr	r2, [r7, #8]
 80028e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	60da      	str	r2, [r3, #12]
}
 80028ec:	bf00      	nop
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	b2db      	uxtb	r3, r3
 8002906:	3b10      	subs	r3, #16
 8002908:	4a13      	ldr	r2, [pc, #76]	@ (8002958 <DMA_CalcBaseAndBitshift+0x60>)
 800290a:	fba2 2303 	umull	r2, r3, r2, r3
 800290e:	091b      	lsrs	r3, r3, #4
 8002910:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002912:	4a12      	ldr	r2, [pc, #72]	@ (800295c <DMA_CalcBaseAndBitshift+0x64>)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	4413      	add	r3, r2
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	461a      	mov	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2b03      	cmp	r3, #3
 8002924:	d908      	bls.n	8002938 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	461a      	mov	r2, r3
 800292c:	4b0c      	ldr	r3, [pc, #48]	@ (8002960 <DMA_CalcBaseAndBitshift+0x68>)
 800292e:	4013      	ands	r3, r2
 8002930:	1d1a      	adds	r2, r3, #4
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	659a      	str	r2, [r3, #88]	@ 0x58
 8002936:	e006      	b.n	8002946 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	461a      	mov	r2, r3
 800293e:	4b08      	ldr	r3, [pc, #32]	@ (8002960 <DMA_CalcBaseAndBitshift+0x68>)
 8002940:	4013      	ands	r3, r2
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800294a:	4618      	mov	r0, r3
 800294c:	3714      	adds	r7, #20
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	aaaaaaab 	.word	0xaaaaaaab
 800295c:	08009930 	.word	0x08009930
 8002960:	fffffc00 	.word	0xfffffc00

08002964 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002964:	b480      	push	{r7}
 8002966:	b085      	sub	sp, #20
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800296c:	2300      	movs	r3, #0
 800296e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002974:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d11f      	bne.n	80029be <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	2b03      	cmp	r3, #3
 8002982:	d856      	bhi.n	8002a32 <DMA_CheckFifoParam+0xce>
 8002984:	a201      	add	r2, pc, #4	@ (adr r2, 800298c <DMA_CheckFifoParam+0x28>)
 8002986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800298a:	bf00      	nop
 800298c:	0800299d 	.word	0x0800299d
 8002990:	080029af 	.word	0x080029af
 8002994:	0800299d 	.word	0x0800299d
 8002998:	08002a33 	.word	0x08002a33
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d046      	beq.n	8002a36 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029ac:	e043      	b.n	8002a36 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80029b6:	d140      	bne.n	8002a3a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029bc:	e03d      	b.n	8002a3a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	699b      	ldr	r3, [r3, #24]
 80029c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029c6:	d121      	bne.n	8002a0c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	2b03      	cmp	r3, #3
 80029cc:	d837      	bhi.n	8002a3e <DMA_CheckFifoParam+0xda>
 80029ce:	a201      	add	r2, pc, #4	@ (adr r2, 80029d4 <DMA_CheckFifoParam+0x70>)
 80029d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029d4:	080029e5 	.word	0x080029e5
 80029d8:	080029eb 	.word	0x080029eb
 80029dc:	080029e5 	.word	0x080029e5
 80029e0:	080029fd 	.word	0x080029fd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	73fb      	strb	r3, [r7, #15]
      break;
 80029e8:	e030      	b.n	8002a4c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d025      	beq.n	8002a42 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029fa:	e022      	b.n	8002a42 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a00:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002a04:	d11f      	bne.n	8002a46 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002a0a:	e01c      	b.n	8002a46 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d903      	bls.n	8002a1a <DMA_CheckFifoParam+0xb6>
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	2b03      	cmp	r3, #3
 8002a16:	d003      	beq.n	8002a20 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002a18:	e018      	b.n	8002a4c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	73fb      	strb	r3, [r7, #15]
      break;
 8002a1e:	e015      	b.n	8002a4c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d00e      	beq.n	8002a4a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	73fb      	strb	r3, [r7, #15]
      break;
 8002a30:	e00b      	b.n	8002a4a <DMA_CheckFifoParam+0xe6>
      break;
 8002a32:	bf00      	nop
 8002a34:	e00a      	b.n	8002a4c <DMA_CheckFifoParam+0xe8>
      break;
 8002a36:	bf00      	nop
 8002a38:	e008      	b.n	8002a4c <DMA_CheckFifoParam+0xe8>
      break;
 8002a3a:	bf00      	nop
 8002a3c:	e006      	b.n	8002a4c <DMA_CheckFifoParam+0xe8>
      break;
 8002a3e:	bf00      	nop
 8002a40:	e004      	b.n	8002a4c <DMA_CheckFifoParam+0xe8>
      break;
 8002a42:	bf00      	nop
 8002a44:	e002      	b.n	8002a4c <DMA_CheckFifoParam+0xe8>
      break;   
 8002a46:	bf00      	nop
 8002a48:	e000      	b.n	8002a4c <DMA_CheckFifoParam+0xe8>
      break;
 8002a4a:	bf00      	nop
    }
  } 
  
  return status; 
 8002a4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3714      	adds	r7, #20
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop

08002a5c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d101      	bne.n	8002a6e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e086      	b.n	8002b7c <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d106      	bne.n	8002a86 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2223      	movs	r2, #35	@ 0x23
 8002a7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f7fe fab1 	bl	8000fe8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a86:	4b3f      	ldr	r3, [pc, #252]	@ (8002b84 <HAL_ETH_Init+0x128>)
 8002a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8a:	4a3e      	ldr	r2, [pc, #248]	@ (8002b84 <HAL_ETH_Init+0x128>)
 8002a8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a90:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a92:	4b3c      	ldr	r3, [pc, #240]	@ (8002b84 <HAL_ETH_Init+0x128>)
 8002a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a9a:	60bb      	str	r3, [r7, #8]
 8002a9c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002a9e:	4b3a      	ldr	r3, [pc, #232]	@ (8002b88 <HAL_ETH_Init+0x12c>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	4a39      	ldr	r2, [pc, #228]	@ (8002b88 <HAL_ETH_Init+0x12c>)
 8002aa4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002aa8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002aaa:	4b37      	ldr	r3, [pc, #220]	@ (8002b88 <HAL_ETH_Init+0x12c>)
 8002aac:	685a      	ldr	r2, [r3, #4]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	4935      	ldr	r1, [pc, #212]	@ (8002b88 <HAL_ETH_Init+0x12c>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002ab8:	4b33      	ldr	r3, [pc, #204]	@ (8002b88 <HAL_ETH_Init+0x12c>)
 8002aba:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	6812      	ldr	r2, [r2, #0]
 8002aca:	f043 0301 	orr.w	r3, r3, #1
 8002ace:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002ad2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ad4:	f7fe fe4e 	bl	8001774 <HAL_GetTick>
 8002ad8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002ada:	e011      	b.n	8002b00 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002adc:	f7fe fe4a 	bl	8001774 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002aea:	d909      	bls.n	8002b00 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2204      	movs	r2, #4
 8002af0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	22e0      	movs	r2, #224	@ 0xe0
 8002af8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e03d      	b.n	8002b7c <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1e4      	bne.n	8002adc <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f000 f97a 	bl	8002e0c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f000 fa25 	bl	8002f68 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 fa7b 	bl	800301a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	461a      	mov	r2, r3
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f000 f9e3 	bl	8002ef8 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002b40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8002b8c <HAL_ETH_Init+0x130>)
 8002b50:	430b      	orrs	r3, r1
 8002b52:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002b66:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2210      	movs	r2, #16
 8002b76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3710      	adds	r7, #16
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40023800 	.word	0x40023800
 8002b88:	40013800 	.word	0x40013800
 8002b8c:	00020060 	.word	0x00020060

08002b90 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002ba2:	68fa      	ldr	r2, [r7, #12]
 8002ba4:	4b53      	ldr	r3, [pc, #332]	@ (8002cf4 <ETH_SetMACConfig+0x164>)
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	7b9b      	ldrb	r3, [r3, #14]
 8002bae:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	7c12      	ldrb	r2, [r2, #16]
 8002bb4:	2a00      	cmp	r2, #0
 8002bb6:	d102      	bne.n	8002bbe <ETH_SetMACConfig+0x2e>
 8002bb8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002bbc:	e000      	b.n	8002bc0 <ETH_SetMACConfig+0x30>
 8002bbe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002bc0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002bc2:	683a      	ldr	r2, [r7, #0]
 8002bc4:	7c52      	ldrb	r2, [r2, #17]
 8002bc6:	2a00      	cmp	r2, #0
 8002bc8:	d102      	bne.n	8002bd0 <ETH_SetMACConfig+0x40>
 8002bca:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002bce:	e000      	b.n	8002bd2 <ETH_SetMACConfig+0x42>
 8002bd0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002bd2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002bd8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	7fdb      	ldrb	r3, [r3, #31]
 8002bde:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002be0:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002be6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002be8:	683a      	ldr	r2, [r7, #0]
 8002bea:	7f92      	ldrb	r2, [r2, #30]
 8002bec:	2a00      	cmp	r2, #0
 8002bee:	d102      	bne.n	8002bf6 <ETH_SetMACConfig+0x66>
 8002bf0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002bf4:	e000      	b.n	8002bf8 <ETH_SetMACConfig+0x68>
 8002bf6:	2200      	movs	r2, #0
                        macconf->Speed |
 8002bf8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	7f1b      	ldrb	r3, [r3, #28]
 8002bfe:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002c00:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002c06:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	791b      	ldrb	r3, [r3, #4]
 8002c0c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002c0e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002c16:	2a00      	cmp	r2, #0
 8002c18:	d102      	bne.n	8002c20 <ETH_SetMACConfig+0x90>
 8002c1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c1e:	e000      	b.n	8002c22 <ETH_SetMACConfig+0x92>
 8002c20:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002c22:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	7bdb      	ldrb	r3, [r3, #15]
 8002c28:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002c2a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002c30:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002c38:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	68fa      	ldr	r2, [r7, #12]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68fa      	ldr	r2, [r7, #12]
 8002c48:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c52:	2001      	movs	r0, #1
 8002c54:	f7fe fd9a 	bl	800178c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	68fa      	ldr	r2, [r7, #12]
 8002c5e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	699b      	ldr	r3, [r3, #24]
 8002c66:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002c68:	68fa      	ldr	r2, [r7, #12]
 8002c6a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002c6e:	4013      	ands	r3, r2
 8002c70:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c76:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002c78:	683a      	ldr	r2, [r7, #0]
 8002c7a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002c7e:	2a00      	cmp	r2, #0
 8002c80:	d101      	bne.n	8002c86 <ETH_SetMACConfig+0xf6>
 8002c82:	2280      	movs	r2, #128	@ 0x80
 8002c84:	e000      	b.n	8002c88 <ETH_SetMACConfig+0xf8>
 8002c86:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002c88:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002c8e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8002c96:	2a01      	cmp	r2, #1
 8002c98:	d101      	bne.n	8002c9e <ETH_SetMACConfig+0x10e>
 8002c9a:	2208      	movs	r2, #8
 8002c9c:	e000      	b.n	8002ca0 <ETH_SetMACConfig+0x110>
 8002c9e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002ca0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002ca8:	2a01      	cmp	r2, #1
 8002caa:	d101      	bne.n	8002cb0 <ETH_SetMACConfig+0x120>
 8002cac:	2204      	movs	r2, #4
 8002cae:	e000      	b.n	8002cb2 <ETH_SetMACConfig+0x122>
 8002cb0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002cb2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8002cba:	2a01      	cmp	r2, #1
 8002cbc:	d101      	bne.n	8002cc2 <ETH_SetMACConfig+0x132>
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	e000      	b.n	8002cc4 <ETH_SetMACConfig+0x134>
 8002cc2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	68fa      	ldr	r2, [r7, #12]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68fa      	ldr	r2, [r7, #12]
 8002cd2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002cdc:	2001      	movs	r0, #1
 8002cde:	f7fe fd55 	bl	800178c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	619a      	str	r2, [r3, #24]
}
 8002cea:	bf00      	nop
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	fd20810f 	.word	0xfd20810f

08002cf8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	4b3d      	ldr	r3, [pc, #244]	@ (8002e08 <ETH_SetDMAConfig+0x110>)
 8002d12:	4013      	ands	r3, r2
 8002d14:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	7b1b      	ldrb	r3, [r3, #12]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d102      	bne.n	8002d24 <ETH_SetDMAConfig+0x2c>
 8002d1e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002d22:	e000      	b.n	8002d26 <ETH_SetDMAConfig+0x2e>
 8002d24:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	7b5b      	ldrb	r3, [r3, #13]
 8002d2a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002d2c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	7f52      	ldrb	r2, [r2, #29]
 8002d32:	2a00      	cmp	r2, #0
 8002d34:	d102      	bne.n	8002d3c <ETH_SetDMAConfig+0x44>
 8002d36:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002d3a:	e000      	b.n	8002d3e <ETH_SetDMAConfig+0x46>
 8002d3c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002d3e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	7b9b      	ldrb	r3, [r3, #14]
 8002d44:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002d46:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002d4c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	7f1b      	ldrb	r3, [r3, #28]
 8002d52:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002d54:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	7f9b      	ldrb	r3, [r3, #30]
 8002d5a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002d5c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002d62:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d6a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d8e:	2001      	movs	r0, #1
 8002d90:	f7fe fcfc 	bl	800178c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	791b      	ldrb	r3, [r3, #4]
 8002da6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002dac:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002db2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002db8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002dc0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002dc2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002dca:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002dd0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	6812      	ldr	r2, [r2, #0]
 8002dd6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002dda:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002dde:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002dec:	2001      	movs	r0, #1
 8002dee:	f7fe fccd 	bl	800178c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6013      	str	r3, [r2, #0]
}
 8002e00:	bf00      	nop
 8002e02:	3710      	adds	r7, #16
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	f8de3f23 	.word	0xf8de3f23

08002e0c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b0a6      	sub	sp, #152	@ 0x98
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002e14:	2301      	movs	r3, #1
 8002e16:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002e20:	2300      	movs	r3, #0
 8002e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002e24:	2300      	movs	r3, #0
 8002e26:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002e30:	2300      	movs	r3, #0
 8002e32:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002e36:	2301      	movs	r3, #1
 8002e38:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002e42:	2300      	movs	r3, #0
 8002e44:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002e52:	2300      	movs	r3, #0
 8002e54:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002e62:	2300      	movs	r3, #0
 8002e64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002e74:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002e78:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002e7a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002e7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002e80:	2300      	movs	r3, #0
 8002e82:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002e86:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f7ff fe7f 	bl	8002b90 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002e92:	2301      	movs	r3, #1
 8002e94:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002e96:	2301      	movs	r3, #1
 8002e98:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002ec2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002ec6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002ec8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002ecc:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002ece:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ed2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002eda:	2300      	movs	r3, #0
 8002edc:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002ee2:	f107 0308 	add.w	r3, r7, #8
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f7ff ff05 	bl	8002cf8 <ETH_SetDMAConfig>
}
 8002eee:	bf00      	nop
 8002ef0:	3798      	adds	r7, #152	@ 0x98
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
	...

08002ef8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b087      	sub	sp, #28
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3305      	adds	r3, #5
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	021b      	lsls	r3, r3, #8
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	3204      	adds	r2, #4
 8002f10:	7812      	ldrb	r2, [r2, #0]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002f16:	68ba      	ldr	r2, [r7, #8]
 8002f18:	4b11      	ldr	r3, [pc, #68]	@ (8002f60 <ETH_MACAddressConfig+0x68>)
 8002f1a:	4413      	add	r3, r2
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	3303      	adds	r3, #3
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	061a      	lsls	r2, r3, #24
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	3302      	adds	r3, #2
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	041b      	lsls	r3, r3, #16
 8002f32:	431a      	orrs	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	3301      	adds	r3, #1
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	021b      	lsls	r3, r3, #8
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	7812      	ldrb	r2, [r2, #0]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002f46:	68ba      	ldr	r2, [r7, #8]
 8002f48:	4b06      	ldr	r3, [pc, #24]	@ (8002f64 <ETH_MACAddressConfig+0x6c>)
 8002f4a:	4413      	add	r3, r2
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	6013      	str	r3, [r2, #0]
}
 8002f52:	bf00      	nop
 8002f54:	371c      	adds	r7, #28
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	40028040 	.word	0x40028040
 8002f64:	40028044 	.word	0x40028044

08002f68 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]
 8002f74:	e03e      	b.n	8002ff4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68d9      	ldr	r1, [r3, #12]
 8002f7a:	68fa      	ldr	r2, [r7, #12]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	4413      	add	r3, r2
 8002f82:	00db      	lsls	r3, r3, #3
 8002f84:	440b      	add	r3, r1
 8002f86:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	2200      	movs	r2, #0
 8002f92:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	2200      	movs	r2, #0
 8002f98:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002fa0:	68b9      	ldr	r1, [r7, #8]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	3206      	adds	r2, #6
 8002fa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d80c      	bhi.n	8002fd8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	68d9      	ldr	r1, [r3, #12]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	1c5a      	adds	r2, r3, #1
 8002fc6:	4613      	mov	r3, r2
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	4413      	add	r3, r2
 8002fcc:	00db      	lsls	r3, r3, #3
 8002fce:	440b      	add	r3, r1
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	60da      	str	r2, [r3, #12]
 8002fd6:	e004      	b.n	8002fe2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	461a      	mov	r2, r3
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	60fb      	str	r3, [r7, #12]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2b03      	cmp	r3, #3
 8002ff8:	d9bd      	bls.n	8002f76 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68da      	ldr	r2, [r3, #12]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800300c:	611a      	str	r2, [r3, #16]
}
 800300e:	bf00      	nop
 8003010:	3714      	adds	r7, #20
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr

0800301a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800301a:	b480      	push	{r7}
 800301c:	b085      	sub	sp, #20
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003022:	2300      	movs	r3, #0
 8003024:	60fb      	str	r3, [r7, #12]
 8003026:	e048      	b.n	80030ba <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6919      	ldr	r1, [r3, #16]
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	4613      	mov	r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	4413      	add	r3, r2
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	440b      	add	r3, r1
 8003038:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	2200      	movs	r2, #0
 8003044:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	2200      	movs	r2, #0
 800304a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	2200      	movs	r2, #0
 8003050:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	2200      	movs	r2, #0
 8003056:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	2200      	movs	r2, #0
 800305c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003064:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	695b      	ldr	r3, [r3, #20]
 800306a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800307e:	68b9      	ldr	r1, [r7, #8]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	3212      	adds	r2, #18
 8003086:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2b02      	cmp	r3, #2
 800308e:	d80c      	bhi.n	80030aa <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6919      	ldr	r1, [r3, #16]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	1c5a      	adds	r2, r3, #1
 8003098:	4613      	mov	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	4413      	add	r3, r2
 800309e:	00db      	lsls	r3, r3, #3
 80030a0:	440b      	add	r3, r1
 80030a2:	461a      	mov	r2, r3
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	60da      	str	r2, [r3, #12]
 80030a8:	e004      	b.n	80030b4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	691b      	ldr	r3, [r3, #16]
 80030ae:	461a      	mov	r2, r3
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	3301      	adds	r3, #1
 80030b8:	60fb      	str	r3, [r7, #12]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2b03      	cmp	r3, #3
 80030be:	d9b3      	bls.n	8003028 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	691a      	ldr	r2, [r3, #16]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030ea:	60da      	str	r2, [r3, #12]
}
 80030ec:	bf00      	nop
 80030ee:	3714      	adds	r7, #20
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b089      	sub	sp, #36	@ 0x24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003102:	2300      	movs	r3, #0
 8003104:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003106:	2300      	movs	r3, #0
 8003108:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800310a:	2300      	movs	r3, #0
 800310c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800310e:	2300      	movs	r3, #0
 8003110:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003112:	2300      	movs	r3, #0
 8003114:	61fb      	str	r3, [r7, #28]
 8003116:	e175      	b.n	8003404 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003118:	2201      	movs	r2, #1
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	4013      	ands	r3, r2
 800312a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	429a      	cmp	r2, r3
 8003132:	f040 8164 	bne.w	80033fe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f003 0303 	and.w	r3, r3, #3
 800313e:	2b01      	cmp	r3, #1
 8003140:	d005      	beq.n	800314e <HAL_GPIO_Init+0x56>
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f003 0303 	and.w	r3, r3, #3
 800314a:	2b02      	cmp	r3, #2
 800314c:	d130      	bne.n	80031b0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	2203      	movs	r2, #3
 800315a:	fa02 f303 	lsl.w	r3, r2, r3
 800315e:	43db      	mvns	r3, r3
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	4013      	ands	r3, r2
 8003164:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	68da      	ldr	r2, [r3, #12]
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	fa02 f303 	lsl.w	r3, r2, r3
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	4313      	orrs	r3, r2
 8003176:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	69ba      	ldr	r2, [r7, #24]
 800317c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003184:	2201      	movs	r2, #1
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	fa02 f303 	lsl.w	r3, r2, r3
 800318c:	43db      	mvns	r3, r3
 800318e:	69ba      	ldr	r2, [r7, #24]
 8003190:	4013      	ands	r3, r2
 8003192:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	091b      	lsrs	r3, r3, #4
 800319a:	f003 0201 	and.w	r2, r3, #1
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	fa02 f303 	lsl.w	r3, r2, r3
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f003 0303 	and.w	r3, r3, #3
 80031b8:	2b03      	cmp	r3, #3
 80031ba:	d017      	beq.n	80031ec <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	2203      	movs	r2, #3
 80031c8:	fa02 f303 	lsl.w	r3, r2, r3
 80031cc:	43db      	mvns	r3, r3
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	4013      	ands	r3, r2
 80031d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f003 0303 	and.w	r3, r3, #3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d123      	bne.n	8003240 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	08da      	lsrs	r2, r3, #3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	3208      	adds	r2, #8
 8003200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003204:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	220f      	movs	r2, #15
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	43db      	mvns	r3, r3
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	4013      	ands	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	691a      	ldr	r2, [r3, #16]
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	f003 0307 	and.w	r3, r3, #7
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	4313      	orrs	r3, r2
 8003230:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	08da      	lsrs	r2, r3, #3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	3208      	adds	r2, #8
 800323a:	69b9      	ldr	r1, [r7, #24]
 800323c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	2203      	movs	r2, #3
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	43db      	mvns	r3, r3
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	4013      	ands	r3, r2
 8003256:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f003 0203 	and.w	r2, r3, #3
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	4313      	orrs	r3, r2
 800326c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800327c:	2b00      	cmp	r3, #0
 800327e:	f000 80be 	beq.w	80033fe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003282:	4b66      	ldr	r3, [pc, #408]	@ (800341c <HAL_GPIO_Init+0x324>)
 8003284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003286:	4a65      	ldr	r2, [pc, #404]	@ (800341c <HAL_GPIO_Init+0x324>)
 8003288:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800328c:	6453      	str	r3, [r2, #68]	@ 0x44
 800328e:	4b63      	ldr	r3, [pc, #396]	@ (800341c <HAL_GPIO_Init+0x324>)
 8003290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003292:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003296:	60fb      	str	r3, [r7, #12]
 8003298:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800329a:	4a61      	ldr	r2, [pc, #388]	@ (8003420 <HAL_GPIO_Init+0x328>)
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	089b      	lsrs	r3, r3, #2
 80032a0:	3302      	adds	r3, #2
 80032a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	f003 0303 	and.w	r3, r3, #3
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	220f      	movs	r2, #15
 80032b2:	fa02 f303 	lsl.w	r3, r2, r3
 80032b6:	43db      	mvns	r3, r3
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	4013      	ands	r3, r2
 80032bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a58      	ldr	r2, [pc, #352]	@ (8003424 <HAL_GPIO_Init+0x32c>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d037      	beq.n	8003336 <HAL_GPIO_Init+0x23e>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a57      	ldr	r2, [pc, #348]	@ (8003428 <HAL_GPIO_Init+0x330>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d031      	beq.n	8003332 <HAL_GPIO_Init+0x23a>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a56      	ldr	r2, [pc, #344]	@ (800342c <HAL_GPIO_Init+0x334>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d02b      	beq.n	800332e <HAL_GPIO_Init+0x236>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a55      	ldr	r2, [pc, #340]	@ (8003430 <HAL_GPIO_Init+0x338>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d025      	beq.n	800332a <HAL_GPIO_Init+0x232>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a54      	ldr	r2, [pc, #336]	@ (8003434 <HAL_GPIO_Init+0x33c>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d01f      	beq.n	8003326 <HAL_GPIO_Init+0x22e>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a53      	ldr	r2, [pc, #332]	@ (8003438 <HAL_GPIO_Init+0x340>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d019      	beq.n	8003322 <HAL_GPIO_Init+0x22a>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a52      	ldr	r2, [pc, #328]	@ (800343c <HAL_GPIO_Init+0x344>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d013      	beq.n	800331e <HAL_GPIO_Init+0x226>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a51      	ldr	r2, [pc, #324]	@ (8003440 <HAL_GPIO_Init+0x348>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d00d      	beq.n	800331a <HAL_GPIO_Init+0x222>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a50      	ldr	r2, [pc, #320]	@ (8003444 <HAL_GPIO_Init+0x34c>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d007      	beq.n	8003316 <HAL_GPIO_Init+0x21e>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a4f      	ldr	r2, [pc, #316]	@ (8003448 <HAL_GPIO_Init+0x350>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d101      	bne.n	8003312 <HAL_GPIO_Init+0x21a>
 800330e:	2309      	movs	r3, #9
 8003310:	e012      	b.n	8003338 <HAL_GPIO_Init+0x240>
 8003312:	230a      	movs	r3, #10
 8003314:	e010      	b.n	8003338 <HAL_GPIO_Init+0x240>
 8003316:	2308      	movs	r3, #8
 8003318:	e00e      	b.n	8003338 <HAL_GPIO_Init+0x240>
 800331a:	2307      	movs	r3, #7
 800331c:	e00c      	b.n	8003338 <HAL_GPIO_Init+0x240>
 800331e:	2306      	movs	r3, #6
 8003320:	e00a      	b.n	8003338 <HAL_GPIO_Init+0x240>
 8003322:	2305      	movs	r3, #5
 8003324:	e008      	b.n	8003338 <HAL_GPIO_Init+0x240>
 8003326:	2304      	movs	r3, #4
 8003328:	e006      	b.n	8003338 <HAL_GPIO_Init+0x240>
 800332a:	2303      	movs	r3, #3
 800332c:	e004      	b.n	8003338 <HAL_GPIO_Init+0x240>
 800332e:	2302      	movs	r3, #2
 8003330:	e002      	b.n	8003338 <HAL_GPIO_Init+0x240>
 8003332:	2301      	movs	r3, #1
 8003334:	e000      	b.n	8003338 <HAL_GPIO_Init+0x240>
 8003336:	2300      	movs	r3, #0
 8003338:	69fa      	ldr	r2, [r7, #28]
 800333a:	f002 0203 	and.w	r2, r2, #3
 800333e:	0092      	lsls	r2, r2, #2
 8003340:	4093      	lsls	r3, r2
 8003342:	69ba      	ldr	r2, [r7, #24]
 8003344:	4313      	orrs	r3, r2
 8003346:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003348:	4935      	ldr	r1, [pc, #212]	@ (8003420 <HAL_GPIO_Init+0x328>)
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	089b      	lsrs	r3, r3, #2
 800334e:	3302      	adds	r3, #2
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003356:	4b3d      	ldr	r3, [pc, #244]	@ (800344c <HAL_GPIO_Init+0x354>)
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	43db      	mvns	r3, r3
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	4013      	ands	r3, r2
 8003364:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d003      	beq.n	800337a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003372:	69ba      	ldr	r2, [r7, #24]
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	4313      	orrs	r3, r2
 8003378:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800337a:	4a34      	ldr	r2, [pc, #208]	@ (800344c <HAL_GPIO_Init+0x354>)
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003380:	4b32      	ldr	r3, [pc, #200]	@ (800344c <HAL_GPIO_Init+0x354>)
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	43db      	mvns	r3, r3
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	4013      	ands	r3, r2
 800338e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d003      	beq.n	80033a4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033a4:	4a29      	ldr	r2, [pc, #164]	@ (800344c <HAL_GPIO_Init+0x354>)
 80033a6:	69bb      	ldr	r3, [r7, #24]
 80033a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033aa:	4b28      	ldr	r3, [pc, #160]	@ (800344c <HAL_GPIO_Init+0x354>)
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	43db      	mvns	r3, r3
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	4013      	ands	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d003      	beq.n	80033ce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80033c6:	69ba      	ldr	r2, [r7, #24]
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033ce:	4a1f      	ldr	r2, [pc, #124]	@ (800344c <HAL_GPIO_Init+0x354>)
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033d4:	4b1d      	ldr	r3, [pc, #116]	@ (800344c <HAL_GPIO_Init+0x354>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	43db      	mvns	r3, r3
 80033de:	69ba      	ldr	r2, [r7, #24]
 80033e0:	4013      	ands	r3, r2
 80033e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d003      	beq.n	80033f8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033f8:	4a14      	ldr	r2, [pc, #80]	@ (800344c <HAL_GPIO_Init+0x354>)
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	3301      	adds	r3, #1
 8003402:	61fb      	str	r3, [r7, #28]
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	2b0f      	cmp	r3, #15
 8003408:	f67f ae86 	bls.w	8003118 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800340c:	bf00      	nop
 800340e:	bf00      	nop
 8003410:	3724      	adds	r7, #36	@ 0x24
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	40023800 	.word	0x40023800
 8003420:	40013800 	.word	0x40013800
 8003424:	40020000 	.word	0x40020000
 8003428:	40020400 	.word	0x40020400
 800342c:	40020800 	.word	0x40020800
 8003430:	40020c00 	.word	0x40020c00
 8003434:	40021000 	.word	0x40021000
 8003438:	40021400 	.word	0x40021400
 800343c:	40021800 	.word	0x40021800
 8003440:	40021c00 	.word	0x40021c00
 8003444:	40022000 	.word	0x40022000
 8003448:	40022400 	.word	0x40022400
 800344c:	40013c00 	.word	0x40013c00

08003450 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	460b      	mov	r3, r1
 800345a:	807b      	strh	r3, [r7, #2]
 800345c:	4613      	mov	r3, r2
 800345e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003460:	787b      	ldrb	r3, [r7, #1]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d003      	beq.n	800346e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003466:	887a      	ldrh	r2, [r7, #2]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800346c:	e003      	b.n	8003476 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800346e:	887b      	ldrh	r3, [r7, #2]
 8003470:	041a      	lsls	r2, r3, #16
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	619a      	str	r2, [r3, #24]
}
 8003476:	bf00      	nop
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
	...

08003484 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	4603      	mov	r3, r0
 800348c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800348e:	4b08      	ldr	r3, [pc, #32]	@ (80034b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003490:	695a      	ldr	r2, [r3, #20]
 8003492:	88fb      	ldrh	r3, [r7, #6]
 8003494:	4013      	ands	r3, r2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d006      	beq.n	80034a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800349a:	4a05      	ldr	r2, [pc, #20]	@ (80034b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800349c:	88fb      	ldrh	r3, [r7, #6]
 800349e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034a0:	88fb      	ldrh	r3, [r7, #6]
 80034a2:	4618      	mov	r0, r3
 80034a4:	f000 f806 	bl	80034b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80034a8:	bf00      	nop
 80034aa:	3708      	adds	r7, #8
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	40013c00 	.word	0x40013c00

080034b4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	4603      	mov	r3, r0
 80034bc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80034be:	bf00      	nop
 80034c0:	370c      	adds	r7, #12
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr

080034ca <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80034ca:	b580      	push	{r7, lr}
 80034cc:	b086      	sub	sp, #24
 80034ce:	af02      	add	r7, sp, #8
 80034d0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d101      	bne.n	80034dc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e108      	b.n	80036ee <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d106      	bne.n	80034fc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f7fd ff1a 	bl	8001330 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2203      	movs	r2, #3
 8003500:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800350a:	d102      	bne.n	8003512 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4618      	mov	r0, r3
 8003518:	f003 fb6e 	bl	8006bf8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6818      	ldr	r0, [r3, #0]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	7c1a      	ldrb	r2, [r3, #16]
 8003524:	f88d 2000 	strb.w	r2, [sp]
 8003528:	3304      	adds	r3, #4
 800352a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800352c:	f003 fb0a 	bl	8006b44 <USB_CoreInit>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d005      	beq.n	8003542 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2202      	movs	r2, #2
 800353a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e0d5      	b.n	80036ee <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2100      	movs	r1, #0
 8003548:	4618      	mov	r0, r3
 800354a:	f003 fb66 	bl	8006c1a <USB_SetCurrentMode>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d005      	beq.n	8003560 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2202      	movs	r2, #2
 8003558:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e0c6      	b.n	80036ee <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003560:	2300      	movs	r3, #0
 8003562:	73fb      	strb	r3, [r7, #15]
 8003564:	e04a      	b.n	80035fc <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003566:	7bfa      	ldrb	r2, [r7, #15]
 8003568:	6879      	ldr	r1, [r7, #4]
 800356a:	4613      	mov	r3, r2
 800356c:	00db      	lsls	r3, r3, #3
 800356e:	4413      	add	r3, r2
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	440b      	add	r3, r1
 8003574:	3315      	adds	r3, #21
 8003576:	2201      	movs	r2, #1
 8003578:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800357a:	7bfa      	ldrb	r2, [r7, #15]
 800357c:	6879      	ldr	r1, [r7, #4]
 800357e:	4613      	mov	r3, r2
 8003580:	00db      	lsls	r3, r3, #3
 8003582:	4413      	add	r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	440b      	add	r3, r1
 8003588:	3314      	adds	r3, #20
 800358a:	7bfa      	ldrb	r2, [r7, #15]
 800358c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800358e:	7bfa      	ldrb	r2, [r7, #15]
 8003590:	7bfb      	ldrb	r3, [r7, #15]
 8003592:	b298      	uxth	r0, r3
 8003594:	6879      	ldr	r1, [r7, #4]
 8003596:	4613      	mov	r3, r2
 8003598:	00db      	lsls	r3, r3, #3
 800359a:	4413      	add	r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	440b      	add	r3, r1
 80035a0:	332e      	adds	r3, #46	@ 0x2e
 80035a2:	4602      	mov	r2, r0
 80035a4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80035a6:	7bfa      	ldrb	r2, [r7, #15]
 80035a8:	6879      	ldr	r1, [r7, #4]
 80035aa:	4613      	mov	r3, r2
 80035ac:	00db      	lsls	r3, r3, #3
 80035ae:	4413      	add	r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	440b      	add	r3, r1
 80035b4:	3318      	adds	r3, #24
 80035b6:	2200      	movs	r2, #0
 80035b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80035ba:	7bfa      	ldrb	r2, [r7, #15]
 80035bc:	6879      	ldr	r1, [r7, #4]
 80035be:	4613      	mov	r3, r2
 80035c0:	00db      	lsls	r3, r3, #3
 80035c2:	4413      	add	r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	440b      	add	r3, r1
 80035c8:	331c      	adds	r3, #28
 80035ca:	2200      	movs	r2, #0
 80035cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80035ce:	7bfa      	ldrb	r2, [r7, #15]
 80035d0:	6879      	ldr	r1, [r7, #4]
 80035d2:	4613      	mov	r3, r2
 80035d4:	00db      	lsls	r3, r3, #3
 80035d6:	4413      	add	r3, r2
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	440b      	add	r3, r1
 80035dc:	3320      	adds	r3, #32
 80035de:	2200      	movs	r2, #0
 80035e0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80035e2:	7bfa      	ldrb	r2, [r7, #15]
 80035e4:	6879      	ldr	r1, [r7, #4]
 80035e6:	4613      	mov	r3, r2
 80035e8:	00db      	lsls	r3, r3, #3
 80035ea:	4413      	add	r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	440b      	add	r3, r1
 80035f0:	3324      	adds	r3, #36	@ 0x24
 80035f2:	2200      	movs	r2, #0
 80035f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035f6:	7bfb      	ldrb	r3, [r7, #15]
 80035f8:	3301      	adds	r3, #1
 80035fa:	73fb      	strb	r3, [r7, #15]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	791b      	ldrb	r3, [r3, #4]
 8003600:	7bfa      	ldrb	r2, [r7, #15]
 8003602:	429a      	cmp	r2, r3
 8003604:	d3af      	bcc.n	8003566 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003606:	2300      	movs	r3, #0
 8003608:	73fb      	strb	r3, [r7, #15]
 800360a:	e044      	b.n	8003696 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800360c:	7bfa      	ldrb	r2, [r7, #15]
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	4613      	mov	r3, r2
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	4413      	add	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	440b      	add	r3, r1
 800361a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800361e:	2200      	movs	r2, #0
 8003620:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003622:	7bfa      	ldrb	r2, [r7, #15]
 8003624:	6879      	ldr	r1, [r7, #4]
 8003626:	4613      	mov	r3, r2
 8003628:	00db      	lsls	r3, r3, #3
 800362a:	4413      	add	r3, r2
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	440b      	add	r3, r1
 8003630:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003634:	7bfa      	ldrb	r2, [r7, #15]
 8003636:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003638:	7bfa      	ldrb	r2, [r7, #15]
 800363a:	6879      	ldr	r1, [r7, #4]
 800363c:	4613      	mov	r3, r2
 800363e:	00db      	lsls	r3, r3, #3
 8003640:	4413      	add	r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	440b      	add	r3, r1
 8003646:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800364a:	2200      	movs	r2, #0
 800364c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800364e:	7bfa      	ldrb	r2, [r7, #15]
 8003650:	6879      	ldr	r1, [r7, #4]
 8003652:	4613      	mov	r3, r2
 8003654:	00db      	lsls	r3, r3, #3
 8003656:	4413      	add	r3, r2
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	440b      	add	r3, r1
 800365c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003660:	2200      	movs	r2, #0
 8003662:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003664:	7bfa      	ldrb	r2, [r7, #15]
 8003666:	6879      	ldr	r1, [r7, #4]
 8003668:	4613      	mov	r3, r2
 800366a:	00db      	lsls	r3, r3, #3
 800366c:	4413      	add	r3, r2
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	440b      	add	r3, r1
 8003672:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003676:	2200      	movs	r2, #0
 8003678:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800367a:	7bfa      	ldrb	r2, [r7, #15]
 800367c:	6879      	ldr	r1, [r7, #4]
 800367e:	4613      	mov	r3, r2
 8003680:	00db      	lsls	r3, r3, #3
 8003682:	4413      	add	r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	440b      	add	r3, r1
 8003688:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003690:	7bfb      	ldrb	r3, [r7, #15]
 8003692:	3301      	adds	r3, #1
 8003694:	73fb      	strb	r3, [r7, #15]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	791b      	ldrb	r3, [r3, #4]
 800369a:	7bfa      	ldrb	r2, [r7, #15]
 800369c:	429a      	cmp	r2, r3
 800369e:	d3b5      	bcc.n	800360c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6818      	ldr	r0, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	7c1a      	ldrb	r2, [r3, #16]
 80036a8:	f88d 2000 	strb.w	r2, [sp]
 80036ac:	3304      	adds	r3, #4
 80036ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036b0:	f003 fb00 	bl	8006cb4 <USB_DevInit>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d005      	beq.n	80036c6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2202      	movs	r2, #2
 80036be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e013      	b.n	80036ee <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	7b1b      	ldrb	r3, [r3, #12]
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d102      	bne.n	80036e2 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f000 f80b 	bl	80036f8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4618      	mov	r0, r3
 80036e8:	f003 fcbb 	bl	8007062 <USB_DevDisconnect>

  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
	...

080036f8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003726:	4b05      	ldr	r3, [pc, #20]	@ (800373c <HAL_PCDEx_ActivateLPM+0x44>)
 8003728:	4313      	orrs	r3, r2
 800372a:	68fa      	ldr	r2, [r7, #12]
 800372c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	3714      	adds	r7, #20
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr
 800373c:	10000003 	.word	0x10000003

08003740 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003740:	b480      	push	{r7}
 8003742:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003744:	4b05      	ldr	r3, [pc, #20]	@ (800375c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a04      	ldr	r2, [pc, #16]	@ (800375c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800374a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800374e:	6013      	str	r3, [r2, #0]
}
 8003750:	bf00      	nop
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	40007000 	.word	0x40007000

08003760 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003766:	2300      	movs	r3, #0
 8003768:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800376a:	4b23      	ldr	r3, [pc, #140]	@ (80037f8 <HAL_PWREx_EnableOverDrive+0x98>)
 800376c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376e:	4a22      	ldr	r2, [pc, #136]	@ (80037f8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003770:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003774:	6413      	str	r3, [r2, #64]	@ 0x40
 8003776:	4b20      	ldr	r3, [pc, #128]	@ (80037f8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800377e:	603b      	str	r3, [r7, #0]
 8003780:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003782:	4b1e      	ldr	r3, [pc, #120]	@ (80037fc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a1d      	ldr	r2, [pc, #116]	@ (80037fc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003788:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800378c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800378e:	f7fd fff1 	bl	8001774 <HAL_GetTick>
 8003792:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003794:	e009      	b.n	80037aa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003796:	f7fd ffed 	bl	8001774 <HAL_GetTick>
 800379a:	4602      	mov	r2, r0
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	1ad3      	subs	r3, r2, r3
 80037a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80037a4:	d901      	bls.n	80037aa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e022      	b.n	80037f0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80037aa:	4b14      	ldr	r3, [pc, #80]	@ (80037fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037b6:	d1ee      	bne.n	8003796 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80037b8:	4b10      	ldr	r3, [pc, #64]	@ (80037fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a0f      	ldr	r2, [pc, #60]	@ (80037fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80037be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037c2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80037c4:	f7fd ffd6 	bl	8001774 <HAL_GetTick>
 80037c8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80037ca:	e009      	b.n	80037e0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80037cc:	f7fd ffd2 	bl	8001774 <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80037da:	d901      	bls.n	80037e0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e007      	b.n	80037f0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80037e0:	4b06      	ldr	r3, [pc, #24]	@ (80037fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80037ec:	d1ee      	bne.n	80037cc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3708      	adds	r7, #8
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	40023800 	.word	0x40023800
 80037fc:	40007000 	.word	0x40007000

08003800 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b086      	sub	sp, #24
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003808:	2300      	movs	r3, #0
 800380a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e29b      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	2b00      	cmp	r3, #0
 8003820:	f000 8087 	beq.w	8003932 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003824:	4b96      	ldr	r3, [pc, #600]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f003 030c 	and.w	r3, r3, #12
 800382c:	2b04      	cmp	r3, #4
 800382e:	d00c      	beq.n	800384a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003830:	4b93      	ldr	r3, [pc, #588]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f003 030c 	and.w	r3, r3, #12
 8003838:	2b08      	cmp	r3, #8
 800383a:	d112      	bne.n	8003862 <HAL_RCC_OscConfig+0x62>
 800383c:	4b90      	ldr	r3, [pc, #576]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003844:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003848:	d10b      	bne.n	8003862 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800384a:	4b8d      	ldr	r3, [pc, #564]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d06c      	beq.n	8003930 <HAL_RCC_OscConfig+0x130>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d168      	bne.n	8003930 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e275      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800386a:	d106      	bne.n	800387a <HAL_RCC_OscConfig+0x7a>
 800386c:	4b84      	ldr	r3, [pc, #528]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a83      	ldr	r2, [pc, #524]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003872:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003876:	6013      	str	r3, [r2, #0]
 8003878:	e02e      	b.n	80038d8 <HAL_RCC_OscConfig+0xd8>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d10c      	bne.n	800389c <HAL_RCC_OscConfig+0x9c>
 8003882:	4b7f      	ldr	r3, [pc, #508]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a7e      	ldr	r2, [pc, #504]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003888:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800388c:	6013      	str	r3, [r2, #0]
 800388e:	4b7c      	ldr	r3, [pc, #496]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a7b      	ldr	r2, [pc, #492]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003894:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003898:	6013      	str	r3, [r2, #0]
 800389a:	e01d      	b.n	80038d8 <HAL_RCC_OscConfig+0xd8>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038a4:	d10c      	bne.n	80038c0 <HAL_RCC_OscConfig+0xc0>
 80038a6:	4b76      	ldr	r3, [pc, #472]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a75      	ldr	r2, [pc, #468]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 80038ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038b0:	6013      	str	r3, [r2, #0]
 80038b2:	4b73      	ldr	r3, [pc, #460]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a72      	ldr	r2, [pc, #456]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 80038b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038bc:	6013      	str	r3, [r2, #0]
 80038be:	e00b      	b.n	80038d8 <HAL_RCC_OscConfig+0xd8>
 80038c0:	4b6f      	ldr	r3, [pc, #444]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a6e      	ldr	r2, [pc, #440]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 80038c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ca:	6013      	str	r3, [r2, #0]
 80038cc:	4b6c      	ldr	r3, [pc, #432]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a6b      	ldr	r2, [pc, #428]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 80038d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d013      	beq.n	8003908 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e0:	f7fd ff48 	bl	8001774 <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038e6:	e008      	b.n	80038fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038e8:	f7fd ff44 	bl	8001774 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	2b64      	cmp	r3, #100	@ 0x64
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e229      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038fa:	4b61      	ldr	r3, [pc, #388]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d0f0      	beq.n	80038e8 <HAL_RCC_OscConfig+0xe8>
 8003906:	e014      	b.n	8003932 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003908:	f7fd ff34 	bl	8001774 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003910:	f7fd ff30 	bl	8001774 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b64      	cmp	r3, #100	@ 0x64
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e215      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003922:	4b57      	ldr	r3, [pc, #348]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1f0      	bne.n	8003910 <HAL_RCC_OscConfig+0x110>
 800392e:	e000      	b.n	8003932 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003930:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0302 	and.w	r3, r3, #2
 800393a:	2b00      	cmp	r3, #0
 800393c:	d069      	beq.n	8003a12 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800393e:	4b50      	ldr	r3, [pc, #320]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	f003 030c 	and.w	r3, r3, #12
 8003946:	2b00      	cmp	r3, #0
 8003948:	d00b      	beq.n	8003962 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800394a:	4b4d      	ldr	r3, [pc, #308]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f003 030c 	and.w	r3, r3, #12
 8003952:	2b08      	cmp	r3, #8
 8003954:	d11c      	bne.n	8003990 <HAL_RCC_OscConfig+0x190>
 8003956:	4b4a      	ldr	r3, [pc, #296]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d116      	bne.n	8003990 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003962:	4b47      	ldr	r3, [pc, #284]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d005      	beq.n	800397a <HAL_RCC_OscConfig+0x17a>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d001      	beq.n	800397a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e1e9      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800397a:	4b41      	ldr	r3, [pc, #260]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	691b      	ldr	r3, [r3, #16]
 8003986:	00db      	lsls	r3, r3, #3
 8003988:	493d      	ldr	r1, [pc, #244]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 800398a:	4313      	orrs	r3, r2
 800398c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800398e:	e040      	b.n	8003a12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d023      	beq.n	80039e0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003998:	4b39      	ldr	r3, [pc, #228]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a38      	ldr	r2, [pc, #224]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 800399e:	f043 0301 	orr.w	r3, r3, #1
 80039a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a4:	f7fd fee6 	bl	8001774 <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039aa:	e008      	b.n	80039be <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039ac:	f7fd fee2 	bl	8001774 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e1c7      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039be:	4b30      	ldr	r3, [pc, #192]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d0f0      	beq.n	80039ac <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	00db      	lsls	r3, r3, #3
 80039d8:	4929      	ldr	r1, [pc, #164]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	600b      	str	r3, [r1, #0]
 80039de:	e018      	b.n	8003a12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039e0:	4b27      	ldr	r3, [pc, #156]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a26      	ldr	r2, [pc, #152]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 80039e6:	f023 0301 	bic.w	r3, r3, #1
 80039ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ec:	f7fd fec2 	bl	8001774 <HAL_GetTick>
 80039f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039f2:	e008      	b.n	8003a06 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039f4:	f7fd febe 	bl	8001774 <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d901      	bls.n	8003a06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	e1a3      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a06:	4b1e      	ldr	r3, [pc, #120]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0302 	and.w	r3, r3, #2
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d1f0      	bne.n	80039f4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0308 	and.w	r3, r3, #8
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d038      	beq.n	8003a90 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	695b      	ldr	r3, [r3, #20]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d019      	beq.n	8003a5a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a26:	4b16      	ldr	r3, [pc, #88]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003a28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a2a:	4a15      	ldr	r2, [pc, #84]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003a2c:	f043 0301 	orr.w	r3, r3, #1
 8003a30:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a32:	f7fd fe9f 	bl	8001774 <HAL_GetTick>
 8003a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a38:	e008      	b.n	8003a4c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a3a:	f7fd fe9b 	bl	8001774 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d901      	bls.n	8003a4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e180      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003a4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a50:	f003 0302 	and.w	r3, r3, #2
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d0f0      	beq.n	8003a3a <HAL_RCC_OscConfig+0x23a>
 8003a58:	e01a      	b.n	8003a90 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a5a:	4b09      	ldr	r3, [pc, #36]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003a5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a5e:	4a08      	ldr	r2, [pc, #32]	@ (8003a80 <HAL_RCC_OscConfig+0x280>)
 8003a60:	f023 0301 	bic.w	r3, r3, #1
 8003a64:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a66:	f7fd fe85 	bl	8001774 <HAL_GetTick>
 8003a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a6c:	e00a      	b.n	8003a84 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a6e:	f7fd fe81 	bl	8001774 <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d903      	bls.n	8003a84 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e166      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
 8003a80:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a84:	4b92      	ldr	r3, [pc, #584]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a88:	f003 0302 	and.w	r3, r3, #2
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1ee      	bne.n	8003a6e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0304 	and.w	r3, r3, #4
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	f000 80a4 	beq.w	8003be6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a9e:	4b8c      	ldr	r3, [pc, #560]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d10d      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aaa:	4b89      	ldr	r3, [pc, #548]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aae:	4a88      	ldr	r2, [pc, #544]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003ab0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ab4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ab6:	4b86      	ldr	r3, [pc, #536]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003abe:	60bb      	str	r3, [r7, #8]
 8003ac0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ac6:	4b83      	ldr	r3, [pc, #524]	@ (8003cd4 <HAL_RCC_OscConfig+0x4d4>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d118      	bne.n	8003b04 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003ad2:	4b80      	ldr	r3, [pc, #512]	@ (8003cd4 <HAL_RCC_OscConfig+0x4d4>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a7f      	ldr	r2, [pc, #508]	@ (8003cd4 <HAL_RCC_OscConfig+0x4d4>)
 8003ad8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003adc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ade:	f7fd fe49 	bl	8001774 <HAL_GetTick>
 8003ae2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ae4:	e008      	b.n	8003af8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ae6:	f7fd fe45 	bl	8001774 <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	2b64      	cmp	r3, #100	@ 0x64
 8003af2:	d901      	bls.n	8003af8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e12a      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003af8:	4b76      	ldr	r3, [pc, #472]	@ (8003cd4 <HAL_RCC_OscConfig+0x4d4>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d0f0      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d106      	bne.n	8003b1a <HAL_RCC_OscConfig+0x31a>
 8003b0c:	4b70      	ldr	r3, [pc, #448]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b10:	4a6f      	ldr	r2, [pc, #444]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b12:	f043 0301 	orr.w	r3, r3, #1
 8003b16:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b18:	e02d      	b.n	8003b76 <HAL_RCC_OscConfig+0x376>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d10c      	bne.n	8003b3c <HAL_RCC_OscConfig+0x33c>
 8003b22:	4b6b      	ldr	r3, [pc, #428]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b26:	4a6a      	ldr	r2, [pc, #424]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b28:	f023 0301 	bic.w	r3, r3, #1
 8003b2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b2e:	4b68      	ldr	r3, [pc, #416]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b32:	4a67      	ldr	r2, [pc, #412]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b34:	f023 0304 	bic.w	r3, r3, #4
 8003b38:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b3a:	e01c      	b.n	8003b76 <HAL_RCC_OscConfig+0x376>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	2b05      	cmp	r3, #5
 8003b42:	d10c      	bne.n	8003b5e <HAL_RCC_OscConfig+0x35e>
 8003b44:	4b62      	ldr	r3, [pc, #392]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b48:	4a61      	ldr	r2, [pc, #388]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b4a:	f043 0304 	orr.w	r3, r3, #4
 8003b4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b50:	4b5f      	ldr	r3, [pc, #380]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b54:	4a5e      	ldr	r2, [pc, #376]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b56:	f043 0301 	orr.w	r3, r3, #1
 8003b5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b5c:	e00b      	b.n	8003b76 <HAL_RCC_OscConfig+0x376>
 8003b5e:	4b5c      	ldr	r3, [pc, #368]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b62:	4a5b      	ldr	r2, [pc, #364]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b64:	f023 0301 	bic.w	r3, r3, #1
 8003b68:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b6a:	4b59      	ldr	r3, [pc, #356]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b6e:	4a58      	ldr	r2, [pc, #352]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b70:	f023 0304 	bic.w	r3, r3, #4
 8003b74:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d015      	beq.n	8003baa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b7e:	f7fd fdf9 	bl	8001774 <HAL_GetTick>
 8003b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b84:	e00a      	b.n	8003b9c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b86:	f7fd fdf5 	bl	8001774 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d901      	bls.n	8003b9c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e0d8      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b9c:	4b4c      	ldr	r3, [pc, #304]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba0:	f003 0302 	and.w	r3, r3, #2
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d0ee      	beq.n	8003b86 <HAL_RCC_OscConfig+0x386>
 8003ba8:	e014      	b.n	8003bd4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003baa:	f7fd fde3 	bl	8001774 <HAL_GetTick>
 8003bae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bb0:	e00a      	b.n	8003bc8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bb2:	f7fd fddf 	bl	8001774 <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e0c2      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bc8:	4b41      	ldr	r3, [pc, #260]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bcc:	f003 0302 	and.w	r3, r3, #2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d1ee      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003bd4:	7dfb      	ldrb	r3, [r7, #23]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d105      	bne.n	8003be6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bda:	4b3d      	ldr	r3, [pc, #244]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bde:	4a3c      	ldr	r2, [pc, #240]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003be0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003be4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	f000 80ae 	beq.w	8003d4c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bf0:	4b37      	ldr	r3, [pc, #220]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f003 030c 	and.w	r3, r3, #12
 8003bf8:	2b08      	cmp	r3, #8
 8003bfa:	d06d      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	699b      	ldr	r3, [r3, #24]
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d14b      	bne.n	8003c9c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c04:	4b32      	ldr	r3, [pc, #200]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a31      	ldr	r2, [pc, #196]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c10:	f7fd fdb0 	bl	8001774 <HAL_GetTick>
 8003c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c16:	e008      	b.n	8003c2a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c18:	f7fd fdac 	bl	8001774 <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e091      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c2a:	4b29      	ldr	r3, [pc, #164]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1f0      	bne.n	8003c18 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	69da      	ldr	r2, [r3, #28]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a1b      	ldr	r3, [r3, #32]
 8003c3e:	431a      	orrs	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c44:	019b      	lsls	r3, r3, #6
 8003c46:	431a      	orrs	r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c4c:	085b      	lsrs	r3, r3, #1
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	041b      	lsls	r3, r3, #16
 8003c52:	431a      	orrs	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c58:	061b      	lsls	r3, r3, #24
 8003c5a:	431a      	orrs	r2, r3
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c60:	071b      	lsls	r3, r3, #28
 8003c62:	491b      	ldr	r1, [pc, #108]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c68:	4b19      	ldr	r3, [pc, #100]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a18      	ldr	r2, [pc, #96]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c74:	f7fd fd7e 	bl	8001774 <HAL_GetTick>
 8003c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c7a:	e008      	b.n	8003c8e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c7c:	f7fd fd7a 	bl	8001774 <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d901      	bls.n	8003c8e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e05f      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c8e:	4b10      	ldr	r3, [pc, #64]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d0f0      	beq.n	8003c7c <HAL_RCC_OscConfig+0x47c>
 8003c9a:	e057      	b.n	8003d4c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a0b      	ldr	r2, [pc, #44]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003ca2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ca6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca8:	f7fd fd64 	bl	8001774 <HAL_GetTick>
 8003cac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cae:	e008      	b.n	8003cc2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cb0:	f7fd fd60 	bl	8001774 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e045      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cc2:	4b03      	ldr	r3, [pc, #12]	@ (8003cd0 <HAL_RCC_OscConfig+0x4d0>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d1f0      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x4b0>
 8003cce:	e03d      	b.n	8003d4c <HAL_RCC_OscConfig+0x54c>
 8003cd0:	40023800 	.word	0x40023800
 8003cd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003cd8:	4b1f      	ldr	r3, [pc, #124]	@ (8003d58 <HAL_RCC_OscConfig+0x558>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d030      	beq.n	8003d48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d129      	bne.n	8003d48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d122      	bne.n	8003d48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d02:	68fa      	ldr	r2, [r7, #12]
 8003d04:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d08:	4013      	ands	r3, r2
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d0e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d119      	bne.n	8003d48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d1e:	085b      	lsrs	r3, r3, #1
 8003d20:	3b01      	subs	r3, #1
 8003d22:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d10f      	bne.n	8003d48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d32:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d107      	bne.n	8003d48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d42:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d001      	beq.n	8003d4c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e000      	b.n	8003d4e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3718      	adds	r7, #24
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	40023800 	.word	0x40023800

08003d5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003d66:	2300      	movs	r3, #0
 8003d68:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d101      	bne.n	8003d74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e0d0      	b.n	8003f16 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d74:	4b6a      	ldr	r3, [pc, #424]	@ (8003f20 <HAL_RCC_ClockConfig+0x1c4>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 030f 	and.w	r3, r3, #15
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d910      	bls.n	8003da4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d82:	4b67      	ldr	r3, [pc, #412]	@ (8003f20 <HAL_RCC_ClockConfig+0x1c4>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f023 020f 	bic.w	r2, r3, #15
 8003d8a:	4965      	ldr	r1, [pc, #404]	@ (8003f20 <HAL_RCC_ClockConfig+0x1c4>)
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d92:	4b63      	ldr	r3, [pc, #396]	@ (8003f20 <HAL_RCC_ClockConfig+0x1c4>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 030f 	and.w	r3, r3, #15
 8003d9a:	683a      	ldr	r2, [r7, #0]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d001      	beq.n	8003da4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e0b8      	b.n	8003f16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0302 	and.w	r3, r3, #2
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d020      	beq.n	8003df2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0304 	and.w	r3, r3, #4
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d005      	beq.n	8003dc8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003dbc:	4b59      	ldr	r3, [pc, #356]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	4a58      	ldr	r2, [pc, #352]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003dc2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003dc6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0308 	and.w	r3, r3, #8
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d005      	beq.n	8003de0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dd4:	4b53      	ldr	r3, [pc, #332]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	4a52      	ldr	r2, [pc, #328]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003dda:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003dde:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003de0:	4b50      	ldr	r3, [pc, #320]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	494d      	ldr	r1, [pc, #308]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0301 	and.w	r3, r3, #1
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d040      	beq.n	8003e80 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d107      	bne.n	8003e16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e06:	4b47      	ldr	r3, [pc, #284]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d115      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e07f      	b.n	8003f16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d107      	bne.n	8003e2e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e1e:	4b41      	ldr	r3, [pc, #260]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d109      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e073      	b.n	8003f16 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e2e:	4b3d      	ldr	r3, [pc, #244]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d101      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e06b      	b.n	8003f16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e3e:	4b39      	ldr	r3, [pc, #228]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f023 0203 	bic.w	r2, r3, #3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	4936      	ldr	r1, [pc, #216]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e50:	f7fd fc90 	bl	8001774 <HAL_GetTick>
 8003e54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e56:	e00a      	b.n	8003e6e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e58:	f7fd fc8c 	bl	8001774 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e053      	b.n	8003f16 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e6e:	4b2d      	ldr	r3, [pc, #180]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f003 020c 	and.w	r2, r3, #12
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d1eb      	bne.n	8003e58 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e80:	4b27      	ldr	r3, [pc, #156]	@ (8003f20 <HAL_RCC_ClockConfig+0x1c4>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 030f 	and.w	r3, r3, #15
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d210      	bcs.n	8003eb0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e8e:	4b24      	ldr	r3, [pc, #144]	@ (8003f20 <HAL_RCC_ClockConfig+0x1c4>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f023 020f 	bic.w	r2, r3, #15
 8003e96:	4922      	ldr	r1, [pc, #136]	@ (8003f20 <HAL_RCC_ClockConfig+0x1c4>)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e9e:	4b20      	ldr	r3, [pc, #128]	@ (8003f20 <HAL_RCC_ClockConfig+0x1c4>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 030f 	and.w	r3, r3, #15
 8003ea6:	683a      	ldr	r2, [r7, #0]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d001      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e032      	b.n	8003f16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0304 	and.w	r3, r3, #4
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d008      	beq.n	8003ece <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ebc:	4b19      	ldr	r3, [pc, #100]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	4916      	ldr	r1, [pc, #88]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0308 	and.w	r3, r3, #8
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d009      	beq.n	8003eee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003eda:	4b12      	ldr	r3, [pc, #72]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	00db      	lsls	r3, r3, #3
 8003ee8:	490e      	ldr	r1, [pc, #56]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003eee:	f000 f821 	bl	8003f34 <HAL_RCC_GetSysClockFreq>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c8>)
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	091b      	lsrs	r3, r3, #4
 8003efa:	f003 030f 	and.w	r3, r3, #15
 8003efe:	490a      	ldr	r1, [pc, #40]	@ (8003f28 <HAL_RCC_ClockConfig+0x1cc>)
 8003f00:	5ccb      	ldrb	r3, [r1, r3]
 8003f02:	fa22 f303 	lsr.w	r3, r2, r3
 8003f06:	4a09      	ldr	r2, [pc, #36]	@ (8003f2c <HAL_RCC_ClockConfig+0x1d0>)
 8003f08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f0a:	4b09      	ldr	r3, [pc, #36]	@ (8003f30 <HAL_RCC_ClockConfig+0x1d4>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f7fd fbec 	bl	80016ec <HAL_InitTick>

  return HAL_OK;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3710      	adds	r7, #16
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	40023c00 	.word	0x40023c00
 8003f24:	40023800 	.word	0x40023800
 8003f28:	08009918 	.word	0x08009918
 8003f2c:	20000010 	.word	0x20000010
 8003f30:	20000014 	.word	0x20000014

08003f34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f38:	b094      	sub	sp, #80	@ 0x50
 8003f3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f40:	2300      	movs	r3, #0
 8003f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f44:	2300      	movs	r3, #0
 8003f46:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f4c:	4b79      	ldr	r3, [pc, #484]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	f003 030c 	and.w	r3, r3, #12
 8003f54:	2b08      	cmp	r3, #8
 8003f56:	d00d      	beq.n	8003f74 <HAL_RCC_GetSysClockFreq+0x40>
 8003f58:	2b08      	cmp	r3, #8
 8003f5a:	f200 80e1 	bhi.w	8004120 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d002      	beq.n	8003f68 <HAL_RCC_GetSysClockFreq+0x34>
 8003f62:	2b04      	cmp	r3, #4
 8003f64:	d003      	beq.n	8003f6e <HAL_RCC_GetSysClockFreq+0x3a>
 8003f66:	e0db      	b.n	8004120 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f68:	4b73      	ldr	r3, [pc, #460]	@ (8004138 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f6a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f6c:	e0db      	b.n	8004126 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f6e:	4b73      	ldr	r3, [pc, #460]	@ (800413c <HAL_RCC_GetSysClockFreq+0x208>)
 8003f70:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f72:	e0d8      	b.n	8004126 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f74:	4b6f      	ldr	r3, [pc, #444]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f7c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003f7e:	4b6d      	ldr	r3, [pc, #436]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d063      	beq.n	8004052 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f8a:	4b6a      	ldr	r3, [pc, #424]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	099b      	lsrs	r3, r3, #6
 8003f90:	2200      	movs	r2, #0
 8003f92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f94:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fa2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003fa6:	4622      	mov	r2, r4
 8003fa8:	462b      	mov	r3, r5
 8003faa:	f04f 0000 	mov.w	r0, #0
 8003fae:	f04f 0100 	mov.w	r1, #0
 8003fb2:	0159      	lsls	r1, r3, #5
 8003fb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fb8:	0150      	lsls	r0, r2, #5
 8003fba:	4602      	mov	r2, r0
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	4621      	mov	r1, r4
 8003fc0:	1a51      	subs	r1, r2, r1
 8003fc2:	6139      	str	r1, [r7, #16]
 8003fc4:	4629      	mov	r1, r5
 8003fc6:	eb63 0301 	sbc.w	r3, r3, r1
 8003fca:	617b      	str	r3, [r7, #20]
 8003fcc:	f04f 0200 	mov.w	r2, #0
 8003fd0:	f04f 0300 	mov.w	r3, #0
 8003fd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003fd8:	4659      	mov	r1, fp
 8003fda:	018b      	lsls	r3, r1, #6
 8003fdc:	4651      	mov	r1, sl
 8003fde:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fe2:	4651      	mov	r1, sl
 8003fe4:	018a      	lsls	r2, r1, #6
 8003fe6:	4651      	mov	r1, sl
 8003fe8:	ebb2 0801 	subs.w	r8, r2, r1
 8003fec:	4659      	mov	r1, fp
 8003fee:	eb63 0901 	sbc.w	r9, r3, r1
 8003ff2:	f04f 0200 	mov.w	r2, #0
 8003ff6:	f04f 0300 	mov.w	r3, #0
 8003ffa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ffe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004002:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004006:	4690      	mov	r8, r2
 8004008:	4699      	mov	r9, r3
 800400a:	4623      	mov	r3, r4
 800400c:	eb18 0303 	adds.w	r3, r8, r3
 8004010:	60bb      	str	r3, [r7, #8]
 8004012:	462b      	mov	r3, r5
 8004014:	eb49 0303 	adc.w	r3, r9, r3
 8004018:	60fb      	str	r3, [r7, #12]
 800401a:	f04f 0200 	mov.w	r2, #0
 800401e:	f04f 0300 	mov.w	r3, #0
 8004022:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004026:	4629      	mov	r1, r5
 8004028:	024b      	lsls	r3, r1, #9
 800402a:	4621      	mov	r1, r4
 800402c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004030:	4621      	mov	r1, r4
 8004032:	024a      	lsls	r2, r1, #9
 8004034:	4610      	mov	r0, r2
 8004036:	4619      	mov	r1, r3
 8004038:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800403a:	2200      	movs	r2, #0
 800403c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800403e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004040:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004044:	f7fc f954 	bl	80002f0 <__aeabi_uldivmod>
 8004048:	4602      	mov	r2, r0
 800404a:	460b      	mov	r3, r1
 800404c:	4613      	mov	r3, r2
 800404e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004050:	e058      	b.n	8004104 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004052:	4b38      	ldr	r3, [pc, #224]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x200>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	099b      	lsrs	r3, r3, #6
 8004058:	2200      	movs	r2, #0
 800405a:	4618      	mov	r0, r3
 800405c:	4611      	mov	r1, r2
 800405e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004062:	623b      	str	r3, [r7, #32]
 8004064:	2300      	movs	r3, #0
 8004066:	627b      	str	r3, [r7, #36]	@ 0x24
 8004068:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800406c:	4642      	mov	r2, r8
 800406e:	464b      	mov	r3, r9
 8004070:	f04f 0000 	mov.w	r0, #0
 8004074:	f04f 0100 	mov.w	r1, #0
 8004078:	0159      	lsls	r1, r3, #5
 800407a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800407e:	0150      	lsls	r0, r2, #5
 8004080:	4602      	mov	r2, r0
 8004082:	460b      	mov	r3, r1
 8004084:	4641      	mov	r1, r8
 8004086:	ebb2 0a01 	subs.w	sl, r2, r1
 800408a:	4649      	mov	r1, r9
 800408c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004090:	f04f 0200 	mov.w	r2, #0
 8004094:	f04f 0300 	mov.w	r3, #0
 8004098:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800409c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80040a4:	ebb2 040a 	subs.w	r4, r2, sl
 80040a8:	eb63 050b 	sbc.w	r5, r3, fp
 80040ac:	f04f 0200 	mov.w	r2, #0
 80040b0:	f04f 0300 	mov.w	r3, #0
 80040b4:	00eb      	lsls	r3, r5, #3
 80040b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040ba:	00e2      	lsls	r2, r4, #3
 80040bc:	4614      	mov	r4, r2
 80040be:	461d      	mov	r5, r3
 80040c0:	4643      	mov	r3, r8
 80040c2:	18e3      	adds	r3, r4, r3
 80040c4:	603b      	str	r3, [r7, #0]
 80040c6:	464b      	mov	r3, r9
 80040c8:	eb45 0303 	adc.w	r3, r5, r3
 80040cc:	607b      	str	r3, [r7, #4]
 80040ce:	f04f 0200 	mov.w	r2, #0
 80040d2:	f04f 0300 	mov.w	r3, #0
 80040d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040da:	4629      	mov	r1, r5
 80040dc:	028b      	lsls	r3, r1, #10
 80040de:	4621      	mov	r1, r4
 80040e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040e4:	4621      	mov	r1, r4
 80040e6:	028a      	lsls	r2, r1, #10
 80040e8:	4610      	mov	r0, r2
 80040ea:	4619      	mov	r1, r3
 80040ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040ee:	2200      	movs	r2, #0
 80040f0:	61bb      	str	r3, [r7, #24]
 80040f2:	61fa      	str	r2, [r7, #28]
 80040f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80040f8:	f7fc f8fa 	bl	80002f0 <__aeabi_uldivmod>
 80040fc:	4602      	mov	r2, r0
 80040fe:	460b      	mov	r3, r1
 8004100:	4613      	mov	r3, r2
 8004102:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004104:	4b0b      	ldr	r3, [pc, #44]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x200>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	0c1b      	lsrs	r3, r3, #16
 800410a:	f003 0303 	and.w	r3, r3, #3
 800410e:	3301      	adds	r3, #1
 8004110:	005b      	lsls	r3, r3, #1
 8004112:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004114:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004116:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004118:	fbb2 f3f3 	udiv	r3, r2, r3
 800411c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800411e:	e002      	b.n	8004126 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004120:	4b05      	ldr	r3, [pc, #20]	@ (8004138 <HAL_RCC_GetSysClockFreq+0x204>)
 8004122:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004124:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004126:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004128:	4618      	mov	r0, r3
 800412a:	3750      	adds	r7, #80	@ 0x50
 800412c:	46bd      	mov	sp, r7
 800412e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004132:	bf00      	nop
 8004134:	40023800 	.word	0x40023800
 8004138:	00f42400 	.word	0x00f42400
 800413c:	007a1200 	.word	0x007a1200

08004140 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004140:	b480      	push	{r7}
 8004142:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004144:	4b03      	ldr	r3, [pc, #12]	@ (8004154 <HAL_RCC_GetHCLKFreq+0x14>)
 8004146:	681b      	ldr	r3, [r3, #0]
}
 8004148:	4618      	mov	r0, r3
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	20000010 	.word	0x20000010

08004158 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800415c:	f7ff fff0 	bl	8004140 <HAL_RCC_GetHCLKFreq>
 8004160:	4602      	mov	r2, r0
 8004162:	4b05      	ldr	r3, [pc, #20]	@ (8004178 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	0a9b      	lsrs	r3, r3, #10
 8004168:	f003 0307 	and.w	r3, r3, #7
 800416c:	4903      	ldr	r1, [pc, #12]	@ (800417c <HAL_RCC_GetPCLK1Freq+0x24>)
 800416e:	5ccb      	ldrb	r3, [r1, r3]
 8004170:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004174:	4618      	mov	r0, r3
 8004176:	bd80      	pop	{r7, pc}
 8004178:	40023800 	.word	0x40023800
 800417c:	08009928 	.word	0x08009928

08004180 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004184:	f7ff ffdc 	bl	8004140 <HAL_RCC_GetHCLKFreq>
 8004188:	4602      	mov	r2, r0
 800418a:	4b05      	ldr	r3, [pc, #20]	@ (80041a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	0b5b      	lsrs	r3, r3, #13
 8004190:	f003 0307 	and.w	r3, r3, #7
 8004194:	4903      	ldr	r1, [pc, #12]	@ (80041a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004196:	5ccb      	ldrb	r3, [r1, r3]
 8004198:	fa22 f303 	lsr.w	r3, r2, r3
}
 800419c:	4618      	mov	r0, r3
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	40023800 	.word	0x40023800
 80041a4:	08009928 	.word	0x08009928

080041a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b088      	sub	sp, #32
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80041b0:	2300      	movs	r3, #0
 80041b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80041b4:	2300      	movs	r3, #0
 80041b6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80041b8:	2300      	movs	r3, #0
 80041ba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80041bc:	2300      	movs	r3, #0
 80041be:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80041c0:	2300      	movs	r3, #0
 80041c2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0301 	and.w	r3, r3, #1
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d012      	beq.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80041d0:	4b69      	ldr	r3, [pc, #420]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	4a68      	ldr	r2, [pc, #416]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041d6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80041da:	6093      	str	r3, [r2, #8]
 80041dc:	4b66      	ldr	r3, [pc, #408]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041de:	689a      	ldr	r2, [r3, #8]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e4:	4964      	ldr	r1, [pc, #400]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d101      	bne.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80041f2:	2301      	movs	r3, #1
 80041f4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d017      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004202:	4b5d      	ldr	r3, [pc, #372]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004204:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004208:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004210:	4959      	ldr	r1, [pc, #356]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004212:	4313      	orrs	r3, r2
 8004214:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800421c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004220:	d101      	bne.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004222:	2301      	movs	r3, #1
 8004224:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800422a:	2b00      	cmp	r3, #0
 800422c:	d101      	bne.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800422e:	2301      	movs	r3, #1
 8004230:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d017      	beq.n	800426e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800423e:	4b4e      	ldr	r3, [pc, #312]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004240:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004244:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800424c:	494a      	ldr	r1, [pc, #296]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800424e:	4313      	orrs	r3, r2
 8004250:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004258:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800425c:	d101      	bne.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800425e:	2301      	movs	r3, #1
 8004260:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004266:	2b00      	cmp	r3, #0
 8004268:	d101      	bne.n	800426e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800426a:	2301      	movs	r3, #1
 800426c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800427a:	2301      	movs	r3, #1
 800427c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0320 	and.w	r3, r3, #32
 8004286:	2b00      	cmp	r3, #0
 8004288:	f000 808b 	beq.w	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800428c:	4b3a      	ldr	r3, [pc, #232]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800428e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004290:	4a39      	ldr	r2, [pc, #228]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004292:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004296:	6413      	str	r3, [r2, #64]	@ 0x40
 8004298:	4b37      	ldr	r3, [pc, #220]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800429a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042a0:	60bb      	str	r3, [r7, #8]
 80042a2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80042a4:	4b35      	ldr	r3, [pc, #212]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a34      	ldr	r2, [pc, #208]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80042aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042b0:	f7fd fa60 	bl	8001774 <HAL_GetTick>
 80042b4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80042b6:	e008      	b.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042b8:	f7fd fa5c 	bl	8001774 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b64      	cmp	r3, #100	@ 0x64
 80042c4:	d901      	bls.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e38f      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80042ca:	4b2c      	ldr	r3, [pc, #176]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d0f0      	beq.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80042d6:	4b28      	ldr	r3, [pc, #160]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042de:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d035      	beq.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d02e      	beq.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80042f4:	4b20      	ldr	r3, [pc, #128]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042fc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004302:	4a1d      	ldr	r2, [pc, #116]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004304:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004308:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800430a:	4b1b      	ldr	r3, [pc, #108]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800430c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800430e:	4a1a      	ldr	r2, [pc, #104]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004310:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004314:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004316:	4a18      	ldr	r2, [pc, #96]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800431c:	4b16      	ldr	r3, [pc, #88]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800431e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004320:	f003 0301 	and.w	r3, r3, #1
 8004324:	2b01      	cmp	r3, #1
 8004326:	d114      	bne.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004328:	f7fd fa24 	bl	8001774 <HAL_GetTick>
 800432c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800432e:	e00a      	b.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004330:	f7fd fa20 	bl	8001774 <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800433e:	4293      	cmp	r3, r2
 8004340:	d901      	bls.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e351      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004346:	4b0c      	ldr	r3, [pc, #48]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800434a:	f003 0302 	and.w	r3, r3, #2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d0ee      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004356:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800435a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800435e:	d111      	bne.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004360:	4b05      	ldr	r3, [pc, #20]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800436c:	4b04      	ldr	r3, [pc, #16]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800436e:	400b      	ands	r3, r1
 8004370:	4901      	ldr	r1, [pc, #4]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004372:	4313      	orrs	r3, r2
 8004374:	608b      	str	r3, [r1, #8]
 8004376:	e00b      	b.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004378:	40023800 	.word	0x40023800
 800437c:	40007000 	.word	0x40007000
 8004380:	0ffffcff 	.word	0x0ffffcff
 8004384:	4bac      	ldr	r3, [pc, #688]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	4aab      	ldr	r2, [pc, #684]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800438a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800438e:	6093      	str	r3, [r2, #8]
 8004390:	4ba9      	ldr	r3, [pc, #676]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004392:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004398:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800439c:	49a6      	ldr	r1, [pc, #664]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0310 	and.w	r3, r3, #16
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d010      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80043ae:	4ba2      	ldr	r3, [pc, #648]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043b4:	4aa0      	ldr	r2, [pc, #640]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80043be:	4b9e      	ldr	r3, [pc, #632]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043c0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043c8:	499b      	ldr	r1, [pc, #620]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d00a      	beq.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043dc:	4b96      	ldr	r3, [pc, #600]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043e2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80043ea:	4993      	ldr	r1, [pc, #588]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043ec:	4313      	orrs	r3, r2
 80043ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d00a      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80043fe:	4b8e      	ldr	r3, [pc, #568]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004404:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800440c:	498a      	ldr	r1, [pc, #552]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800440e:	4313      	orrs	r3, r2
 8004410:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d00a      	beq.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004420:	4b85      	ldr	r3, [pc, #532]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004422:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004426:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800442e:	4982      	ldr	r1, [pc, #520]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004430:	4313      	orrs	r3, r2
 8004432:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d00a      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004442:	4b7d      	ldr	r3, [pc, #500]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004444:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004448:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004450:	4979      	ldr	r1, [pc, #484]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004452:	4313      	orrs	r3, r2
 8004454:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004460:	2b00      	cmp	r3, #0
 8004462:	d00a      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004464:	4b74      	ldr	r3, [pc, #464]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800446a:	f023 0203 	bic.w	r2, r3, #3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004472:	4971      	ldr	r1, [pc, #452]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004474:	4313      	orrs	r3, r2
 8004476:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00a      	beq.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004486:	4b6c      	ldr	r3, [pc, #432]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800448c:	f023 020c 	bic.w	r2, r3, #12
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004494:	4968      	ldr	r1, [pc, #416]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004496:	4313      	orrs	r3, r2
 8004498:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00a      	beq.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044a8:	4b63      	ldr	r3, [pc, #396]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ae:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044b6:	4960      	ldr	r1, [pc, #384]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00a      	beq.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80044ca:	4b5b      	ldr	r3, [pc, #364]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044d0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044d8:	4957      	ldr	r1, [pc, #348]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044da:	4313      	orrs	r3, r2
 80044dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d00a      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80044ec:	4b52      	ldr	r3, [pc, #328]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044f2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044fa:	494f      	ldr	r1, [pc, #316]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044fc:	4313      	orrs	r3, r2
 80044fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00a      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800450e:	4b4a      	ldr	r3, [pc, #296]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004510:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004514:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800451c:	4946      	ldr	r1, [pc, #280]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800451e:	4313      	orrs	r3, r2
 8004520:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d00a      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004530:	4b41      	ldr	r3, [pc, #260]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004536:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800453e:	493e      	ldr	r1, [pc, #248]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004540:	4313      	orrs	r3, r2
 8004542:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00a      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004552:	4b39      	ldr	r3, [pc, #228]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004558:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004560:	4935      	ldr	r1, [pc, #212]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004562:	4313      	orrs	r3, r2
 8004564:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00a      	beq.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004574:	4b30      	ldr	r3, [pc, #192]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004576:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800457a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004582:	492d      	ldr	r1, [pc, #180]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004584:	4313      	orrs	r3, r2
 8004586:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d011      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004596:	4b28      	ldr	r3, [pc, #160]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004598:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800459c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045a4:	4924      	ldr	r1, [pc, #144]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045b4:	d101      	bne.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80045b6:	2301      	movs	r3, #1
 80045b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0308 	and.w	r3, r3, #8
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d001      	beq.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80045c6:	2301      	movs	r3, #1
 80045c8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d00a      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045d6:	4b18      	ldr	r3, [pc, #96]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045dc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045e4:	4914      	ldr	r1, [pc, #80]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d00b      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80045f8:	4b0f      	ldr	r3, [pc, #60]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045fe:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004608:	490b      	ldr	r1, [pc, #44]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800460a:	4313      	orrs	r3, r2
 800460c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00f      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800461c:	4b06      	ldr	r3, [pc, #24]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800461e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004622:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800462c:	4902      	ldr	r1, [pc, #8]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800462e:	4313      	orrs	r3, r2
 8004630:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004634:	e002      	b.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004636:	bf00      	nop
 8004638:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00b      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004648:	4b8a      	ldr	r3, [pc, #552]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800464a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800464e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004658:	4986      	ldr	r1, [pc, #536]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800465a:	4313      	orrs	r3, r2
 800465c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004668:	2b00      	cmp	r3, #0
 800466a:	d00b      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800466c:	4b81      	ldr	r3, [pc, #516]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800466e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004672:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800467c:	497d      	ldr	r1, [pc, #500]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800467e:	4313      	orrs	r3, r2
 8004680:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d006      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004692:	2b00      	cmp	r3, #0
 8004694:	f000 80d6 	beq.w	8004844 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004698:	4b76      	ldr	r3, [pc, #472]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a75      	ldr	r2, [pc, #468]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800469e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80046a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046a4:	f7fd f866 	bl	8001774 <HAL_GetTick>
 80046a8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80046aa:	e008      	b.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80046ac:	f7fd f862 	bl	8001774 <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	2b64      	cmp	r3, #100	@ 0x64
 80046b8:	d901      	bls.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e195      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80046be:	4b6d      	ldr	r3, [pc, #436]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d1f0      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d021      	beq.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x572>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d11d      	bne.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80046de:	4b65      	ldr	r3, [pc, #404]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046e4:	0c1b      	lsrs	r3, r3, #16
 80046e6:	f003 0303 	and.w	r3, r3, #3
 80046ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80046ec:	4b61      	ldr	r3, [pc, #388]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046f2:	0e1b      	lsrs	r3, r3, #24
 80046f4:	f003 030f 	and.w	r3, r3, #15
 80046f8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	019a      	lsls	r2, r3, #6
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	041b      	lsls	r3, r3, #16
 8004704:	431a      	orrs	r2, r3
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	061b      	lsls	r3, r3, #24
 800470a:	431a      	orrs	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	071b      	lsls	r3, r3, #28
 8004712:	4958      	ldr	r1, [pc, #352]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004714:	4313      	orrs	r3, r2
 8004716:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d004      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800472a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800472e:	d00a      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004738:	2b00      	cmp	r3, #0
 800473a:	d02e      	beq.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004740:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004744:	d129      	bne.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004746:	4b4b      	ldr	r3, [pc, #300]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004748:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800474c:	0c1b      	lsrs	r3, r3, #16
 800474e:	f003 0303 	and.w	r3, r3, #3
 8004752:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004754:	4b47      	ldr	r3, [pc, #284]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004756:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800475a:	0f1b      	lsrs	r3, r3, #28
 800475c:	f003 0307 	and.w	r3, r3, #7
 8004760:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	019a      	lsls	r2, r3, #6
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	041b      	lsls	r3, r3, #16
 800476c:	431a      	orrs	r2, r3
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	061b      	lsls	r3, r3, #24
 8004774:	431a      	orrs	r2, r3
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	071b      	lsls	r3, r3, #28
 800477a:	493e      	ldr	r1, [pc, #248]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800477c:	4313      	orrs	r3, r2
 800477e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004782:	4b3c      	ldr	r3, [pc, #240]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004784:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004788:	f023 021f 	bic.w	r2, r3, #31
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004790:	3b01      	subs	r3, #1
 8004792:	4938      	ldr	r1, [pc, #224]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004794:	4313      	orrs	r3, r2
 8004796:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d01d      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80047a6:	4b33      	ldr	r3, [pc, #204]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047ac:	0e1b      	lsrs	r3, r3, #24
 80047ae:	f003 030f 	and.w	r3, r3, #15
 80047b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80047b4:	4b2f      	ldr	r3, [pc, #188]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047ba:	0f1b      	lsrs	r3, r3, #28
 80047bc:	f003 0307 	and.w	r3, r3, #7
 80047c0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	019a      	lsls	r2, r3, #6
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	041b      	lsls	r3, r3, #16
 80047ce:	431a      	orrs	r2, r3
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	061b      	lsls	r3, r3, #24
 80047d4:	431a      	orrs	r2, r3
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	071b      	lsls	r3, r3, #28
 80047da:	4926      	ldr	r1, [pc, #152]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047dc:	4313      	orrs	r3, r2
 80047de:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d011      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	019a      	lsls	r2, r3, #6
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	691b      	ldr	r3, [r3, #16]
 80047f8:	041b      	lsls	r3, r3, #16
 80047fa:	431a      	orrs	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	061b      	lsls	r3, r3, #24
 8004802:	431a      	orrs	r2, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	071b      	lsls	r3, r3, #28
 800480a:	491a      	ldr	r1, [pc, #104]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800480c:	4313      	orrs	r3, r2
 800480e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004812:	4b18      	ldr	r3, [pc, #96]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a17      	ldr	r2, [pc, #92]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004818:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800481c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800481e:	f7fc ffa9 	bl	8001774 <HAL_GetTick>
 8004822:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004824:	e008      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004826:	f7fc ffa5 	bl	8001774 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b64      	cmp	r3, #100	@ 0x64
 8004832:	d901      	bls.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e0d8      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004838:	4b0e      	ldr	r3, [pc, #56]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d0f0      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	2b01      	cmp	r3, #1
 8004848:	f040 80ce 	bne.w	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800484c:	4b09      	ldr	r3, [pc, #36]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a08      	ldr	r2, [pc, #32]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004852:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004856:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004858:	f7fc ff8c 	bl	8001774 <HAL_GetTick>
 800485c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800485e:	e00b      	b.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004860:	f7fc ff88 	bl	8001774 <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	2b64      	cmp	r3, #100	@ 0x64
 800486c:	d904      	bls.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e0bb      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004872:	bf00      	nop
 8004874:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004878:	4b5e      	ldr	r3, [pc, #376]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004880:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004884:	d0ec      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d003      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004896:	2b00      	cmp	r3, #0
 8004898:	d009      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d02e      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d12a      	bne.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80048ae:	4b51      	ldr	r3, [pc, #324]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048b4:	0c1b      	lsrs	r3, r3, #16
 80048b6:	f003 0303 	and.w	r3, r3, #3
 80048ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80048bc:	4b4d      	ldr	r3, [pc, #308]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048c2:	0f1b      	lsrs	r3, r3, #28
 80048c4:	f003 0307 	and.w	r3, r3, #7
 80048c8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	019a      	lsls	r2, r3, #6
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	041b      	lsls	r3, r3, #16
 80048d4:	431a      	orrs	r2, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	699b      	ldr	r3, [r3, #24]
 80048da:	061b      	lsls	r3, r3, #24
 80048dc:	431a      	orrs	r2, r3
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	071b      	lsls	r3, r3, #28
 80048e2:	4944      	ldr	r1, [pc, #272]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80048ea:	4b42      	ldr	r3, [pc, #264]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048f0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f8:	3b01      	subs	r3, #1
 80048fa:	021b      	lsls	r3, r3, #8
 80048fc:	493d      	ldr	r1, [pc, #244]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d022      	beq.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004914:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004918:	d11d      	bne.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800491a:	4b36      	ldr	r3, [pc, #216]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800491c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004920:	0e1b      	lsrs	r3, r3, #24
 8004922:	f003 030f 	and.w	r3, r3, #15
 8004926:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004928:	4b32      	ldr	r3, [pc, #200]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800492a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800492e:	0f1b      	lsrs	r3, r3, #28
 8004930:	f003 0307 	and.w	r3, r3, #7
 8004934:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	695b      	ldr	r3, [r3, #20]
 800493a:	019a      	lsls	r2, r3, #6
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a1b      	ldr	r3, [r3, #32]
 8004940:	041b      	lsls	r3, r3, #16
 8004942:	431a      	orrs	r2, r3
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	061b      	lsls	r3, r3, #24
 8004948:	431a      	orrs	r2, r3
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	071b      	lsls	r3, r3, #28
 800494e:	4929      	ldr	r1, [pc, #164]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004950:	4313      	orrs	r3, r2
 8004952:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0308 	and.w	r3, r3, #8
 800495e:	2b00      	cmp	r3, #0
 8004960:	d028      	beq.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004962:	4b24      	ldr	r3, [pc, #144]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004968:	0e1b      	lsrs	r3, r3, #24
 800496a:	f003 030f 	and.w	r3, r3, #15
 800496e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004970:	4b20      	ldr	r3, [pc, #128]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004976:	0c1b      	lsrs	r3, r3, #16
 8004978:	f003 0303 	and.w	r3, r3, #3
 800497c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	695b      	ldr	r3, [r3, #20]
 8004982:	019a      	lsls	r2, r3, #6
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	041b      	lsls	r3, r3, #16
 8004988:	431a      	orrs	r2, r3
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	061b      	lsls	r3, r3, #24
 800498e:	431a      	orrs	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	69db      	ldr	r3, [r3, #28]
 8004994:	071b      	lsls	r3, r3, #28
 8004996:	4917      	ldr	r1, [pc, #92]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004998:	4313      	orrs	r3, r2
 800499a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800499e:	4b15      	ldr	r3, [pc, #84]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ac:	4911      	ldr	r1, [pc, #68]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049ae:	4313      	orrs	r3, r2
 80049b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80049b4:	4b0f      	ldr	r3, [pc, #60]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a0e      	ldr	r2, [pc, #56]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049c0:	f7fc fed8 	bl	8001774 <HAL_GetTick>
 80049c4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80049c6:	e008      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80049c8:	f7fc fed4 	bl	8001774 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b64      	cmp	r3, #100	@ 0x64
 80049d4:	d901      	bls.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e007      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80049da:	4b06      	ldr	r3, [pc, #24]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80049e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049e6:	d1ef      	bne.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3720      	adds	r7, #32
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	40023800 	.word	0x40023800

080049f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b082      	sub	sp, #8
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d101      	bne.n	8004a0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e049      	b.n	8004a9e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d106      	bne.n	8004a24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f7fc fb9a 	bl	8001158 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2202      	movs	r2, #2
 8004a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	3304      	adds	r3, #4
 8004a34:	4619      	mov	r1, r3
 8004a36:	4610      	mov	r0, r2
 8004a38:	f000 fc14 	bl	8005264 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a9c:	2300      	movs	r3, #0
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3708      	adds	r7, #8
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}
	...

08004aa8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b085      	sub	sp, #20
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d001      	beq.n	8004ac0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e04c      	b.n	8004b5a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a26      	ldr	r2, [pc, #152]	@ (8004b68 <HAL_TIM_Base_Start+0xc0>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d022      	beq.n	8004b18 <HAL_TIM_Base_Start+0x70>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ada:	d01d      	beq.n	8004b18 <HAL_TIM_Base_Start+0x70>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a22      	ldr	r2, [pc, #136]	@ (8004b6c <HAL_TIM_Base_Start+0xc4>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d018      	beq.n	8004b18 <HAL_TIM_Base_Start+0x70>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a21      	ldr	r2, [pc, #132]	@ (8004b70 <HAL_TIM_Base_Start+0xc8>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d013      	beq.n	8004b18 <HAL_TIM_Base_Start+0x70>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a1f      	ldr	r2, [pc, #124]	@ (8004b74 <HAL_TIM_Base_Start+0xcc>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d00e      	beq.n	8004b18 <HAL_TIM_Base_Start+0x70>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a1e      	ldr	r2, [pc, #120]	@ (8004b78 <HAL_TIM_Base_Start+0xd0>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d009      	beq.n	8004b18 <HAL_TIM_Base_Start+0x70>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a1c      	ldr	r2, [pc, #112]	@ (8004b7c <HAL_TIM_Base_Start+0xd4>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d004      	beq.n	8004b18 <HAL_TIM_Base_Start+0x70>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a1b      	ldr	r2, [pc, #108]	@ (8004b80 <HAL_TIM_Base_Start+0xd8>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d115      	bne.n	8004b44 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	689a      	ldr	r2, [r3, #8]
 8004b1e:	4b19      	ldr	r3, [pc, #100]	@ (8004b84 <HAL_TIM_Base_Start+0xdc>)
 8004b20:	4013      	ands	r3, r2
 8004b22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2b06      	cmp	r3, #6
 8004b28:	d015      	beq.n	8004b56 <HAL_TIM_Base_Start+0xae>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b30:	d011      	beq.n	8004b56 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f042 0201 	orr.w	r2, r2, #1
 8004b40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b42:	e008      	b.n	8004b56 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f042 0201 	orr.w	r2, r2, #1
 8004b52:	601a      	str	r2, [r3, #0]
 8004b54:	e000      	b.n	8004b58 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b56:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b58:	2300      	movs	r3, #0
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3714      	adds	r7, #20
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	40010000 	.word	0x40010000
 8004b6c:	40000400 	.word	0x40000400
 8004b70:	40000800 	.word	0x40000800
 8004b74:	40000c00 	.word	0x40000c00
 8004b78:	40010400 	.word	0x40010400
 8004b7c:	40014000 	.word	0x40014000
 8004b80:	40001800 	.word	0x40001800
 8004b84:	00010007 	.word	0x00010007

08004b88 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d101      	bne.n	8004b9a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e049      	b.n	8004c2e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d106      	bne.n	8004bb4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f841 	bl	8004c36 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2202      	movs	r2, #2
 8004bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	3304      	adds	r3, #4
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	4610      	mov	r0, r2
 8004bc8:	f000 fb4c 	bl	8005264 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3708      	adds	r7, #8
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}

08004c36 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c36:	b480      	push	{r7}
 8004c38:	b083      	sub	sp, #12
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c3e:	bf00      	nop
 8004c40:	370c      	adds	r7, #12
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr

08004c4a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c4a:	b580      	push	{r7, lr}
 8004c4c:	b084      	sub	sp, #16
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	691b      	ldr	r3, [r3, #16]
 8004c60:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	f003 0302 	and.w	r3, r3, #2
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d020      	beq.n	8004cae <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d01b      	beq.n	8004cae <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f06f 0202 	mvn.w	r2, #2
 8004c7e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	699b      	ldr	r3, [r3, #24]
 8004c8c:	f003 0303 	and.w	r3, r3, #3
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d003      	beq.n	8004c9c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 fac7 	bl	8005228 <HAL_TIM_IC_CaptureCallback>
 8004c9a:	e005      	b.n	8004ca8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f000 fab9 	bl	8005214 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 faca 	bl	800523c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	f003 0304 	and.w	r3, r3, #4
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d020      	beq.n	8004cfa <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f003 0304 	and.w	r3, r3, #4
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d01b      	beq.n	8004cfa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f06f 0204 	mvn.w	r2, #4
 8004cca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2202      	movs	r2, #2
 8004cd0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	699b      	ldr	r3, [r3, #24]
 8004cd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d003      	beq.n	8004ce8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 faa1 	bl	8005228 <HAL_TIM_IC_CaptureCallback>
 8004ce6:	e005      	b.n	8004cf4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f000 fa93 	bl	8005214 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f000 faa4 	bl	800523c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	f003 0308 	and.w	r3, r3, #8
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d020      	beq.n	8004d46 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f003 0308 	and.w	r3, r3, #8
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d01b      	beq.n	8004d46 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f06f 0208 	mvn.w	r2, #8
 8004d16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2204      	movs	r2, #4
 8004d1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	69db      	ldr	r3, [r3, #28]
 8004d24:	f003 0303 	and.w	r3, r3, #3
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d003      	beq.n	8004d34 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 fa7b 	bl	8005228 <HAL_TIM_IC_CaptureCallback>
 8004d32:	e005      	b.n	8004d40 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 fa6d 	bl	8005214 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 fa7e 	bl	800523c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	f003 0310 	and.w	r3, r3, #16
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d020      	beq.n	8004d92 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f003 0310 	and.w	r3, r3, #16
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d01b      	beq.n	8004d92 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f06f 0210 	mvn.w	r2, #16
 8004d62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2208      	movs	r2, #8
 8004d68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	69db      	ldr	r3, [r3, #28]
 8004d70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d003      	beq.n	8004d80 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 fa55 	bl	8005228 <HAL_TIM_IC_CaptureCallback>
 8004d7e:	e005      	b.n	8004d8c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 fa47 	bl	8005214 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 fa58 	bl	800523c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d00c      	beq.n	8004db6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d007      	beq.n	8004db6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f06f 0201 	mvn.w	r2, #1
 8004dae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f7fb fc27 	bl	8000604 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d104      	bne.n	8004dca <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d00c      	beq.n	8004de4 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d007      	beq.n	8004de4 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004ddc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 fe7c 	bl	8005adc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00c      	beq.n	8004e08 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d007      	beq.n	8004e08 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 fe74 	bl	8005af0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00c      	beq.n	8004e2c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d007      	beq.n	8004e2c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 fa12 	bl	8005250 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	f003 0320 	and.w	r3, r3, #32
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00c      	beq.n	8004e50 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f003 0320 	and.w	r3, r3, #32
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d007      	beq.n	8004e50 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f06f 0220 	mvn.w	r2, #32
 8004e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 fe3c 	bl	8005ac8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e50:	bf00      	nop
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e64:	2300      	movs	r3, #0
 8004e66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d101      	bne.n	8004e76 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e72:	2302      	movs	r3, #2
 8004e74:	e0ff      	b.n	8005076 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2201      	movs	r2, #1
 8004e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2b14      	cmp	r3, #20
 8004e82:	f200 80f0 	bhi.w	8005066 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004e86:	a201      	add	r2, pc, #4	@ (adr r2, 8004e8c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e8c:	08004ee1 	.word	0x08004ee1
 8004e90:	08005067 	.word	0x08005067
 8004e94:	08005067 	.word	0x08005067
 8004e98:	08005067 	.word	0x08005067
 8004e9c:	08004f21 	.word	0x08004f21
 8004ea0:	08005067 	.word	0x08005067
 8004ea4:	08005067 	.word	0x08005067
 8004ea8:	08005067 	.word	0x08005067
 8004eac:	08004f63 	.word	0x08004f63
 8004eb0:	08005067 	.word	0x08005067
 8004eb4:	08005067 	.word	0x08005067
 8004eb8:	08005067 	.word	0x08005067
 8004ebc:	08004fa3 	.word	0x08004fa3
 8004ec0:	08005067 	.word	0x08005067
 8004ec4:	08005067 	.word	0x08005067
 8004ec8:	08005067 	.word	0x08005067
 8004ecc:	08004fe5 	.word	0x08004fe5
 8004ed0:	08005067 	.word	0x08005067
 8004ed4:	08005067 	.word	0x08005067
 8004ed8:	08005067 	.word	0x08005067
 8004edc:	08005025 	.word	0x08005025
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68b9      	ldr	r1, [r7, #8]
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f000 fa68 	bl	80053bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	699a      	ldr	r2, [r3, #24]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f042 0208 	orr.w	r2, r2, #8
 8004efa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	699a      	ldr	r2, [r3, #24]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f022 0204 	bic.w	r2, r2, #4
 8004f0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	6999      	ldr	r1, [r3, #24]
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	691a      	ldr	r2, [r3, #16]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	619a      	str	r2, [r3, #24]
      break;
 8004f1e:	e0a5      	b.n	800506c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	68b9      	ldr	r1, [r7, #8]
 8004f26:	4618      	mov	r0, r3
 8004f28:	f000 faba 	bl	80054a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	699a      	ldr	r2, [r3, #24]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	699a      	ldr	r2, [r3, #24]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	6999      	ldr	r1, [r3, #24]
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	691b      	ldr	r3, [r3, #16]
 8004f56:	021a      	lsls	r2, r3, #8
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	619a      	str	r2, [r3, #24]
      break;
 8004f60:	e084      	b.n	800506c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	68b9      	ldr	r1, [r7, #8]
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f000 fb11 	bl	8005590 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	69da      	ldr	r2, [r3, #28]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f042 0208 	orr.w	r2, r2, #8
 8004f7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	69da      	ldr	r2, [r3, #28]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f022 0204 	bic.w	r2, r2, #4
 8004f8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	69d9      	ldr	r1, [r3, #28]
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	691a      	ldr	r2, [r3, #16]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	61da      	str	r2, [r3, #28]
      break;
 8004fa0:	e064      	b.n	800506c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	68b9      	ldr	r1, [r7, #8]
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f000 fb67 	bl	800567c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	69da      	ldr	r2, [r3, #28]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	69da      	ldr	r2, [r3, #28]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	69d9      	ldr	r1, [r3, #28]
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	691b      	ldr	r3, [r3, #16]
 8004fd8:	021a      	lsls	r2, r3, #8
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	61da      	str	r2, [r3, #28]
      break;
 8004fe2:	e043      	b.n	800506c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	68b9      	ldr	r1, [r7, #8]
 8004fea:	4618      	mov	r0, r3
 8004fec:	f000 fb9e 	bl	800572c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f042 0208 	orr.w	r2, r2, #8
 8004ffe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f022 0204 	bic.w	r2, r2, #4
 800500e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	691a      	ldr	r2, [r3, #16]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	430a      	orrs	r2, r1
 8005020:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005022:	e023      	b.n	800506c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68b9      	ldr	r1, [r7, #8]
 800502a:	4618      	mov	r0, r3
 800502c:	f000 fbd0 	bl	80057d0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800503e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800504e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	021a      	lsls	r2, r3, #8
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	430a      	orrs	r2, r1
 8005062:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005064:	e002      	b.n	800506c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	75fb      	strb	r3, [r7, #23]
      break;
 800506a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005074:	7dfb      	ldrb	r3, [r7, #23]
}
 8005076:	4618      	mov	r0, r3
 8005078:	3718      	adds	r7, #24
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop

08005080 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800508a:	2300      	movs	r3, #0
 800508c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005094:	2b01      	cmp	r3, #1
 8005096:	d101      	bne.n	800509c <HAL_TIM_ConfigClockSource+0x1c>
 8005098:	2302      	movs	r3, #2
 800509a:	e0b4      	b.n	8005206 <HAL_TIM_ConfigClockSource+0x186>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2202      	movs	r2, #2
 80050a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050b4:	68ba      	ldr	r2, [r7, #8]
 80050b6:	4b56      	ldr	r3, [pc, #344]	@ (8005210 <HAL_TIM_ConfigClockSource+0x190>)
 80050b8:	4013      	ands	r3, r2
 80050ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	68ba      	ldr	r2, [r7, #8]
 80050ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050d4:	d03e      	beq.n	8005154 <HAL_TIM_ConfigClockSource+0xd4>
 80050d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050da:	f200 8087 	bhi.w	80051ec <HAL_TIM_ConfigClockSource+0x16c>
 80050de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050e2:	f000 8086 	beq.w	80051f2 <HAL_TIM_ConfigClockSource+0x172>
 80050e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050ea:	d87f      	bhi.n	80051ec <HAL_TIM_ConfigClockSource+0x16c>
 80050ec:	2b70      	cmp	r3, #112	@ 0x70
 80050ee:	d01a      	beq.n	8005126 <HAL_TIM_ConfigClockSource+0xa6>
 80050f0:	2b70      	cmp	r3, #112	@ 0x70
 80050f2:	d87b      	bhi.n	80051ec <HAL_TIM_ConfigClockSource+0x16c>
 80050f4:	2b60      	cmp	r3, #96	@ 0x60
 80050f6:	d050      	beq.n	800519a <HAL_TIM_ConfigClockSource+0x11a>
 80050f8:	2b60      	cmp	r3, #96	@ 0x60
 80050fa:	d877      	bhi.n	80051ec <HAL_TIM_ConfigClockSource+0x16c>
 80050fc:	2b50      	cmp	r3, #80	@ 0x50
 80050fe:	d03c      	beq.n	800517a <HAL_TIM_ConfigClockSource+0xfa>
 8005100:	2b50      	cmp	r3, #80	@ 0x50
 8005102:	d873      	bhi.n	80051ec <HAL_TIM_ConfigClockSource+0x16c>
 8005104:	2b40      	cmp	r3, #64	@ 0x40
 8005106:	d058      	beq.n	80051ba <HAL_TIM_ConfigClockSource+0x13a>
 8005108:	2b40      	cmp	r3, #64	@ 0x40
 800510a:	d86f      	bhi.n	80051ec <HAL_TIM_ConfigClockSource+0x16c>
 800510c:	2b30      	cmp	r3, #48	@ 0x30
 800510e:	d064      	beq.n	80051da <HAL_TIM_ConfigClockSource+0x15a>
 8005110:	2b30      	cmp	r3, #48	@ 0x30
 8005112:	d86b      	bhi.n	80051ec <HAL_TIM_ConfigClockSource+0x16c>
 8005114:	2b20      	cmp	r3, #32
 8005116:	d060      	beq.n	80051da <HAL_TIM_ConfigClockSource+0x15a>
 8005118:	2b20      	cmp	r3, #32
 800511a:	d867      	bhi.n	80051ec <HAL_TIM_ConfigClockSource+0x16c>
 800511c:	2b00      	cmp	r3, #0
 800511e:	d05c      	beq.n	80051da <HAL_TIM_ConfigClockSource+0x15a>
 8005120:	2b10      	cmp	r3, #16
 8005122:	d05a      	beq.n	80051da <HAL_TIM_ConfigClockSource+0x15a>
 8005124:	e062      	b.n	80051ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005136:	f000 fc19 	bl	800596c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005148:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68ba      	ldr	r2, [r7, #8]
 8005150:	609a      	str	r2, [r3, #8]
      break;
 8005152:	e04f      	b.n	80051f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005164:	f000 fc02 	bl	800596c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	689a      	ldr	r2, [r3, #8]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005176:	609a      	str	r2, [r3, #8]
      break;
 8005178:	e03c      	b.n	80051f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005186:	461a      	mov	r2, r3
 8005188:	f000 fb76 	bl	8005878 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2150      	movs	r1, #80	@ 0x50
 8005192:	4618      	mov	r0, r3
 8005194:	f000 fbcf 	bl	8005936 <TIM_ITRx_SetConfig>
      break;
 8005198:	e02c      	b.n	80051f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051a6:	461a      	mov	r2, r3
 80051a8:	f000 fb95 	bl	80058d6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2160      	movs	r1, #96	@ 0x60
 80051b2:	4618      	mov	r0, r3
 80051b4:	f000 fbbf 	bl	8005936 <TIM_ITRx_SetConfig>
      break;
 80051b8:	e01c      	b.n	80051f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051c6:	461a      	mov	r2, r3
 80051c8:	f000 fb56 	bl	8005878 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2140      	movs	r1, #64	@ 0x40
 80051d2:	4618      	mov	r0, r3
 80051d4:	f000 fbaf 	bl	8005936 <TIM_ITRx_SetConfig>
      break;
 80051d8:	e00c      	b.n	80051f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4619      	mov	r1, r3
 80051e4:	4610      	mov	r0, r2
 80051e6:	f000 fba6 	bl	8005936 <TIM_ITRx_SetConfig>
      break;
 80051ea:	e003      	b.n	80051f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	73fb      	strb	r3, [r7, #15]
      break;
 80051f0:	e000      	b.n	80051f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80051f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005204:	7bfb      	ldrb	r3, [r7, #15]
}
 8005206:	4618      	mov	r0, r3
 8005208:	3710      	adds	r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	fffeff88 	.word	0xfffeff88

08005214 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800521c:	bf00      	nop
 800521e:	370c      	adds	r7, #12
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr

08005228 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005228:	b480      	push	{r7}
 800522a:	b083      	sub	sp, #12
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005230:	bf00      	nop
 8005232:	370c      	adds	r7, #12
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr

0800523c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005244:	bf00      	nop
 8005246:	370c      	adds	r7, #12
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005250:	b480      	push	{r7}
 8005252:	b083      	sub	sp, #12
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005258:	bf00      	nop
 800525a:	370c      	adds	r7, #12
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005264:	b480      	push	{r7}
 8005266:	b085      	sub	sp, #20
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a46      	ldr	r2, [pc, #280]	@ (8005390 <TIM_Base_SetConfig+0x12c>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d013      	beq.n	80052a4 <TIM_Base_SetConfig+0x40>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005282:	d00f      	beq.n	80052a4 <TIM_Base_SetConfig+0x40>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a43      	ldr	r2, [pc, #268]	@ (8005394 <TIM_Base_SetConfig+0x130>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d00b      	beq.n	80052a4 <TIM_Base_SetConfig+0x40>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a42      	ldr	r2, [pc, #264]	@ (8005398 <TIM_Base_SetConfig+0x134>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d007      	beq.n	80052a4 <TIM_Base_SetConfig+0x40>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a41      	ldr	r2, [pc, #260]	@ (800539c <TIM_Base_SetConfig+0x138>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d003      	beq.n	80052a4 <TIM_Base_SetConfig+0x40>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a40      	ldr	r2, [pc, #256]	@ (80053a0 <TIM_Base_SetConfig+0x13c>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d108      	bne.n	80052b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a35      	ldr	r2, [pc, #212]	@ (8005390 <TIM_Base_SetConfig+0x12c>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d02b      	beq.n	8005316 <TIM_Base_SetConfig+0xb2>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052c4:	d027      	beq.n	8005316 <TIM_Base_SetConfig+0xb2>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4a32      	ldr	r2, [pc, #200]	@ (8005394 <TIM_Base_SetConfig+0x130>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d023      	beq.n	8005316 <TIM_Base_SetConfig+0xb2>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a31      	ldr	r2, [pc, #196]	@ (8005398 <TIM_Base_SetConfig+0x134>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d01f      	beq.n	8005316 <TIM_Base_SetConfig+0xb2>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a30      	ldr	r2, [pc, #192]	@ (800539c <TIM_Base_SetConfig+0x138>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d01b      	beq.n	8005316 <TIM_Base_SetConfig+0xb2>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4a2f      	ldr	r2, [pc, #188]	@ (80053a0 <TIM_Base_SetConfig+0x13c>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d017      	beq.n	8005316 <TIM_Base_SetConfig+0xb2>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a2e      	ldr	r2, [pc, #184]	@ (80053a4 <TIM_Base_SetConfig+0x140>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d013      	beq.n	8005316 <TIM_Base_SetConfig+0xb2>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a2d      	ldr	r2, [pc, #180]	@ (80053a8 <TIM_Base_SetConfig+0x144>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d00f      	beq.n	8005316 <TIM_Base_SetConfig+0xb2>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a2c      	ldr	r2, [pc, #176]	@ (80053ac <TIM_Base_SetConfig+0x148>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d00b      	beq.n	8005316 <TIM_Base_SetConfig+0xb2>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a2b      	ldr	r2, [pc, #172]	@ (80053b0 <TIM_Base_SetConfig+0x14c>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d007      	beq.n	8005316 <TIM_Base_SetConfig+0xb2>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a2a      	ldr	r2, [pc, #168]	@ (80053b4 <TIM_Base_SetConfig+0x150>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d003      	beq.n	8005316 <TIM_Base_SetConfig+0xb2>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a29      	ldr	r2, [pc, #164]	@ (80053b8 <TIM_Base_SetConfig+0x154>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d108      	bne.n	8005328 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800531c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	68fa      	ldr	r2, [r7, #12]
 8005324:	4313      	orrs	r3, r2
 8005326:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	695b      	ldr	r3, [r3, #20]
 8005332:	4313      	orrs	r3, r2
 8005334:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	689a      	ldr	r2, [r3, #8]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	4a10      	ldr	r2, [pc, #64]	@ (8005390 <TIM_Base_SetConfig+0x12c>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d003      	beq.n	800535c <TIM_Base_SetConfig+0xf8>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	4a12      	ldr	r2, [pc, #72]	@ (80053a0 <TIM_Base_SetConfig+0x13c>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d103      	bne.n	8005364 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	691a      	ldr	r2, [r3, #16]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	f003 0301 	and.w	r3, r3, #1
 8005372:	2b01      	cmp	r3, #1
 8005374:	d105      	bne.n	8005382 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	f023 0201 	bic.w	r2, r3, #1
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	611a      	str	r2, [r3, #16]
  }
}
 8005382:	bf00      	nop
 8005384:	3714      	adds	r7, #20
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr
 800538e:	bf00      	nop
 8005390:	40010000 	.word	0x40010000
 8005394:	40000400 	.word	0x40000400
 8005398:	40000800 	.word	0x40000800
 800539c:	40000c00 	.word	0x40000c00
 80053a0:	40010400 	.word	0x40010400
 80053a4:	40014000 	.word	0x40014000
 80053a8:	40014400 	.word	0x40014400
 80053ac:	40014800 	.word	0x40014800
 80053b0:	40001800 	.word	0x40001800
 80053b4:	40001c00 	.word	0x40001c00
 80053b8:	40002000 	.word	0x40002000

080053bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053bc:	b480      	push	{r7}
 80053be:	b087      	sub	sp, #28
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a1b      	ldr	r3, [r3, #32]
 80053ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a1b      	ldr	r3, [r3, #32]
 80053d0:	f023 0201 	bic.w	r2, r3, #1
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	699b      	ldr	r3, [r3, #24]
 80053e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053e4:	68fa      	ldr	r2, [r7, #12]
 80053e6:	4b2b      	ldr	r3, [pc, #172]	@ (8005494 <TIM_OC1_SetConfig+0xd8>)
 80053e8:	4013      	ands	r3, r2
 80053ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f023 0303 	bic.w	r3, r3, #3
 80053f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	f023 0302 	bic.w	r3, r3, #2
 8005404:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	697a      	ldr	r2, [r7, #20]
 800540c:	4313      	orrs	r3, r2
 800540e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a21      	ldr	r2, [pc, #132]	@ (8005498 <TIM_OC1_SetConfig+0xdc>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d003      	beq.n	8005420 <TIM_OC1_SetConfig+0x64>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	4a20      	ldr	r2, [pc, #128]	@ (800549c <TIM_OC1_SetConfig+0xe0>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d10c      	bne.n	800543a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	f023 0308 	bic.w	r3, r3, #8
 8005426:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	697a      	ldr	r2, [r7, #20]
 800542e:	4313      	orrs	r3, r2
 8005430:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	f023 0304 	bic.w	r3, r3, #4
 8005438:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a16      	ldr	r2, [pc, #88]	@ (8005498 <TIM_OC1_SetConfig+0xdc>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d003      	beq.n	800544a <TIM_OC1_SetConfig+0x8e>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a15      	ldr	r2, [pc, #84]	@ (800549c <TIM_OC1_SetConfig+0xe0>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d111      	bne.n	800546e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005450:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005458:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	4313      	orrs	r3, r2
 8005462:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	4313      	orrs	r3, r2
 800546c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	693a      	ldr	r2, [r7, #16]
 8005472:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	697a      	ldr	r2, [r7, #20]
 8005486:	621a      	str	r2, [r3, #32]
}
 8005488:	bf00      	nop
 800548a:	371c      	adds	r7, #28
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr
 8005494:	fffeff8f 	.word	0xfffeff8f
 8005498:	40010000 	.word	0x40010000
 800549c:	40010400 	.word	0x40010400

080054a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b087      	sub	sp, #28
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a1b      	ldr	r3, [r3, #32]
 80054ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a1b      	ldr	r3, [r3, #32]
 80054b4:	f023 0210 	bic.w	r2, r3, #16
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	699b      	ldr	r3, [r3, #24]
 80054c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80054c8:	68fa      	ldr	r2, [r7, #12]
 80054ca:	4b2e      	ldr	r3, [pc, #184]	@ (8005584 <TIM_OC2_SetConfig+0xe4>)
 80054cc:	4013      	ands	r3, r2
 80054ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	021b      	lsls	r3, r3, #8
 80054de:	68fa      	ldr	r2, [r7, #12]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	f023 0320 	bic.w	r3, r3, #32
 80054ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	011b      	lsls	r3, r3, #4
 80054f2:	697a      	ldr	r2, [r7, #20]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4a23      	ldr	r2, [pc, #140]	@ (8005588 <TIM_OC2_SetConfig+0xe8>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d003      	beq.n	8005508 <TIM_OC2_SetConfig+0x68>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a22      	ldr	r2, [pc, #136]	@ (800558c <TIM_OC2_SetConfig+0xec>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d10d      	bne.n	8005524 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800550e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	011b      	lsls	r3, r3, #4
 8005516:	697a      	ldr	r2, [r7, #20]
 8005518:	4313      	orrs	r3, r2
 800551a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005522:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a18      	ldr	r2, [pc, #96]	@ (8005588 <TIM_OC2_SetConfig+0xe8>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d003      	beq.n	8005534 <TIM_OC2_SetConfig+0x94>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a17      	ldr	r2, [pc, #92]	@ (800558c <TIM_OC2_SetConfig+0xec>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d113      	bne.n	800555c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800553a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005542:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	695b      	ldr	r3, [r3, #20]
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	693a      	ldr	r2, [r7, #16]
 800554c:	4313      	orrs	r3, r2
 800554e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	693a      	ldr	r2, [r7, #16]
 8005558:	4313      	orrs	r3, r2
 800555a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	693a      	ldr	r2, [r7, #16]
 8005560:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	68fa      	ldr	r2, [r7, #12]
 8005566:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	685a      	ldr	r2, [r3, #4]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	621a      	str	r2, [r3, #32]
}
 8005576:	bf00      	nop
 8005578:	371c      	adds	r7, #28
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	feff8fff 	.word	0xfeff8fff
 8005588:	40010000 	.word	0x40010000
 800558c:	40010400 	.word	0x40010400

08005590 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005590:	b480      	push	{r7}
 8005592:	b087      	sub	sp, #28
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a1b      	ldr	r3, [r3, #32]
 800559e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a1b      	ldr	r3, [r3, #32]
 80055a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	69db      	ldr	r3, [r3, #28]
 80055b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80055b8:	68fa      	ldr	r2, [r7, #12]
 80055ba:	4b2d      	ldr	r3, [pc, #180]	@ (8005670 <TIM_OC3_SetConfig+0xe0>)
 80055bc:	4013      	ands	r3, r2
 80055be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f023 0303 	bic.w	r3, r3, #3
 80055c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80055d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	021b      	lsls	r3, r3, #8
 80055e0:	697a      	ldr	r2, [r7, #20]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a22      	ldr	r2, [pc, #136]	@ (8005674 <TIM_OC3_SetConfig+0xe4>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d003      	beq.n	80055f6 <TIM_OC3_SetConfig+0x66>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a21      	ldr	r2, [pc, #132]	@ (8005678 <TIM_OC3_SetConfig+0xe8>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d10d      	bne.n	8005612 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80055fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	021b      	lsls	r3, r3, #8
 8005604:	697a      	ldr	r2, [r7, #20]
 8005606:	4313      	orrs	r3, r2
 8005608:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005610:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a17      	ldr	r2, [pc, #92]	@ (8005674 <TIM_OC3_SetConfig+0xe4>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d003      	beq.n	8005622 <TIM_OC3_SetConfig+0x92>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a16      	ldr	r2, [pc, #88]	@ (8005678 <TIM_OC3_SetConfig+0xe8>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d113      	bne.n	800564a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005628:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005630:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	011b      	lsls	r3, r3, #4
 8005638:	693a      	ldr	r2, [r7, #16]
 800563a:	4313      	orrs	r3, r2
 800563c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	011b      	lsls	r3, r3, #4
 8005644:	693a      	ldr	r2, [r7, #16]
 8005646:	4313      	orrs	r3, r2
 8005648:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	693a      	ldr	r2, [r7, #16]
 800564e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	685a      	ldr	r2, [r3, #4]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	697a      	ldr	r2, [r7, #20]
 8005662:	621a      	str	r2, [r3, #32]
}
 8005664:	bf00      	nop
 8005666:	371c      	adds	r7, #28
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr
 8005670:	fffeff8f 	.word	0xfffeff8f
 8005674:	40010000 	.word	0x40010000
 8005678:	40010400 	.word	0x40010400

0800567c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800567c:	b480      	push	{r7}
 800567e:	b087      	sub	sp, #28
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a1b      	ldr	r3, [r3, #32]
 800568a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6a1b      	ldr	r3, [r3, #32]
 8005690:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	69db      	ldr	r3, [r3, #28]
 80056a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	4b1e      	ldr	r3, [pc, #120]	@ (8005720 <TIM_OC4_SetConfig+0xa4>)
 80056a8:	4013      	ands	r3, r2
 80056aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	021b      	lsls	r3, r3, #8
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	4313      	orrs	r3, r2
 80056be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80056c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	031b      	lsls	r3, r3, #12
 80056ce:	693a      	ldr	r2, [r7, #16]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a13      	ldr	r2, [pc, #76]	@ (8005724 <TIM_OC4_SetConfig+0xa8>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d003      	beq.n	80056e4 <TIM_OC4_SetConfig+0x68>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a12      	ldr	r2, [pc, #72]	@ (8005728 <TIM_OC4_SetConfig+0xac>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d109      	bne.n	80056f8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80056ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	695b      	ldr	r3, [r3, #20]
 80056f0:	019b      	lsls	r3, r3, #6
 80056f2:	697a      	ldr	r2, [r7, #20]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	697a      	ldr	r2, [r7, #20]
 80056fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	685a      	ldr	r2, [r3, #4]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	693a      	ldr	r2, [r7, #16]
 8005710:	621a      	str	r2, [r3, #32]
}
 8005712:	bf00      	nop
 8005714:	371c      	adds	r7, #28
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop
 8005720:	feff8fff 	.word	0xfeff8fff
 8005724:	40010000 	.word	0x40010000
 8005728:	40010400 	.word	0x40010400

0800572c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800572c:	b480      	push	{r7}
 800572e:	b087      	sub	sp, #28
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6a1b      	ldr	r3, [r3, #32]
 800573a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a1b      	ldr	r3, [r3, #32]
 8005740:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	4b1b      	ldr	r3, [pc, #108]	@ (80057c4 <TIM_OC5_SetConfig+0x98>)
 8005758:	4013      	ands	r3, r2
 800575a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	68fa      	ldr	r2, [r7, #12]
 8005762:	4313      	orrs	r3, r2
 8005764:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800576c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	041b      	lsls	r3, r3, #16
 8005774:	693a      	ldr	r2, [r7, #16]
 8005776:	4313      	orrs	r3, r2
 8005778:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4a12      	ldr	r2, [pc, #72]	@ (80057c8 <TIM_OC5_SetConfig+0x9c>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d003      	beq.n	800578a <TIM_OC5_SetConfig+0x5e>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a11      	ldr	r2, [pc, #68]	@ (80057cc <TIM_OC5_SetConfig+0xa0>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d109      	bne.n	800579e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005790:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	695b      	ldr	r3, [r3, #20]
 8005796:	021b      	lsls	r3, r3, #8
 8005798:	697a      	ldr	r2, [r7, #20]
 800579a:	4313      	orrs	r3, r2
 800579c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	697a      	ldr	r2, [r7, #20]
 80057a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	685a      	ldr	r2, [r3, #4]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	621a      	str	r2, [r3, #32]
}
 80057b8:	bf00      	nop
 80057ba:	371c      	adds	r7, #28
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr
 80057c4:	fffeff8f 	.word	0xfffeff8f
 80057c8:	40010000 	.word	0x40010000
 80057cc:	40010400 	.word	0x40010400

080057d0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b087      	sub	sp, #28
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6a1b      	ldr	r3, [r3, #32]
 80057e4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80057f8:	68fa      	ldr	r2, [r7, #12]
 80057fa:	4b1c      	ldr	r3, [pc, #112]	@ (800586c <TIM_OC6_SetConfig+0x9c>)
 80057fc:	4013      	ands	r3, r2
 80057fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	021b      	lsls	r3, r3, #8
 8005806:	68fa      	ldr	r2, [r7, #12]
 8005808:	4313      	orrs	r3, r2
 800580a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005812:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	051b      	lsls	r3, r3, #20
 800581a:	693a      	ldr	r2, [r7, #16]
 800581c:	4313      	orrs	r3, r2
 800581e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4a13      	ldr	r2, [pc, #76]	@ (8005870 <TIM_OC6_SetConfig+0xa0>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d003      	beq.n	8005830 <TIM_OC6_SetConfig+0x60>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4a12      	ldr	r2, [pc, #72]	@ (8005874 <TIM_OC6_SetConfig+0xa4>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d109      	bne.n	8005844 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005836:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	695b      	ldr	r3, [r3, #20]
 800583c:	029b      	lsls	r3, r3, #10
 800583e:	697a      	ldr	r2, [r7, #20]
 8005840:	4313      	orrs	r3, r2
 8005842:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	68fa      	ldr	r2, [r7, #12]
 800584e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	685a      	ldr	r2, [r3, #4]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	693a      	ldr	r2, [r7, #16]
 800585c:	621a      	str	r2, [r3, #32]
}
 800585e:	bf00      	nop
 8005860:	371c      	adds	r7, #28
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr
 800586a:	bf00      	nop
 800586c:	feff8fff 	.word	0xfeff8fff
 8005870:	40010000 	.word	0x40010000
 8005874:	40010400 	.word	0x40010400

08005878 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005878:	b480      	push	{r7}
 800587a:	b087      	sub	sp, #28
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6a1b      	ldr	r3, [r3, #32]
 8005888:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	f023 0201 	bic.w	r2, r3, #1
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	011b      	lsls	r3, r3, #4
 80058a8:	693a      	ldr	r2, [r7, #16]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	f023 030a 	bic.w	r3, r3, #10
 80058b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	693a      	ldr	r2, [r7, #16]
 80058c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	697a      	ldr	r2, [r7, #20]
 80058c8:	621a      	str	r2, [r3, #32]
}
 80058ca:	bf00      	nop
 80058cc:	371c      	adds	r7, #28
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr

080058d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058d6:	b480      	push	{r7}
 80058d8:	b087      	sub	sp, #28
 80058da:	af00      	add	r7, sp, #0
 80058dc:	60f8      	str	r0, [r7, #12]
 80058de:	60b9      	str	r1, [r7, #8]
 80058e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6a1b      	ldr	r3, [r3, #32]
 80058e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6a1b      	ldr	r3, [r3, #32]
 80058ec:	f023 0210 	bic.w	r2, r3, #16
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	699b      	ldr	r3, [r3, #24]
 80058f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005900:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	031b      	lsls	r3, r3, #12
 8005906:	693a      	ldr	r2, [r7, #16]
 8005908:	4313      	orrs	r3, r2
 800590a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005912:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	011b      	lsls	r3, r3, #4
 8005918:	697a      	ldr	r2, [r7, #20]
 800591a:	4313      	orrs	r3, r2
 800591c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	693a      	ldr	r2, [r7, #16]
 8005922:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	697a      	ldr	r2, [r7, #20]
 8005928:	621a      	str	r2, [r3, #32]
}
 800592a:	bf00      	nop
 800592c:	371c      	adds	r7, #28
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr

08005936 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005936:	b480      	push	{r7}
 8005938:	b085      	sub	sp, #20
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
 800593e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800594c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800594e:	683a      	ldr	r2, [r7, #0]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	4313      	orrs	r3, r2
 8005954:	f043 0307 	orr.w	r3, r3, #7
 8005958:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	609a      	str	r2, [r3, #8]
}
 8005960:	bf00      	nop
 8005962:	3714      	adds	r7, #20
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800596c:	b480      	push	{r7}
 800596e:	b087      	sub	sp, #28
 8005970:	af00      	add	r7, sp, #0
 8005972:	60f8      	str	r0, [r7, #12]
 8005974:	60b9      	str	r1, [r7, #8]
 8005976:	607a      	str	r2, [r7, #4]
 8005978:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005986:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	021a      	lsls	r2, r3, #8
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	431a      	orrs	r2, r3
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	4313      	orrs	r3, r2
 8005994:	697a      	ldr	r2, [r7, #20]
 8005996:	4313      	orrs	r3, r2
 8005998:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	697a      	ldr	r2, [r7, #20]
 800599e:	609a      	str	r2, [r3, #8]
}
 80059a0:	bf00      	nop
 80059a2:	371c      	adds	r7, #28
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b085      	sub	sp, #20
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d101      	bne.n	80059c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059c0:	2302      	movs	r3, #2
 80059c2:	e06d      	b.n	8005aa0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2201      	movs	r2, #1
 80059c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2202      	movs	r2, #2
 80059d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a30      	ldr	r2, [pc, #192]	@ (8005aac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d004      	beq.n	80059f8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a2f      	ldr	r2, [pc, #188]	@ (8005ab0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d108      	bne.n	8005a0a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80059fe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a10:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68fa      	ldr	r2, [r7, #12]
 8005a22:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a20      	ldr	r2, [pc, #128]	@ (8005aac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d022      	beq.n	8005a74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a36:	d01d      	beq.n	8005a74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a1d      	ldr	r2, [pc, #116]	@ (8005ab4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d018      	beq.n	8005a74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a1c      	ldr	r2, [pc, #112]	@ (8005ab8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d013      	beq.n	8005a74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a1a      	ldr	r2, [pc, #104]	@ (8005abc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d00e      	beq.n	8005a74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a15      	ldr	r2, [pc, #84]	@ (8005ab0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d009      	beq.n	8005a74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a16      	ldr	r2, [pc, #88]	@ (8005ac0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d004      	beq.n	8005a74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a15      	ldr	r2, [pc, #84]	@ (8005ac4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d10c      	bne.n	8005a8e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a7a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	68ba      	ldr	r2, [r7, #8]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68ba      	ldr	r2, [r7, #8]
 8005a8c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2201      	movs	r2, #1
 8005a92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a9e:	2300      	movs	r3, #0
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3714      	adds	r7, #20
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr
 8005aac:	40010000 	.word	0x40010000
 8005ab0:	40010400 	.word	0x40010400
 8005ab4:	40000400 	.word	0x40000400
 8005ab8:	40000800 	.word	0x40000800
 8005abc:	40000c00 	.word	0x40000c00
 8005ac0:	40014000 	.word	0x40014000
 8005ac4:	40001800 	.word	0x40001800

08005ac8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b083      	sub	sp, #12
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ad0:	bf00      	nop
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b082      	sub	sp, #8
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d101      	bne.n	8005b16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e040      	b.n	8005b98 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d106      	bne.n	8005b2c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f7fb fb9a 	bl	8001260 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2224      	movs	r2, #36	@ 0x24
 8005b30:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f022 0201 	bic.w	r2, r2, #1
 8005b40:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d002      	beq.n	8005b50 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 fd9e 	bl	800668c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 fb37 	bl	80061c4 <UART_SetConfig>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d101      	bne.n	8005b60 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e01b      	b.n	8005b98 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	685a      	ldr	r2, [r3, #4]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	689a      	ldr	r2, [r3, #8]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f042 0201 	orr.w	r2, r2, #1
 8005b8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 fe1d 	bl	80067d0 <UART_CheckIdleState>
 8005b96:	4603      	mov	r3, r0
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3708      	adds	r7, #8
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b0ba      	sub	sp, #232	@ 0xe8
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	69db      	ldr	r3, [r3, #28]
 8005bae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005bc6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005bca:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005bce:	4013      	ands	r3, r2
 8005bd0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005bd4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d115      	bne.n	8005c08 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005bdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005be0:	f003 0320 	and.w	r3, r3, #32
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d00f      	beq.n	8005c08 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005be8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bec:	f003 0320 	and.w	r3, r3, #32
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d009      	beq.n	8005c08 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	f000 82ac 	beq.w	8006156 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	4798      	blx	r3
      }
      return;
 8005c06:	e2a6      	b.n	8006156 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005c08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	f000 8117 	beq.w	8005e40 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005c12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c16:	f003 0301 	and.w	r3, r3, #1
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d106      	bne.n	8005c2c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005c1e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005c22:	4b85      	ldr	r3, [pc, #532]	@ (8005e38 <HAL_UART_IRQHandler+0x298>)
 8005c24:	4013      	ands	r3, r2
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	f000 810a 	beq.w	8005e40 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005c2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c30:	f003 0301 	and.w	r3, r3, #1
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d011      	beq.n	8005c5c <HAL_UART_IRQHandler+0xbc>
 8005c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00b      	beq.n	8005c5c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c52:	f043 0201 	orr.w	r2, r3, #1
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c60:	f003 0302 	and.w	r3, r3, #2
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d011      	beq.n	8005c8c <HAL_UART_IRQHandler+0xec>
 8005c68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c6c:	f003 0301 	and.w	r3, r3, #1
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d00b      	beq.n	8005c8c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2202      	movs	r2, #2
 8005c7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c82:	f043 0204 	orr.w	r2, r3, #4
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c90:	f003 0304 	and.w	r3, r3, #4
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d011      	beq.n	8005cbc <HAL_UART_IRQHandler+0x11c>
 8005c98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c9c:	f003 0301 	and.w	r3, r3, #1
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d00b      	beq.n	8005cbc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2204      	movs	r2, #4
 8005caa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cb2:	f043 0202 	orr.w	r2, r3, #2
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005cbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cc0:	f003 0308 	and.w	r3, r3, #8
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d017      	beq.n	8005cf8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005cc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ccc:	f003 0320 	and.w	r3, r3, #32
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d105      	bne.n	8005ce0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005cd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005cd8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d00b      	beq.n	8005cf8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2208      	movs	r2, #8
 8005ce6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cee:	f043 0208 	orr.w	r2, r3, #8
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005cf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d012      	beq.n	8005d2a <HAL_UART_IRQHandler+0x18a>
 8005d04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d08:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d00c      	beq.n	8005d2a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d20:	f043 0220 	orr.w	r2, r3, #32
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f000 8212 	beq.w	800615a <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005d36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d3a:	f003 0320 	and.w	r3, r3, #32
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d00d      	beq.n	8005d5e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005d42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d46:	f003 0320 	and.w	r3, r3, #32
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d007      	beq.n	8005d5e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d003      	beq.n	8005d5e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d64:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d72:	2b40      	cmp	r3, #64	@ 0x40
 8005d74:	d005      	beq.n	8005d82 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005d76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d7a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d04f      	beq.n	8005e22 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f000 fe39 	bl	80069fa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d92:	2b40      	cmp	r3, #64	@ 0x40
 8005d94:	d141      	bne.n	8005e1a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	3308      	adds	r3, #8
 8005d9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005da4:	e853 3f00 	ldrex	r3, [r3]
 8005da8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005dac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005db0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005db4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	3308      	adds	r3, #8
 8005dbe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005dc2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005dc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005dce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005dd2:	e841 2300 	strex	r3, r2, [r1]
 8005dd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005dda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d1d9      	bne.n	8005d96 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d013      	beq.n	8005e12 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dee:	4a13      	ldr	r2, [pc, #76]	@ (8005e3c <HAL_UART_IRQHandler+0x29c>)
 8005df0:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7fc fba4 	bl	8002544 <HAL_DMA_Abort_IT>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d017      	beq.n	8005e32 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005e0c:	4610      	mov	r0, r2
 8005e0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e10:	e00f      	b.n	8005e32 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 f9b6 	bl	8006184 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e18:	e00b      	b.n	8005e32 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f9b2 	bl	8006184 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e20:	e007      	b.n	8005e32 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f000 f9ae 	bl	8006184 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005e30:	e193      	b.n	800615a <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e32:	bf00      	nop
    return;
 8005e34:	e191      	b.n	800615a <HAL_UART_IRQHandler+0x5ba>
 8005e36:	bf00      	nop
 8005e38:	04000120 	.word	0x04000120
 8005e3c:	08006ac3 	.word	0x08006ac3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	f040 814c 	bne.w	80060e2 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005e4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e4e:	f003 0310 	and.w	r3, r3, #16
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	f000 8145 	beq.w	80060e2 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005e58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e5c:	f003 0310 	and.w	r3, r3, #16
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	f000 813e 	beq.w	80060e2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2210      	movs	r2, #16
 8005e6c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e78:	2b40      	cmp	r3, #64	@ 0x40
 8005e7a:	f040 80b6 	bne.w	8005fea <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005e8a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	f000 8165 	beq.w	800615e <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005e9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	f080 815d 	bcs.w	800615e <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005eaa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005eb2:	69db      	ldr	r3, [r3, #28]
 8005eb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eb8:	f000 8086 	beq.w	8005fc8 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005ec8:	e853 3f00 	ldrex	r3, [r3]
 8005ecc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005ed0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ed4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ed8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005ee6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005eea:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005ef2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005ef6:	e841 2300 	strex	r3, r2, [r1]
 8005efa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005efe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1da      	bne.n	8005ebc <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	3308      	adds	r3, #8
 8005f0c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f10:	e853 3f00 	ldrex	r3, [r3]
 8005f14:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005f16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005f18:	f023 0301 	bic.w	r3, r3, #1
 8005f1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	3308      	adds	r3, #8
 8005f26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005f2a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005f2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f30:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005f32:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005f36:	e841 2300 	strex	r3, r2, [r1]
 8005f3a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005f3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1e1      	bne.n	8005f06 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	3308      	adds	r3, #8
 8005f48:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f4c:	e853 3f00 	ldrex	r3, [r3]
 8005f50:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005f52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	3308      	adds	r3, #8
 8005f62:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005f66:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005f68:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f6a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005f6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005f6e:	e841 2300 	strex	r3, r2, [r1]
 8005f72:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005f74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d1e3      	bne.n	8005f42 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2220      	movs	r2, #32
 8005f7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f90:	e853 3f00 	ldrex	r3, [r3]
 8005f94:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005f96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f98:	f023 0310 	bic.w	r3, r3, #16
 8005f9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005faa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005fac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005fb0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005fb2:	e841 2300 	strex	r3, r2, [r1]
 8005fb6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005fb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d1e4      	bne.n	8005f88 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f7fc fa4e 	bl	8002464 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2202      	movs	r2, #2
 8005fcc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 f8d8 	bl	8006198 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005fe8:	e0b9      	b.n	800615e <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006004:	b29b      	uxth	r3, r3
 8006006:	2b00      	cmp	r3, #0
 8006008:	f000 80ab 	beq.w	8006162 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 800600c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 80a6 	beq.w	8006162 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800601c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800601e:	e853 3f00 	ldrex	r3, [r3]
 8006022:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006024:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006026:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800602a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	461a      	mov	r2, r3
 8006034:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006038:	647b      	str	r3, [r7, #68]	@ 0x44
 800603a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800603c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800603e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006040:	e841 2300 	strex	r3, r2, [r1]
 8006044:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006046:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1e4      	bne.n	8006016 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	3308      	adds	r3, #8
 8006052:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006056:	e853 3f00 	ldrex	r3, [r3]
 800605a:	623b      	str	r3, [r7, #32]
   return(result);
 800605c:	6a3b      	ldr	r3, [r7, #32]
 800605e:	f023 0301 	bic.w	r3, r3, #1
 8006062:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	3308      	adds	r3, #8
 800606c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006070:	633a      	str	r2, [r7, #48]	@ 0x30
 8006072:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006074:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006076:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006078:	e841 2300 	strex	r3, r2, [r1]
 800607c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800607e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1e3      	bne.n	800604c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2220      	movs	r2, #32
 8006088:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	e853 3f00 	ldrex	r3, [r3]
 80060a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f023 0310 	bic.w	r3, r3, #16
 80060ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	461a      	mov	r2, r3
 80060b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80060ba:	61fb      	str	r3, [r7, #28]
 80060bc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060be:	69b9      	ldr	r1, [r7, #24]
 80060c0:	69fa      	ldr	r2, [r7, #28]
 80060c2:	e841 2300 	strex	r3, r2, [r1]
 80060c6:	617b      	str	r3, [r7, #20]
   return(result);
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d1e4      	bne.n	8006098 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2202      	movs	r2, #2
 80060d2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80060d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80060d8:	4619      	mov	r1, r3
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 f85c 	bl	8006198 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80060e0:	e03f      	b.n	8006162 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80060e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00e      	beq.n	800610c <HAL_UART_IRQHandler+0x56c>
 80060ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d008      	beq.n	800610c <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006102:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f000 f853 	bl	80061b0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800610a:	e02d      	b.n	8006168 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800610c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006114:	2b00      	cmp	r3, #0
 8006116:	d00e      	beq.n	8006136 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800611c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006120:	2b00      	cmp	r3, #0
 8006122:	d008      	beq.n	8006136 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006128:	2b00      	cmp	r3, #0
 800612a:	d01c      	beq.n	8006166 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	4798      	blx	r3
    }
    return;
 8006134:	e017      	b.n	8006166 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800613a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800613e:	2b00      	cmp	r3, #0
 8006140:	d012      	beq.n	8006168 <HAL_UART_IRQHandler+0x5c8>
 8006142:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800614a:	2b00      	cmp	r3, #0
 800614c:	d00c      	beq.n	8006168 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 fccd 	bl	8006aee <UART_EndTransmit_IT>
    return;
 8006154:	e008      	b.n	8006168 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006156:	bf00      	nop
 8006158:	e006      	b.n	8006168 <HAL_UART_IRQHandler+0x5c8>
    return;
 800615a:	bf00      	nop
 800615c:	e004      	b.n	8006168 <HAL_UART_IRQHandler+0x5c8>
      return;
 800615e:	bf00      	nop
 8006160:	e002      	b.n	8006168 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006162:	bf00      	nop
 8006164:	e000      	b.n	8006168 <HAL_UART_IRQHandler+0x5c8>
    return;
 8006166:	bf00      	nop
  }

}
 8006168:	37e8      	adds	r7, #232	@ 0xe8
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
 800616e:	bf00      	nop

08006170 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006170:	b480      	push	{r7}
 8006172:	b083      	sub	sp, #12
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006178:	bf00      	nop
 800617a:	370c      	adds	r7, #12
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr

08006184 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006184:	b480      	push	{r7}
 8006186:	b083      	sub	sp, #12
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800618c:	bf00      	nop
 800618e:	370c      	adds	r7, #12
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr

08006198 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006198:	b480      	push	{r7}
 800619a:	b083      	sub	sp, #12
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	460b      	mov	r3, r1
 80061a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80061a4:	bf00      	nop
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80061b8:	bf00      	nop
 80061ba:	370c      	adds	r7, #12
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b088      	sub	sp, #32
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80061cc:	2300      	movs	r3, #0
 80061ce:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	689a      	ldr	r2, [r3, #8]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	431a      	orrs	r2, r3
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	431a      	orrs	r2, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	69db      	ldr	r3, [r3, #28]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	4ba6      	ldr	r3, [pc, #664]	@ (8006488 <UART_SetConfig+0x2c4>)
 80061f0:	4013      	ands	r3, r2
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	6812      	ldr	r2, [r2, #0]
 80061f6:	6979      	ldr	r1, [r7, #20]
 80061f8:	430b      	orrs	r3, r1
 80061fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	68da      	ldr	r2, [r3, #12]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	430a      	orrs	r2, r1
 8006210:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	699b      	ldr	r3, [r3, #24]
 8006216:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a1b      	ldr	r3, [r3, #32]
 800621c:	697a      	ldr	r2, [r7, #20]
 800621e:	4313      	orrs	r3, r2
 8006220:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	697a      	ldr	r2, [r7, #20]
 8006232:	430a      	orrs	r2, r1
 8006234:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a94      	ldr	r2, [pc, #592]	@ (800648c <UART_SetConfig+0x2c8>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d120      	bne.n	8006282 <UART_SetConfig+0xbe>
 8006240:	4b93      	ldr	r3, [pc, #588]	@ (8006490 <UART_SetConfig+0x2cc>)
 8006242:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006246:	f003 0303 	and.w	r3, r3, #3
 800624a:	2b03      	cmp	r3, #3
 800624c:	d816      	bhi.n	800627c <UART_SetConfig+0xb8>
 800624e:	a201      	add	r2, pc, #4	@ (adr r2, 8006254 <UART_SetConfig+0x90>)
 8006250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006254:	08006265 	.word	0x08006265
 8006258:	08006271 	.word	0x08006271
 800625c:	0800626b 	.word	0x0800626b
 8006260:	08006277 	.word	0x08006277
 8006264:	2301      	movs	r3, #1
 8006266:	77fb      	strb	r3, [r7, #31]
 8006268:	e150      	b.n	800650c <UART_SetConfig+0x348>
 800626a:	2302      	movs	r3, #2
 800626c:	77fb      	strb	r3, [r7, #31]
 800626e:	e14d      	b.n	800650c <UART_SetConfig+0x348>
 8006270:	2304      	movs	r3, #4
 8006272:	77fb      	strb	r3, [r7, #31]
 8006274:	e14a      	b.n	800650c <UART_SetConfig+0x348>
 8006276:	2308      	movs	r3, #8
 8006278:	77fb      	strb	r3, [r7, #31]
 800627a:	e147      	b.n	800650c <UART_SetConfig+0x348>
 800627c:	2310      	movs	r3, #16
 800627e:	77fb      	strb	r3, [r7, #31]
 8006280:	e144      	b.n	800650c <UART_SetConfig+0x348>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a83      	ldr	r2, [pc, #524]	@ (8006494 <UART_SetConfig+0x2d0>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d132      	bne.n	80062f2 <UART_SetConfig+0x12e>
 800628c:	4b80      	ldr	r3, [pc, #512]	@ (8006490 <UART_SetConfig+0x2cc>)
 800628e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006292:	f003 030c 	and.w	r3, r3, #12
 8006296:	2b0c      	cmp	r3, #12
 8006298:	d828      	bhi.n	80062ec <UART_SetConfig+0x128>
 800629a:	a201      	add	r2, pc, #4	@ (adr r2, 80062a0 <UART_SetConfig+0xdc>)
 800629c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062a0:	080062d5 	.word	0x080062d5
 80062a4:	080062ed 	.word	0x080062ed
 80062a8:	080062ed 	.word	0x080062ed
 80062ac:	080062ed 	.word	0x080062ed
 80062b0:	080062e1 	.word	0x080062e1
 80062b4:	080062ed 	.word	0x080062ed
 80062b8:	080062ed 	.word	0x080062ed
 80062bc:	080062ed 	.word	0x080062ed
 80062c0:	080062db 	.word	0x080062db
 80062c4:	080062ed 	.word	0x080062ed
 80062c8:	080062ed 	.word	0x080062ed
 80062cc:	080062ed 	.word	0x080062ed
 80062d0:	080062e7 	.word	0x080062e7
 80062d4:	2300      	movs	r3, #0
 80062d6:	77fb      	strb	r3, [r7, #31]
 80062d8:	e118      	b.n	800650c <UART_SetConfig+0x348>
 80062da:	2302      	movs	r3, #2
 80062dc:	77fb      	strb	r3, [r7, #31]
 80062de:	e115      	b.n	800650c <UART_SetConfig+0x348>
 80062e0:	2304      	movs	r3, #4
 80062e2:	77fb      	strb	r3, [r7, #31]
 80062e4:	e112      	b.n	800650c <UART_SetConfig+0x348>
 80062e6:	2308      	movs	r3, #8
 80062e8:	77fb      	strb	r3, [r7, #31]
 80062ea:	e10f      	b.n	800650c <UART_SetConfig+0x348>
 80062ec:	2310      	movs	r3, #16
 80062ee:	77fb      	strb	r3, [r7, #31]
 80062f0:	e10c      	b.n	800650c <UART_SetConfig+0x348>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a68      	ldr	r2, [pc, #416]	@ (8006498 <UART_SetConfig+0x2d4>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d120      	bne.n	800633e <UART_SetConfig+0x17a>
 80062fc:	4b64      	ldr	r3, [pc, #400]	@ (8006490 <UART_SetConfig+0x2cc>)
 80062fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006302:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006306:	2b30      	cmp	r3, #48	@ 0x30
 8006308:	d013      	beq.n	8006332 <UART_SetConfig+0x16e>
 800630a:	2b30      	cmp	r3, #48	@ 0x30
 800630c:	d814      	bhi.n	8006338 <UART_SetConfig+0x174>
 800630e:	2b20      	cmp	r3, #32
 8006310:	d009      	beq.n	8006326 <UART_SetConfig+0x162>
 8006312:	2b20      	cmp	r3, #32
 8006314:	d810      	bhi.n	8006338 <UART_SetConfig+0x174>
 8006316:	2b00      	cmp	r3, #0
 8006318:	d002      	beq.n	8006320 <UART_SetConfig+0x15c>
 800631a:	2b10      	cmp	r3, #16
 800631c:	d006      	beq.n	800632c <UART_SetConfig+0x168>
 800631e:	e00b      	b.n	8006338 <UART_SetConfig+0x174>
 8006320:	2300      	movs	r3, #0
 8006322:	77fb      	strb	r3, [r7, #31]
 8006324:	e0f2      	b.n	800650c <UART_SetConfig+0x348>
 8006326:	2302      	movs	r3, #2
 8006328:	77fb      	strb	r3, [r7, #31]
 800632a:	e0ef      	b.n	800650c <UART_SetConfig+0x348>
 800632c:	2304      	movs	r3, #4
 800632e:	77fb      	strb	r3, [r7, #31]
 8006330:	e0ec      	b.n	800650c <UART_SetConfig+0x348>
 8006332:	2308      	movs	r3, #8
 8006334:	77fb      	strb	r3, [r7, #31]
 8006336:	e0e9      	b.n	800650c <UART_SetConfig+0x348>
 8006338:	2310      	movs	r3, #16
 800633a:	77fb      	strb	r3, [r7, #31]
 800633c:	e0e6      	b.n	800650c <UART_SetConfig+0x348>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a56      	ldr	r2, [pc, #344]	@ (800649c <UART_SetConfig+0x2d8>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d120      	bne.n	800638a <UART_SetConfig+0x1c6>
 8006348:	4b51      	ldr	r3, [pc, #324]	@ (8006490 <UART_SetConfig+0x2cc>)
 800634a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800634e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006352:	2bc0      	cmp	r3, #192	@ 0xc0
 8006354:	d013      	beq.n	800637e <UART_SetConfig+0x1ba>
 8006356:	2bc0      	cmp	r3, #192	@ 0xc0
 8006358:	d814      	bhi.n	8006384 <UART_SetConfig+0x1c0>
 800635a:	2b80      	cmp	r3, #128	@ 0x80
 800635c:	d009      	beq.n	8006372 <UART_SetConfig+0x1ae>
 800635e:	2b80      	cmp	r3, #128	@ 0x80
 8006360:	d810      	bhi.n	8006384 <UART_SetConfig+0x1c0>
 8006362:	2b00      	cmp	r3, #0
 8006364:	d002      	beq.n	800636c <UART_SetConfig+0x1a8>
 8006366:	2b40      	cmp	r3, #64	@ 0x40
 8006368:	d006      	beq.n	8006378 <UART_SetConfig+0x1b4>
 800636a:	e00b      	b.n	8006384 <UART_SetConfig+0x1c0>
 800636c:	2300      	movs	r3, #0
 800636e:	77fb      	strb	r3, [r7, #31]
 8006370:	e0cc      	b.n	800650c <UART_SetConfig+0x348>
 8006372:	2302      	movs	r3, #2
 8006374:	77fb      	strb	r3, [r7, #31]
 8006376:	e0c9      	b.n	800650c <UART_SetConfig+0x348>
 8006378:	2304      	movs	r3, #4
 800637a:	77fb      	strb	r3, [r7, #31]
 800637c:	e0c6      	b.n	800650c <UART_SetConfig+0x348>
 800637e:	2308      	movs	r3, #8
 8006380:	77fb      	strb	r3, [r7, #31]
 8006382:	e0c3      	b.n	800650c <UART_SetConfig+0x348>
 8006384:	2310      	movs	r3, #16
 8006386:	77fb      	strb	r3, [r7, #31]
 8006388:	e0c0      	b.n	800650c <UART_SetConfig+0x348>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a44      	ldr	r2, [pc, #272]	@ (80064a0 <UART_SetConfig+0x2dc>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d125      	bne.n	80063e0 <UART_SetConfig+0x21c>
 8006394:	4b3e      	ldr	r3, [pc, #248]	@ (8006490 <UART_SetConfig+0x2cc>)
 8006396:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800639a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800639e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063a2:	d017      	beq.n	80063d4 <UART_SetConfig+0x210>
 80063a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063a8:	d817      	bhi.n	80063da <UART_SetConfig+0x216>
 80063aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063ae:	d00b      	beq.n	80063c8 <UART_SetConfig+0x204>
 80063b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063b4:	d811      	bhi.n	80063da <UART_SetConfig+0x216>
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d003      	beq.n	80063c2 <UART_SetConfig+0x1fe>
 80063ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063be:	d006      	beq.n	80063ce <UART_SetConfig+0x20a>
 80063c0:	e00b      	b.n	80063da <UART_SetConfig+0x216>
 80063c2:	2300      	movs	r3, #0
 80063c4:	77fb      	strb	r3, [r7, #31]
 80063c6:	e0a1      	b.n	800650c <UART_SetConfig+0x348>
 80063c8:	2302      	movs	r3, #2
 80063ca:	77fb      	strb	r3, [r7, #31]
 80063cc:	e09e      	b.n	800650c <UART_SetConfig+0x348>
 80063ce:	2304      	movs	r3, #4
 80063d0:	77fb      	strb	r3, [r7, #31]
 80063d2:	e09b      	b.n	800650c <UART_SetConfig+0x348>
 80063d4:	2308      	movs	r3, #8
 80063d6:	77fb      	strb	r3, [r7, #31]
 80063d8:	e098      	b.n	800650c <UART_SetConfig+0x348>
 80063da:	2310      	movs	r3, #16
 80063dc:	77fb      	strb	r3, [r7, #31]
 80063de:	e095      	b.n	800650c <UART_SetConfig+0x348>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a2f      	ldr	r2, [pc, #188]	@ (80064a4 <UART_SetConfig+0x2e0>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d125      	bne.n	8006436 <UART_SetConfig+0x272>
 80063ea:	4b29      	ldr	r3, [pc, #164]	@ (8006490 <UART_SetConfig+0x2cc>)
 80063ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80063f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80063f8:	d017      	beq.n	800642a <UART_SetConfig+0x266>
 80063fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80063fe:	d817      	bhi.n	8006430 <UART_SetConfig+0x26c>
 8006400:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006404:	d00b      	beq.n	800641e <UART_SetConfig+0x25a>
 8006406:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800640a:	d811      	bhi.n	8006430 <UART_SetConfig+0x26c>
 800640c:	2b00      	cmp	r3, #0
 800640e:	d003      	beq.n	8006418 <UART_SetConfig+0x254>
 8006410:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006414:	d006      	beq.n	8006424 <UART_SetConfig+0x260>
 8006416:	e00b      	b.n	8006430 <UART_SetConfig+0x26c>
 8006418:	2301      	movs	r3, #1
 800641a:	77fb      	strb	r3, [r7, #31]
 800641c:	e076      	b.n	800650c <UART_SetConfig+0x348>
 800641e:	2302      	movs	r3, #2
 8006420:	77fb      	strb	r3, [r7, #31]
 8006422:	e073      	b.n	800650c <UART_SetConfig+0x348>
 8006424:	2304      	movs	r3, #4
 8006426:	77fb      	strb	r3, [r7, #31]
 8006428:	e070      	b.n	800650c <UART_SetConfig+0x348>
 800642a:	2308      	movs	r3, #8
 800642c:	77fb      	strb	r3, [r7, #31]
 800642e:	e06d      	b.n	800650c <UART_SetConfig+0x348>
 8006430:	2310      	movs	r3, #16
 8006432:	77fb      	strb	r3, [r7, #31]
 8006434:	e06a      	b.n	800650c <UART_SetConfig+0x348>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a1b      	ldr	r2, [pc, #108]	@ (80064a8 <UART_SetConfig+0x2e4>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d138      	bne.n	80064b2 <UART_SetConfig+0x2ee>
 8006440:	4b13      	ldr	r3, [pc, #76]	@ (8006490 <UART_SetConfig+0x2cc>)
 8006442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006446:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800644a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800644e:	d017      	beq.n	8006480 <UART_SetConfig+0x2bc>
 8006450:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006454:	d82a      	bhi.n	80064ac <UART_SetConfig+0x2e8>
 8006456:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800645a:	d00b      	beq.n	8006474 <UART_SetConfig+0x2b0>
 800645c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006460:	d824      	bhi.n	80064ac <UART_SetConfig+0x2e8>
 8006462:	2b00      	cmp	r3, #0
 8006464:	d003      	beq.n	800646e <UART_SetConfig+0x2aa>
 8006466:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800646a:	d006      	beq.n	800647a <UART_SetConfig+0x2b6>
 800646c:	e01e      	b.n	80064ac <UART_SetConfig+0x2e8>
 800646e:	2300      	movs	r3, #0
 8006470:	77fb      	strb	r3, [r7, #31]
 8006472:	e04b      	b.n	800650c <UART_SetConfig+0x348>
 8006474:	2302      	movs	r3, #2
 8006476:	77fb      	strb	r3, [r7, #31]
 8006478:	e048      	b.n	800650c <UART_SetConfig+0x348>
 800647a:	2304      	movs	r3, #4
 800647c:	77fb      	strb	r3, [r7, #31]
 800647e:	e045      	b.n	800650c <UART_SetConfig+0x348>
 8006480:	2308      	movs	r3, #8
 8006482:	77fb      	strb	r3, [r7, #31]
 8006484:	e042      	b.n	800650c <UART_SetConfig+0x348>
 8006486:	bf00      	nop
 8006488:	efff69f3 	.word	0xefff69f3
 800648c:	40011000 	.word	0x40011000
 8006490:	40023800 	.word	0x40023800
 8006494:	40004400 	.word	0x40004400
 8006498:	40004800 	.word	0x40004800
 800649c:	40004c00 	.word	0x40004c00
 80064a0:	40005000 	.word	0x40005000
 80064a4:	40011400 	.word	0x40011400
 80064a8:	40007800 	.word	0x40007800
 80064ac:	2310      	movs	r3, #16
 80064ae:	77fb      	strb	r3, [r7, #31]
 80064b0:	e02c      	b.n	800650c <UART_SetConfig+0x348>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a72      	ldr	r2, [pc, #456]	@ (8006680 <UART_SetConfig+0x4bc>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d125      	bne.n	8006508 <UART_SetConfig+0x344>
 80064bc:	4b71      	ldr	r3, [pc, #452]	@ (8006684 <UART_SetConfig+0x4c0>)
 80064be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064c2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80064c6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80064ca:	d017      	beq.n	80064fc <UART_SetConfig+0x338>
 80064cc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80064d0:	d817      	bhi.n	8006502 <UART_SetConfig+0x33e>
 80064d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064d6:	d00b      	beq.n	80064f0 <UART_SetConfig+0x32c>
 80064d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064dc:	d811      	bhi.n	8006502 <UART_SetConfig+0x33e>
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d003      	beq.n	80064ea <UART_SetConfig+0x326>
 80064e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064e6:	d006      	beq.n	80064f6 <UART_SetConfig+0x332>
 80064e8:	e00b      	b.n	8006502 <UART_SetConfig+0x33e>
 80064ea:	2300      	movs	r3, #0
 80064ec:	77fb      	strb	r3, [r7, #31]
 80064ee:	e00d      	b.n	800650c <UART_SetConfig+0x348>
 80064f0:	2302      	movs	r3, #2
 80064f2:	77fb      	strb	r3, [r7, #31]
 80064f4:	e00a      	b.n	800650c <UART_SetConfig+0x348>
 80064f6:	2304      	movs	r3, #4
 80064f8:	77fb      	strb	r3, [r7, #31]
 80064fa:	e007      	b.n	800650c <UART_SetConfig+0x348>
 80064fc:	2308      	movs	r3, #8
 80064fe:	77fb      	strb	r3, [r7, #31]
 8006500:	e004      	b.n	800650c <UART_SetConfig+0x348>
 8006502:	2310      	movs	r3, #16
 8006504:	77fb      	strb	r3, [r7, #31]
 8006506:	e001      	b.n	800650c <UART_SetConfig+0x348>
 8006508:	2310      	movs	r3, #16
 800650a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	69db      	ldr	r3, [r3, #28]
 8006510:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006514:	d15b      	bne.n	80065ce <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006516:	7ffb      	ldrb	r3, [r7, #31]
 8006518:	2b08      	cmp	r3, #8
 800651a:	d828      	bhi.n	800656e <UART_SetConfig+0x3aa>
 800651c:	a201      	add	r2, pc, #4	@ (adr r2, 8006524 <UART_SetConfig+0x360>)
 800651e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006522:	bf00      	nop
 8006524:	08006549 	.word	0x08006549
 8006528:	08006551 	.word	0x08006551
 800652c:	08006559 	.word	0x08006559
 8006530:	0800656f 	.word	0x0800656f
 8006534:	0800655f 	.word	0x0800655f
 8006538:	0800656f 	.word	0x0800656f
 800653c:	0800656f 	.word	0x0800656f
 8006540:	0800656f 	.word	0x0800656f
 8006544:	08006567 	.word	0x08006567
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006548:	f7fd fe06 	bl	8004158 <HAL_RCC_GetPCLK1Freq>
 800654c:	61b8      	str	r0, [r7, #24]
        break;
 800654e:	e013      	b.n	8006578 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006550:	f7fd fe16 	bl	8004180 <HAL_RCC_GetPCLK2Freq>
 8006554:	61b8      	str	r0, [r7, #24]
        break;
 8006556:	e00f      	b.n	8006578 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006558:	4b4b      	ldr	r3, [pc, #300]	@ (8006688 <UART_SetConfig+0x4c4>)
 800655a:	61bb      	str	r3, [r7, #24]
        break;
 800655c:	e00c      	b.n	8006578 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800655e:	f7fd fce9 	bl	8003f34 <HAL_RCC_GetSysClockFreq>
 8006562:	61b8      	str	r0, [r7, #24]
        break;
 8006564:	e008      	b.n	8006578 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006566:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800656a:	61bb      	str	r3, [r7, #24]
        break;
 800656c:	e004      	b.n	8006578 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800656e:	2300      	movs	r3, #0
 8006570:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	77bb      	strb	r3, [r7, #30]
        break;
 8006576:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006578:	69bb      	ldr	r3, [r7, #24]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d074      	beq.n	8006668 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800657e:	69bb      	ldr	r3, [r7, #24]
 8006580:	005a      	lsls	r2, r3, #1
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	085b      	lsrs	r3, r3, #1
 8006588:	441a      	add	r2, r3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006592:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	2b0f      	cmp	r3, #15
 8006598:	d916      	bls.n	80065c8 <UART_SetConfig+0x404>
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065a0:	d212      	bcs.n	80065c8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	f023 030f 	bic.w	r3, r3, #15
 80065aa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	085b      	lsrs	r3, r3, #1
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	f003 0307 	and.w	r3, r3, #7
 80065b6:	b29a      	uxth	r2, r3
 80065b8:	89fb      	ldrh	r3, [r7, #14]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	89fa      	ldrh	r2, [r7, #14]
 80065c4:	60da      	str	r2, [r3, #12]
 80065c6:	e04f      	b.n	8006668 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	77bb      	strb	r3, [r7, #30]
 80065cc:	e04c      	b.n	8006668 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80065ce:	7ffb      	ldrb	r3, [r7, #31]
 80065d0:	2b08      	cmp	r3, #8
 80065d2:	d828      	bhi.n	8006626 <UART_SetConfig+0x462>
 80065d4:	a201      	add	r2, pc, #4	@ (adr r2, 80065dc <UART_SetConfig+0x418>)
 80065d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065da:	bf00      	nop
 80065dc:	08006601 	.word	0x08006601
 80065e0:	08006609 	.word	0x08006609
 80065e4:	08006611 	.word	0x08006611
 80065e8:	08006627 	.word	0x08006627
 80065ec:	08006617 	.word	0x08006617
 80065f0:	08006627 	.word	0x08006627
 80065f4:	08006627 	.word	0x08006627
 80065f8:	08006627 	.word	0x08006627
 80065fc:	0800661f 	.word	0x0800661f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006600:	f7fd fdaa 	bl	8004158 <HAL_RCC_GetPCLK1Freq>
 8006604:	61b8      	str	r0, [r7, #24]
        break;
 8006606:	e013      	b.n	8006630 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006608:	f7fd fdba 	bl	8004180 <HAL_RCC_GetPCLK2Freq>
 800660c:	61b8      	str	r0, [r7, #24]
        break;
 800660e:	e00f      	b.n	8006630 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006610:	4b1d      	ldr	r3, [pc, #116]	@ (8006688 <UART_SetConfig+0x4c4>)
 8006612:	61bb      	str	r3, [r7, #24]
        break;
 8006614:	e00c      	b.n	8006630 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006616:	f7fd fc8d 	bl	8003f34 <HAL_RCC_GetSysClockFreq>
 800661a:	61b8      	str	r0, [r7, #24]
        break;
 800661c:	e008      	b.n	8006630 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800661e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006622:	61bb      	str	r3, [r7, #24]
        break;
 8006624:	e004      	b.n	8006630 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006626:	2300      	movs	r3, #0
 8006628:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800662a:	2301      	movs	r3, #1
 800662c:	77bb      	strb	r3, [r7, #30]
        break;
 800662e:	bf00      	nop
    }

    if (pclk != 0U)
 8006630:	69bb      	ldr	r3, [r7, #24]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d018      	beq.n	8006668 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	085a      	lsrs	r2, r3, #1
 800663c:	69bb      	ldr	r3, [r7, #24]
 800663e:	441a      	add	r2, r3
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	fbb2 f3f3 	udiv	r3, r2, r3
 8006648:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	2b0f      	cmp	r3, #15
 800664e:	d909      	bls.n	8006664 <UART_SetConfig+0x4a0>
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006656:	d205      	bcs.n	8006664 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	b29a      	uxth	r2, r3
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	60da      	str	r2, [r3, #12]
 8006662:	e001      	b.n	8006668 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006664:	2301      	movs	r3, #1
 8006666:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006674:	7fbb      	ldrb	r3, [r7, #30]
}
 8006676:	4618      	mov	r0, r3
 8006678:	3720      	adds	r7, #32
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop
 8006680:	40007c00 	.word	0x40007c00
 8006684:	40023800 	.word	0x40023800
 8006688:	00f42400 	.word	0x00f42400

0800668c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800668c:	b480      	push	{r7}
 800668e:	b083      	sub	sp, #12
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006698:	f003 0308 	and.w	r3, r3, #8
 800669c:	2b00      	cmp	r3, #0
 800669e:	d00a      	beq.n	80066b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	430a      	orrs	r2, r1
 80066b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ba:	f003 0301 	and.w	r3, r3, #1
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d00a      	beq.n	80066d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	430a      	orrs	r2, r1
 80066d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066dc:	f003 0302 	and.w	r3, r3, #2
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d00a      	beq.n	80066fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	430a      	orrs	r2, r1
 80066f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066fe:	f003 0304 	and.w	r3, r3, #4
 8006702:	2b00      	cmp	r3, #0
 8006704:	d00a      	beq.n	800671c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	430a      	orrs	r2, r1
 800671a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006720:	f003 0310 	and.w	r3, r3, #16
 8006724:	2b00      	cmp	r3, #0
 8006726:	d00a      	beq.n	800673e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	430a      	orrs	r2, r1
 800673c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006742:	f003 0320 	and.w	r3, r3, #32
 8006746:	2b00      	cmp	r3, #0
 8006748:	d00a      	beq.n	8006760 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	430a      	orrs	r2, r1
 800675e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006768:	2b00      	cmp	r3, #0
 800676a:	d01a      	beq.n	80067a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	430a      	orrs	r2, r1
 8006780:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006786:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800678a:	d10a      	bne.n	80067a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	430a      	orrs	r2, r1
 80067a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00a      	beq.n	80067c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	430a      	orrs	r2, r1
 80067c2:	605a      	str	r2, [r3, #4]
  }
}
 80067c4:	bf00      	nop
 80067c6:	370c      	adds	r7, #12
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr

080067d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b098      	sub	sp, #96	@ 0x60
 80067d4:	af02      	add	r7, sp, #8
 80067d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067e0:	f7fa ffc8 	bl	8001774 <HAL_GetTick>
 80067e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 0308 	and.w	r3, r3, #8
 80067f0:	2b08      	cmp	r3, #8
 80067f2:	d12e      	bne.n	8006852 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80067f8:	9300      	str	r3, [sp, #0]
 80067fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067fc:	2200      	movs	r2, #0
 80067fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 f88c 	bl	8006920 <UART_WaitOnFlagUntilTimeout>
 8006808:	4603      	mov	r3, r0
 800680a:	2b00      	cmp	r3, #0
 800680c:	d021      	beq.n	8006852 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006816:	e853 3f00 	ldrex	r3, [r3]
 800681a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800681c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800681e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006822:	653b      	str	r3, [r7, #80]	@ 0x50
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	461a      	mov	r2, r3
 800682a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800682c:	647b      	str	r3, [r7, #68]	@ 0x44
 800682e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006830:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006832:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006834:	e841 2300 	strex	r3, r2, [r1]
 8006838:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800683a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800683c:	2b00      	cmp	r3, #0
 800683e:	d1e6      	bne.n	800680e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2220      	movs	r2, #32
 8006844:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800684e:	2303      	movs	r3, #3
 8006850:	e062      	b.n	8006918 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 0304 	and.w	r3, r3, #4
 800685c:	2b04      	cmp	r3, #4
 800685e:	d149      	bne.n	80068f4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006860:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006864:	9300      	str	r3, [sp, #0]
 8006866:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006868:	2200      	movs	r2, #0
 800686a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f000 f856 	bl	8006920 <UART_WaitOnFlagUntilTimeout>
 8006874:	4603      	mov	r3, r0
 8006876:	2b00      	cmp	r3, #0
 8006878:	d03c      	beq.n	80068f4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006882:	e853 3f00 	ldrex	r3, [r3]
 8006886:	623b      	str	r3, [r7, #32]
   return(result);
 8006888:	6a3b      	ldr	r3, [r7, #32]
 800688a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800688e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	461a      	mov	r2, r3
 8006896:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006898:	633b      	str	r3, [r7, #48]	@ 0x30
 800689a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800689e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068a0:	e841 2300 	strex	r3, r2, [r1]
 80068a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d1e6      	bne.n	800687a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	3308      	adds	r3, #8
 80068b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	e853 3f00 	ldrex	r3, [r3]
 80068ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f023 0301 	bic.w	r3, r3, #1
 80068c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	3308      	adds	r3, #8
 80068ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068cc:	61fa      	str	r2, [r7, #28]
 80068ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d0:	69b9      	ldr	r1, [r7, #24]
 80068d2:	69fa      	ldr	r2, [r7, #28]
 80068d4:	e841 2300 	strex	r3, r2, [r1]
 80068d8:	617b      	str	r3, [r7, #20]
   return(result);
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1e5      	bne.n	80068ac <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2220      	movs	r2, #32
 80068e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068f0:	2303      	movs	r3, #3
 80068f2:	e011      	b.n	8006918 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2220      	movs	r2, #32
 80068f8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2220      	movs	r2, #32
 80068fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006916:	2300      	movs	r3, #0
}
 8006918:	4618      	mov	r0, r3
 800691a:	3758      	adds	r7, #88	@ 0x58
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}

08006920 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b084      	sub	sp, #16
 8006924:	af00      	add	r7, sp, #0
 8006926:	60f8      	str	r0, [r7, #12]
 8006928:	60b9      	str	r1, [r7, #8]
 800692a:	603b      	str	r3, [r7, #0]
 800692c:	4613      	mov	r3, r2
 800692e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006930:	e04f      	b.n	80069d2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006938:	d04b      	beq.n	80069d2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800693a:	f7fa ff1b 	bl	8001774 <HAL_GetTick>
 800693e:	4602      	mov	r2, r0
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	1ad3      	subs	r3, r2, r3
 8006944:	69ba      	ldr	r2, [r7, #24]
 8006946:	429a      	cmp	r2, r3
 8006948:	d302      	bcc.n	8006950 <UART_WaitOnFlagUntilTimeout+0x30>
 800694a:	69bb      	ldr	r3, [r7, #24]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d101      	bne.n	8006954 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006950:	2303      	movs	r3, #3
 8006952:	e04e      	b.n	80069f2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 0304 	and.w	r3, r3, #4
 800695e:	2b00      	cmp	r3, #0
 8006960:	d037      	beq.n	80069d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	2b80      	cmp	r3, #128	@ 0x80
 8006966:	d034      	beq.n	80069d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	2b40      	cmp	r3, #64	@ 0x40
 800696c:	d031      	beq.n	80069d2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	69db      	ldr	r3, [r3, #28]
 8006974:	f003 0308 	and.w	r3, r3, #8
 8006978:	2b08      	cmp	r3, #8
 800697a:	d110      	bne.n	800699e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2208      	movs	r2, #8
 8006982:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006984:	68f8      	ldr	r0, [r7, #12]
 8006986:	f000 f838 	bl	80069fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2208      	movs	r2, #8
 800698e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2200      	movs	r2, #0
 8006996:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800699a:	2301      	movs	r3, #1
 800699c:	e029      	b.n	80069f2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	69db      	ldr	r3, [r3, #28]
 80069a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069ac:	d111      	bne.n	80069d2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80069b8:	68f8      	ldr	r0, [r7, #12]
 80069ba:	f000 f81e 	bl	80069fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2220      	movs	r2, #32
 80069c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2200      	movs	r2, #0
 80069ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e00f      	b.n	80069f2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	69da      	ldr	r2, [r3, #28]
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	4013      	ands	r3, r2
 80069dc:	68ba      	ldr	r2, [r7, #8]
 80069de:	429a      	cmp	r2, r3
 80069e0:	bf0c      	ite	eq
 80069e2:	2301      	moveq	r3, #1
 80069e4:	2300      	movne	r3, #0
 80069e6:	b2db      	uxtb	r3, r3
 80069e8:	461a      	mov	r2, r3
 80069ea:	79fb      	ldrb	r3, [r7, #7]
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d0a0      	beq.n	8006932 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069f0:	2300      	movs	r3, #0
}
 80069f2:	4618      	mov	r0, r3
 80069f4:	3710      	adds	r7, #16
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}

080069fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069fa:	b480      	push	{r7}
 80069fc:	b095      	sub	sp, #84	@ 0x54
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a0a:	e853 3f00 	ldrex	r3, [r3]
 8006a0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	461a      	mov	r2, r3
 8006a1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a20:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a22:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a28:	e841 2300 	strex	r3, r2, [r1]
 8006a2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d1e6      	bne.n	8006a02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	3308      	adds	r3, #8
 8006a3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3c:	6a3b      	ldr	r3, [r7, #32]
 8006a3e:	e853 3f00 	ldrex	r3, [r3]
 8006a42:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a44:	69fb      	ldr	r3, [r7, #28]
 8006a46:	f023 0301 	bic.w	r3, r3, #1
 8006a4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	3308      	adds	r3, #8
 8006a52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a54:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a5c:	e841 2300 	strex	r3, r2, [r1]
 8006a60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d1e5      	bne.n	8006a34 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d118      	bne.n	8006aa2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	e853 3f00 	ldrex	r3, [r3]
 8006a7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	f023 0310 	bic.w	r3, r3, #16
 8006a84:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a8e:	61bb      	str	r3, [r7, #24]
 8006a90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a92:	6979      	ldr	r1, [r7, #20]
 8006a94:	69ba      	ldr	r2, [r7, #24]
 8006a96:	e841 2300 	strex	r3, r2, [r1]
 8006a9a:	613b      	str	r3, [r7, #16]
   return(result);
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d1e6      	bne.n	8006a70 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2220      	movs	r2, #32
 8006aa6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006ab6:	bf00      	nop
 8006ab8:	3754      	adds	r7, #84	@ 0x54
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr

08006ac2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ac2:	b580      	push	{r7, lr}
 8006ac4:	b084      	sub	sp, #16
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ace:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2200      	movs	r2, #0
 8006adc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f7ff fb4f 	bl	8006184 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ae6:	bf00      	nop
 8006ae8:	3710      	adds	r7, #16
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}

08006aee <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b088      	sub	sp, #32
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	e853 3f00 	ldrex	r3, [r3]
 8006b02:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b0a:	61fb      	str	r3, [r7, #28]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	461a      	mov	r2, r3
 8006b12:	69fb      	ldr	r3, [r7, #28]
 8006b14:	61bb      	str	r3, [r7, #24]
 8006b16:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b18:	6979      	ldr	r1, [r7, #20]
 8006b1a:	69ba      	ldr	r2, [r7, #24]
 8006b1c:	e841 2300 	strex	r3, r2, [r1]
 8006b20:	613b      	str	r3, [r7, #16]
   return(result);
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d1e6      	bne.n	8006af6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2220      	movs	r2, #32
 8006b2c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2200      	movs	r2, #0
 8006b32:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f7ff fb1b 	bl	8006170 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b3a:	bf00      	nop
 8006b3c:	3720      	adds	r7, #32
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}
	...

08006b44 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b44:	b084      	sub	sp, #16
 8006b46:	b580      	push	{r7, lr}
 8006b48:	b084      	sub	sp, #16
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
 8006b4e:	f107 001c 	add.w	r0, r7, #28
 8006b52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006b56:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d121      	bne.n	8006ba2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b62:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	68da      	ldr	r2, [r3, #12]
 8006b6e:	4b21      	ldr	r3, [pc, #132]	@ (8006bf4 <USB_CoreInit+0xb0>)
 8006b70:	4013      	ands	r3, r2
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006b82:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d105      	bne.n	8006b96 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f000 fa92 	bl	80070c0 <USB_CoreReset>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	73fb      	strb	r3, [r7, #15]
 8006ba0:	e010      	b.n	8006bc4 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f000 fa86 	bl	80070c0 <USB_CoreReset>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bbc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006bc4:	7fbb      	ldrb	r3, [r7, #30]
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d10b      	bne.n	8006be2 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	689b      	ldr	r3, [r3, #8]
 8006bce:	f043 0206 	orr.w	r2, r3, #6
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	f043 0220 	orr.w	r2, r3, #32
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006be2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3710      	adds	r7, #16
 8006be8:	46bd      	mov	sp, r7
 8006bea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006bee:	b004      	add	sp, #16
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	ffbdffbf 	.word	0xffbdffbf

08006bf8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b083      	sub	sp, #12
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	f023 0201 	bic.w	r2, r3, #1
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c0c:	2300      	movs	r3, #0
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	370c      	adds	r7, #12
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr

08006c1a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006c1a:	b580      	push	{r7, lr}
 8006c1c:	b084      	sub	sp, #16
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
 8006c22:	460b      	mov	r3, r1
 8006c24:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006c26:	2300      	movs	r3, #0
 8006c28:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	68db      	ldr	r3, [r3, #12]
 8006c2e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006c36:	78fb      	ldrb	r3, [r7, #3]
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d115      	bne.n	8006c68 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006c48:	200a      	movs	r0, #10
 8006c4a:	f7fa fd9f 	bl	800178c <HAL_Delay>
      ms += 10U;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	330a      	adds	r3, #10
 8006c52:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f000 fa25 	bl	80070a4 <USB_GetMode>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d01e      	beq.n	8006c9e <USB_SetCurrentMode+0x84>
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2bc7      	cmp	r3, #199	@ 0xc7
 8006c64:	d9f0      	bls.n	8006c48 <USB_SetCurrentMode+0x2e>
 8006c66:	e01a      	b.n	8006c9e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006c68:	78fb      	ldrb	r3, [r7, #3]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d115      	bne.n	8006c9a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006c7a:	200a      	movs	r0, #10
 8006c7c:	f7fa fd86 	bl	800178c <HAL_Delay>
      ms += 10U;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	330a      	adds	r3, #10
 8006c84:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f000 fa0c 	bl	80070a4 <USB_GetMode>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d005      	beq.n	8006c9e <USB_SetCurrentMode+0x84>
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2bc7      	cmp	r3, #199	@ 0xc7
 8006c96:	d9f0      	bls.n	8006c7a <USB_SetCurrentMode+0x60>
 8006c98:	e001      	b.n	8006c9e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e005      	b.n	8006caa <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	2bc8      	cmp	r3, #200	@ 0xc8
 8006ca2:	d101      	bne.n	8006ca8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	e000      	b.n	8006caa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3710      	adds	r7, #16
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
	...

08006cb4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006cb4:	b084      	sub	sp, #16
 8006cb6:	b580      	push	{r7, lr}
 8006cb8:	b086      	sub	sp, #24
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
 8006cbe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006cc2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006cce:	2300      	movs	r3, #0
 8006cd0:	613b      	str	r3, [r7, #16]
 8006cd2:	e009      	b.n	8006ce8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	3340      	adds	r3, #64	@ 0x40
 8006cda:	009b      	lsls	r3, r3, #2
 8006cdc:	4413      	add	r3, r2
 8006cde:	2200      	movs	r2, #0
 8006ce0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006ce2:	693b      	ldr	r3, [r7, #16]
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	613b      	str	r3, [r7, #16]
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	2b0e      	cmp	r3, #14
 8006cec:	d9f2      	bls.n	8006cd4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006cee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d11c      	bne.n	8006d30 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	68fa      	ldr	r2, [r7, #12]
 8006d00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d04:	f043 0302 	orr.w	r3, r3, #2
 8006d08:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d0e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	601a      	str	r2, [r3, #0]
 8006d2e:	e005      	b.n	8006d3c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d34:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006d42:	461a      	mov	r2, r3
 8006d44:	2300      	movs	r3, #0
 8006d46:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006d48:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d10d      	bne.n	8006d6c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006d50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d104      	bne.n	8006d62 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006d58:	2100      	movs	r1, #0
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f000 f968 	bl	8007030 <USB_SetDevSpeed>
 8006d60:	e008      	b.n	8006d74 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006d62:	2101      	movs	r1, #1
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f000 f963 	bl	8007030 <USB_SetDevSpeed>
 8006d6a:	e003      	b.n	8006d74 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006d6c:	2103      	movs	r1, #3
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f000 f95e 	bl	8007030 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006d74:	2110      	movs	r1, #16
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f000 f8fa 	bl	8006f70 <USB_FlushTxFifo>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d001      	beq.n	8006d86 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f000 f924 	bl	8006fd4 <USB_FlushRxFifo>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d001      	beq.n	8006d96 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	2300      	movs	r3, #0
 8006da0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006da8:	461a      	mov	r2, r3
 8006daa:	2300      	movs	r3, #0
 8006dac:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006db4:	461a      	mov	r2, r3
 8006db6:	2300      	movs	r3, #0
 8006db8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006dba:	2300      	movs	r3, #0
 8006dbc:	613b      	str	r3, [r7, #16]
 8006dbe:	e043      	b.n	8006e48 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	015a      	lsls	r2, r3, #5
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	4413      	add	r3, r2
 8006dc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006dd2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006dd6:	d118      	bne.n	8006e0a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d10a      	bne.n	8006df4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	015a      	lsls	r2, r3, #5
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	4413      	add	r3, r2
 8006de6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dea:	461a      	mov	r2, r3
 8006dec:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006df0:	6013      	str	r3, [r2, #0]
 8006df2:	e013      	b.n	8006e1c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	015a      	lsls	r2, r3, #5
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	4413      	add	r3, r2
 8006dfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e00:	461a      	mov	r2, r3
 8006e02:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006e06:	6013      	str	r3, [r2, #0]
 8006e08:	e008      	b.n	8006e1c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	015a      	lsls	r2, r3, #5
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	4413      	add	r3, r2
 8006e12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e16:	461a      	mov	r2, r3
 8006e18:	2300      	movs	r3, #0
 8006e1a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	015a      	lsls	r2, r3, #5
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	4413      	add	r3, r2
 8006e24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e28:	461a      	mov	r2, r3
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006e2e:	693b      	ldr	r3, [r7, #16]
 8006e30:	015a      	lsls	r2, r3, #5
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	4413      	add	r3, r2
 8006e36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006e40:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	3301      	adds	r3, #1
 8006e46:	613b      	str	r3, [r7, #16]
 8006e48:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006e4c:	461a      	mov	r2, r3
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d3b5      	bcc.n	8006dc0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e54:	2300      	movs	r3, #0
 8006e56:	613b      	str	r3, [r7, #16]
 8006e58:	e043      	b.n	8006ee2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	015a      	lsls	r2, r3, #5
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	4413      	add	r3, r2
 8006e62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e70:	d118      	bne.n	8006ea4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d10a      	bne.n	8006e8e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006e78:	693b      	ldr	r3, [r7, #16]
 8006e7a:	015a      	lsls	r2, r3, #5
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	4413      	add	r3, r2
 8006e80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e84:	461a      	mov	r2, r3
 8006e86:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006e8a:	6013      	str	r3, [r2, #0]
 8006e8c:	e013      	b.n	8006eb6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006e8e:	693b      	ldr	r3, [r7, #16]
 8006e90:	015a      	lsls	r2, r3, #5
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	4413      	add	r3, r2
 8006e96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006ea0:	6013      	str	r3, [r2, #0]
 8006ea2:	e008      	b.n	8006eb6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	015a      	lsls	r2, r3, #5
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	4413      	add	r3, r2
 8006eac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	015a      	lsls	r2, r3, #5
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	4413      	add	r3, r2
 8006ebe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	015a      	lsls	r2, r3, #5
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	4413      	add	r3, r2
 8006ed0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ed4:	461a      	mov	r2, r3
 8006ed6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006eda:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	3301      	adds	r3, #1
 8006ee0:	613b      	str	r3, [r7, #16]
 8006ee2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d3b5      	bcc.n	8006e5a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ef4:	691b      	ldr	r3, [r3, #16]
 8006ef6:	68fa      	ldr	r2, [r7, #12]
 8006ef8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006efc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f00:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2200      	movs	r2, #0
 8006f06:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006f0e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006f10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d105      	bne.n	8006f24 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	699b      	ldr	r3, [r3, #24]
 8006f1c:	f043 0210 	orr.w	r2, r3, #16
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	699a      	ldr	r2, [r3, #24]
 8006f28:	4b0f      	ldr	r3, [pc, #60]	@ (8006f68 <USB_DevInit+0x2b4>)
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006f30:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d005      	beq.n	8006f44 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	699b      	ldr	r3, [r3, #24]
 8006f3c:	f043 0208 	orr.w	r2, r3, #8
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006f44:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d105      	bne.n	8006f58 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	699a      	ldr	r2, [r3, #24]
 8006f50:	4b06      	ldr	r3, [pc, #24]	@ (8006f6c <USB_DevInit+0x2b8>)
 8006f52:	4313      	orrs	r3, r2
 8006f54:	687a      	ldr	r2, [r7, #4]
 8006f56:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006f58:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3718      	adds	r7, #24
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f64:	b004      	add	sp, #16
 8006f66:	4770      	bx	lr
 8006f68:	803c3800 	.word	0x803c3800
 8006f6c:	40000004 	.word	0x40000004

08006f70 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b085      	sub	sp, #20
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	3301      	adds	r3, #1
 8006f82:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f8a:	d901      	bls.n	8006f90 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006f8c:	2303      	movs	r3, #3
 8006f8e:	e01b      	b.n	8006fc8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	691b      	ldr	r3, [r3, #16]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	daf2      	bge.n	8006f7e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	019b      	lsls	r3, r3, #6
 8006fa0:	f043 0220 	orr.w	r2, r3, #32
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	3301      	adds	r3, #1
 8006fac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006fb4:	d901      	bls.n	8006fba <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e006      	b.n	8006fc8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	691b      	ldr	r3, [r3, #16]
 8006fbe:	f003 0320 	and.w	r3, r3, #32
 8006fc2:	2b20      	cmp	r3, #32
 8006fc4:	d0f0      	beq.n	8006fa8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006fc6:	2300      	movs	r3, #0
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3714      	adds	r7, #20
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b085      	sub	sp, #20
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006fec:	d901      	bls.n	8006ff2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006fee:	2303      	movs	r3, #3
 8006ff0:	e018      	b.n	8007024 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	691b      	ldr	r3, [r3, #16]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	daf2      	bge.n	8006fe0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2210      	movs	r2, #16
 8007002:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	3301      	adds	r3, #1
 8007008:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007010:	d901      	bls.n	8007016 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e006      	b.n	8007024 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	f003 0310 	and.w	r3, r3, #16
 800701e:	2b10      	cmp	r3, #16
 8007020:	d0f0      	beq.n	8007004 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007022:	2300      	movs	r3, #0
}
 8007024:	4618      	mov	r0, r3
 8007026:	3714      	adds	r7, #20
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr

08007030 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007030:	b480      	push	{r7}
 8007032:	b085      	sub	sp, #20
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	460b      	mov	r3, r1
 800703a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	78fb      	ldrb	r3, [r7, #3]
 800704a:	68f9      	ldr	r1, [r7, #12]
 800704c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007050:	4313      	orrs	r3, r2
 8007052:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3714      	adds	r7, #20
 800705a:	46bd      	mov	sp, r7
 800705c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007060:	4770      	bx	lr

08007062 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007062:	b480      	push	{r7}
 8007064:	b085      	sub	sp, #20
 8007066:	af00      	add	r7, sp, #0
 8007068:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	68fa      	ldr	r2, [r7, #12]
 8007078:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800707c:	f023 0303 	bic.w	r3, r3, #3
 8007080:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	68fa      	ldr	r2, [r7, #12]
 800708c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007090:	f043 0302 	orr.w	r3, r3, #2
 8007094:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007096:	2300      	movs	r3, #0
}
 8007098:	4618      	mov	r0, r3
 800709a:	3714      	adds	r7, #20
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr

080070a4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	695b      	ldr	r3, [r3, #20]
 80070b0:	f003 0301 	and.w	r3, r3, #1
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b085      	sub	sp, #20
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80070c8:	2300      	movs	r3, #0
 80070ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	3301      	adds	r3, #1
 80070d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80070d8:	d901      	bls.n	80070de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80070da:	2303      	movs	r3, #3
 80070dc:	e01b      	b.n	8007116 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	691b      	ldr	r3, [r3, #16]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	daf2      	bge.n	80070cc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80070e6:	2300      	movs	r3, #0
 80070e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	691b      	ldr	r3, [r3, #16]
 80070ee:	f043 0201 	orr.w	r2, r3, #1
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	3301      	adds	r3, #1
 80070fa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007102:	d901      	bls.n	8007108 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007104:	2303      	movs	r3, #3
 8007106:	e006      	b.n	8007116 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	691b      	ldr	r3, [r3, #16]
 800710c:	f003 0301 	and.w	r3, r3, #1
 8007110:	2b01      	cmp	r3, #1
 8007112:	d0f0      	beq.n	80070f6 <USB_CoreReset+0x36>

  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3714      	adds	r7, #20
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr

08007122 <__cvt>:
 8007122:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007124:	ed2d 8b02 	vpush	{d8}
 8007128:	eeb0 8b40 	vmov.f64	d8, d0
 800712c:	b085      	sub	sp, #20
 800712e:	4617      	mov	r7, r2
 8007130:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8007132:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007134:	ee18 2a90 	vmov	r2, s17
 8007138:	f025 0520 	bic.w	r5, r5, #32
 800713c:	2a00      	cmp	r2, #0
 800713e:	bfb6      	itet	lt
 8007140:	222d      	movlt	r2, #45	@ 0x2d
 8007142:	2200      	movge	r2, #0
 8007144:	eeb1 8b40 	vneglt.f64	d8, d0
 8007148:	2d46      	cmp	r5, #70	@ 0x46
 800714a:	460c      	mov	r4, r1
 800714c:	701a      	strb	r2, [r3, #0]
 800714e:	d004      	beq.n	800715a <__cvt+0x38>
 8007150:	2d45      	cmp	r5, #69	@ 0x45
 8007152:	d100      	bne.n	8007156 <__cvt+0x34>
 8007154:	3401      	adds	r4, #1
 8007156:	2102      	movs	r1, #2
 8007158:	e000      	b.n	800715c <__cvt+0x3a>
 800715a:	2103      	movs	r1, #3
 800715c:	ab03      	add	r3, sp, #12
 800715e:	9301      	str	r3, [sp, #4]
 8007160:	ab02      	add	r3, sp, #8
 8007162:	9300      	str	r3, [sp, #0]
 8007164:	4622      	mov	r2, r4
 8007166:	4633      	mov	r3, r6
 8007168:	eeb0 0b48 	vmov.f64	d0, d8
 800716c:	f000 fd94 	bl	8007c98 <_dtoa_r>
 8007170:	2d47      	cmp	r5, #71	@ 0x47
 8007172:	d114      	bne.n	800719e <__cvt+0x7c>
 8007174:	07fb      	lsls	r3, r7, #31
 8007176:	d50a      	bpl.n	800718e <__cvt+0x6c>
 8007178:	1902      	adds	r2, r0, r4
 800717a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800717e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007182:	bf08      	it	eq
 8007184:	9203      	streq	r2, [sp, #12]
 8007186:	2130      	movs	r1, #48	@ 0x30
 8007188:	9b03      	ldr	r3, [sp, #12]
 800718a:	4293      	cmp	r3, r2
 800718c:	d319      	bcc.n	80071c2 <__cvt+0xa0>
 800718e:	9b03      	ldr	r3, [sp, #12]
 8007190:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007192:	1a1b      	subs	r3, r3, r0
 8007194:	6013      	str	r3, [r2, #0]
 8007196:	b005      	add	sp, #20
 8007198:	ecbd 8b02 	vpop	{d8}
 800719c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800719e:	2d46      	cmp	r5, #70	@ 0x46
 80071a0:	eb00 0204 	add.w	r2, r0, r4
 80071a4:	d1e9      	bne.n	800717a <__cvt+0x58>
 80071a6:	7803      	ldrb	r3, [r0, #0]
 80071a8:	2b30      	cmp	r3, #48	@ 0x30
 80071aa:	d107      	bne.n	80071bc <__cvt+0x9a>
 80071ac:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80071b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071b4:	bf1c      	itt	ne
 80071b6:	f1c4 0401 	rsbne	r4, r4, #1
 80071ba:	6034      	strne	r4, [r6, #0]
 80071bc:	6833      	ldr	r3, [r6, #0]
 80071be:	441a      	add	r2, r3
 80071c0:	e7db      	b.n	800717a <__cvt+0x58>
 80071c2:	1c5c      	adds	r4, r3, #1
 80071c4:	9403      	str	r4, [sp, #12]
 80071c6:	7019      	strb	r1, [r3, #0]
 80071c8:	e7de      	b.n	8007188 <__cvt+0x66>

080071ca <__exponent>:
 80071ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071cc:	2900      	cmp	r1, #0
 80071ce:	bfba      	itte	lt
 80071d0:	4249      	neglt	r1, r1
 80071d2:	232d      	movlt	r3, #45	@ 0x2d
 80071d4:	232b      	movge	r3, #43	@ 0x2b
 80071d6:	2909      	cmp	r1, #9
 80071d8:	7002      	strb	r2, [r0, #0]
 80071da:	7043      	strb	r3, [r0, #1]
 80071dc:	dd29      	ble.n	8007232 <__exponent+0x68>
 80071de:	f10d 0307 	add.w	r3, sp, #7
 80071e2:	461d      	mov	r5, r3
 80071e4:	270a      	movs	r7, #10
 80071e6:	461a      	mov	r2, r3
 80071e8:	fbb1 f6f7 	udiv	r6, r1, r7
 80071ec:	fb07 1416 	mls	r4, r7, r6, r1
 80071f0:	3430      	adds	r4, #48	@ 0x30
 80071f2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80071f6:	460c      	mov	r4, r1
 80071f8:	2c63      	cmp	r4, #99	@ 0x63
 80071fa:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80071fe:	4631      	mov	r1, r6
 8007200:	dcf1      	bgt.n	80071e6 <__exponent+0x1c>
 8007202:	3130      	adds	r1, #48	@ 0x30
 8007204:	1e94      	subs	r4, r2, #2
 8007206:	f803 1c01 	strb.w	r1, [r3, #-1]
 800720a:	1c41      	adds	r1, r0, #1
 800720c:	4623      	mov	r3, r4
 800720e:	42ab      	cmp	r3, r5
 8007210:	d30a      	bcc.n	8007228 <__exponent+0x5e>
 8007212:	f10d 0309 	add.w	r3, sp, #9
 8007216:	1a9b      	subs	r3, r3, r2
 8007218:	42ac      	cmp	r4, r5
 800721a:	bf88      	it	hi
 800721c:	2300      	movhi	r3, #0
 800721e:	3302      	adds	r3, #2
 8007220:	4403      	add	r3, r0
 8007222:	1a18      	subs	r0, r3, r0
 8007224:	b003      	add	sp, #12
 8007226:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007228:	f813 6b01 	ldrb.w	r6, [r3], #1
 800722c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007230:	e7ed      	b.n	800720e <__exponent+0x44>
 8007232:	2330      	movs	r3, #48	@ 0x30
 8007234:	3130      	adds	r1, #48	@ 0x30
 8007236:	7083      	strb	r3, [r0, #2]
 8007238:	70c1      	strb	r1, [r0, #3]
 800723a:	1d03      	adds	r3, r0, #4
 800723c:	e7f1      	b.n	8007222 <__exponent+0x58>
	...

08007240 <_printf_float>:
 8007240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007244:	b08d      	sub	sp, #52	@ 0x34
 8007246:	460c      	mov	r4, r1
 8007248:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800724c:	4616      	mov	r6, r2
 800724e:	461f      	mov	r7, r3
 8007250:	4605      	mov	r5, r0
 8007252:	f000 fc67 	bl	8007b24 <_localeconv_r>
 8007256:	f8d0 b000 	ldr.w	fp, [r0]
 800725a:	4658      	mov	r0, fp
 800725c:	f7f9 f840 	bl	80002e0 <strlen>
 8007260:	2300      	movs	r3, #0
 8007262:	930a      	str	r3, [sp, #40]	@ 0x28
 8007264:	f8d8 3000 	ldr.w	r3, [r8]
 8007268:	f894 9018 	ldrb.w	r9, [r4, #24]
 800726c:	6822      	ldr	r2, [r4, #0]
 800726e:	9005      	str	r0, [sp, #20]
 8007270:	3307      	adds	r3, #7
 8007272:	f023 0307 	bic.w	r3, r3, #7
 8007276:	f103 0108 	add.w	r1, r3, #8
 800727a:	f8c8 1000 	str.w	r1, [r8]
 800727e:	ed93 0b00 	vldr	d0, [r3]
 8007282:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80074e0 <_printf_float+0x2a0>
 8007286:	eeb0 7bc0 	vabs.f64	d7, d0
 800728a:	eeb4 7b46 	vcmp.f64	d7, d6
 800728e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007292:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8007296:	dd24      	ble.n	80072e2 <_printf_float+0xa2>
 8007298:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800729c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072a0:	d502      	bpl.n	80072a8 <_printf_float+0x68>
 80072a2:	232d      	movs	r3, #45	@ 0x2d
 80072a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072a8:	498f      	ldr	r1, [pc, #572]	@ (80074e8 <_printf_float+0x2a8>)
 80072aa:	4b90      	ldr	r3, [pc, #576]	@ (80074ec <_printf_float+0x2ac>)
 80072ac:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80072b0:	bf94      	ite	ls
 80072b2:	4688      	movls	r8, r1
 80072b4:	4698      	movhi	r8, r3
 80072b6:	f022 0204 	bic.w	r2, r2, #4
 80072ba:	2303      	movs	r3, #3
 80072bc:	6123      	str	r3, [r4, #16]
 80072be:	6022      	str	r2, [r4, #0]
 80072c0:	f04f 0a00 	mov.w	sl, #0
 80072c4:	9700      	str	r7, [sp, #0]
 80072c6:	4633      	mov	r3, r6
 80072c8:	aa0b      	add	r2, sp, #44	@ 0x2c
 80072ca:	4621      	mov	r1, r4
 80072cc:	4628      	mov	r0, r5
 80072ce:	f000 f9d1 	bl	8007674 <_printf_common>
 80072d2:	3001      	adds	r0, #1
 80072d4:	f040 8089 	bne.w	80073ea <_printf_float+0x1aa>
 80072d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072dc:	b00d      	add	sp, #52	@ 0x34
 80072de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072e2:	eeb4 0b40 	vcmp.f64	d0, d0
 80072e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072ea:	d709      	bvc.n	8007300 <_printf_float+0xc0>
 80072ec:	ee10 3a90 	vmov	r3, s1
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	bfbc      	itt	lt
 80072f4:	232d      	movlt	r3, #45	@ 0x2d
 80072f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80072fa:	497d      	ldr	r1, [pc, #500]	@ (80074f0 <_printf_float+0x2b0>)
 80072fc:	4b7d      	ldr	r3, [pc, #500]	@ (80074f4 <_printf_float+0x2b4>)
 80072fe:	e7d5      	b.n	80072ac <_printf_float+0x6c>
 8007300:	6863      	ldr	r3, [r4, #4]
 8007302:	1c59      	adds	r1, r3, #1
 8007304:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8007308:	d139      	bne.n	800737e <_printf_float+0x13e>
 800730a:	2306      	movs	r3, #6
 800730c:	6063      	str	r3, [r4, #4]
 800730e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007312:	2300      	movs	r3, #0
 8007314:	6022      	str	r2, [r4, #0]
 8007316:	9303      	str	r3, [sp, #12]
 8007318:	ab0a      	add	r3, sp, #40	@ 0x28
 800731a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800731e:	ab09      	add	r3, sp, #36	@ 0x24
 8007320:	9300      	str	r3, [sp, #0]
 8007322:	6861      	ldr	r1, [r4, #4]
 8007324:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007328:	4628      	mov	r0, r5
 800732a:	f7ff fefa 	bl	8007122 <__cvt>
 800732e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007332:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007334:	4680      	mov	r8, r0
 8007336:	d129      	bne.n	800738c <_printf_float+0x14c>
 8007338:	1cc8      	adds	r0, r1, #3
 800733a:	db02      	blt.n	8007342 <_printf_float+0x102>
 800733c:	6863      	ldr	r3, [r4, #4]
 800733e:	4299      	cmp	r1, r3
 8007340:	dd41      	ble.n	80073c6 <_printf_float+0x186>
 8007342:	f1a9 0902 	sub.w	r9, r9, #2
 8007346:	fa5f f989 	uxtb.w	r9, r9
 800734a:	3901      	subs	r1, #1
 800734c:	464a      	mov	r2, r9
 800734e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007352:	9109      	str	r1, [sp, #36]	@ 0x24
 8007354:	f7ff ff39 	bl	80071ca <__exponent>
 8007358:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800735a:	1813      	adds	r3, r2, r0
 800735c:	2a01      	cmp	r2, #1
 800735e:	4682      	mov	sl, r0
 8007360:	6123      	str	r3, [r4, #16]
 8007362:	dc02      	bgt.n	800736a <_printf_float+0x12a>
 8007364:	6822      	ldr	r2, [r4, #0]
 8007366:	07d2      	lsls	r2, r2, #31
 8007368:	d501      	bpl.n	800736e <_printf_float+0x12e>
 800736a:	3301      	adds	r3, #1
 800736c:	6123      	str	r3, [r4, #16]
 800736e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007372:	2b00      	cmp	r3, #0
 8007374:	d0a6      	beq.n	80072c4 <_printf_float+0x84>
 8007376:	232d      	movs	r3, #45	@ 0x2d
 8007378:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800737c:	e7a2      	b.n	80072c4 <_printf_float+0x84>
 800737e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007382:	d1c4      	bne.n	800730e <_printf_float+0xce>
 8007384:	2b00      	cmp	r3, #0
 8007386:	d1c2      	bne.n	800730e <_printf_float+0xce>
 8007388:	2301      	movs	r3, #1
 800738a:	e7bf      	b.n	800730c <_printf_float+0xcc>
 800738c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007390:	d9db      	bls.n	800734a <_printf_float+0x10a>
 8007392:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8007396:	d118      	bne.n	80073ca <_printf_float+0x18a>
 8007398:	2900      	cmp	r1, #0
 800739a:	6863      	ldr	r3, [r4, #4]
 800739c:	dd0b      	ble.n	80073b6 <_printf_float+0x176>
 800739e:	6121      	str	r1, [r4, #16]
 80073a0:	b913      	cbnz	r3, 80073a8 <_printf_float+0x168>
 80073a2:	6822      	ldr	r2, [r4, #0]
 80073a4:	07d0      	lsls	r0, r2, #31
 80073a6:	d502      	bpl.n	80073ae <_printf_float+0x16e>
 80073a8:	3301      	adds	r3, #1
 80073aa:	440b      	add	r3, r1
 80073ac:	6123      	str	r3, [r4, #16]
 80073ae:	65a1      	str	r1, [r4, #88]	@ 0x58
 80073b0:	f04f 0a00 	mov.w	sl, #0
 80073b4:	e7db      	b.n	800736e <_printf_float+0x12e>
 80073b6:	b913      	cbnz	r3, 80073be <_printf_float+0x17e>
 80073b8:	6822      	ldr	r2, [r4, #0]
 80073ba:	07d2      	lsls	r2, r2, #31
 80073bc:	d501      	bpl.n	80073c2 <_printf_float+0x182>
 80073be:	3302      	adds	r3, #2
 80073c0:	e7f4      	b.n	80073ac <_printf_float+0x16c>
 80073c2:	2301      	movs	r3, #1
 80073c4:	e7f2      	b.n	80073ac <_printf_float+0x16c>
 80073c6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80073ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073cc:	4299      	cmp	r1, r3
 80073ce:	db05      	blt.n	80073dc <_printf_float+0x19c>
 80073d0:	6823      	ldr	r3, [r4, #0]
 80073d2:	6121      	str	r1, [r4, #16]
 80073d4:	07d8      	lsls	r0, r3, #31
 80073d6:	d5ea      	bpl.n	80073ae <_printf_float+0x16e>
 80073d8:	1c4b      	adds	r3, r1, #1
 80073da:	e7e7      	b.n	80073ac <_printf_float+0x16c>
 80073dc:	2900      	cmp	r1, #0
 80073de:	bfd4      	ite	le
 80073e0:	f1c1 0202 	rsble	r2, r1, #2
 80073e4:	2201      	movgt	r2, #1
 80073e6:	4413      	add	r3, r2
 80073e8:	e7e0      	b.n	80073ac <_printf_float+0x16c>
 80073ea:	6823      	ldr	r3, [r4, #0]
 80073ec:	055a      	lsls	r2, r3, #21
 80073ee:	d407      	bmi.n	8007400 <_printf_float+0x1c0>
 80073f0:	6923      	ldr	r3, [r4, #16]
 80073f2:	4642      	mov	r2, r8
 80073f4:	4631      	mov	r1, r6
 80073f6:	4628      	mov	r0, r5
 80073f8:	47b8      	blx	r7
 80073fa:	3001      	adds	r0, #1
 80073fc:	d12a      	bne.n	8007454 <_printf_float+0x214>
 80073fe:	e76b      	b.n	80072d8 <_printf_float+0x98>
 8007400:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007404:	f240 80e0 	bls.w	80075c8 <_printf_float+0x388>
 8007408:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800740c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007414:	d133      	bne.n	800747e <_printf_float+0x23e>
 8007416:	4a38      	ldr	r2, [pc, #224]	@ (80074f8 <_printf_float+0x2b8>)
 8007418:	2301      	movs	r3, #1
 800741a:	4631      	mov	r1, r6
 800741c:	4628      	mov	r0, r5
 800741e:	47b8      	blx	r7
 8007420:	3001      	adds	r0, #1
 8007422:	f43f af59 	beq.w	80072d8 <_printf_float+0x98>
 8007426:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800742a:	4543      	cmp	r3, r8
 800742c:	db02      	blt.n	8007434 <_printf_float+0x1f4>
 800742e:	6823      	ldr	r3, [r4, #0]
 8007430:	07d8      	lsls	r0, r3, #31
 8007432:	d50f      	bpl.n	8007454 <_printf_float+0x214>
 8007434:	9b05      	ldr	r3, [sp, #20]
 8007436:	465a      	mov	r2, fp
 8007438:	4631      	mov	r1, r6
 800743a:	4628      	mov	r0, r5
 800743c:	47b8      	blx	r7
 800743e:	3001      	adds	r0, #1
 8007440:	f43f af4a 	beq.w	80072d8 <_printf_float+0x98>
 8007444:	f04f 0900 	mov.w	r9, #0
 8007448:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800744c:	f104 0a1a 	add.w	sl, r4, #26
 8007450:	45c8      	cmp	r8, r9
 8007452:	dc09      	bgt.n	8007468 <_printf_float+0x228>
 8007454:	6823      	ldr	r3, [r4, #0]
 8007456:	079b      	lsls	r3, r3, #30
 8007458:	f100 8107 	bmi.w	800766a <_printf_float+0x42a>
 800745c:	68e0      	ldr	r0, [r4, #12]
 800745e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007460:	4298      	cmp	r0, r3
 8007462:	bfb8      	it	lt
 8007464:	4618      	movlt	r0, r3
 8007466:	e739      	b.n	80072dc <_printf_float+0x9c>
 8007468:	2301      	movs	r3, #1
 800746a:	4652      	mov	r2, sl
 800746c:	4631      	mov	r1, r6
 800746e:	4628      	mov	r0, r5
 8007470:	47b8      	blx	r7
 8007472:	3001      	adds	r0, #1
 8007474:	f43f af30 	beq.w	80072d8 <_printf_float+0x98>
 8007478:	f109 0901 	add.w	r9, r9, #1
 800747c:	e7e8      	b.n	8007450 <_printf_float+0x210>
 800747e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007480:	2b00      	cmp	r3, #0
 8007482:	dc3b      	bgt.n	80074fc <_printf_float+0x2bc>
 8007484:	4a1c      	ldr	r2, [pc, #112]	@ (80074f8 <_printf_float+0x2b8>)
 8007486:	2301      	movs	r3, #1
 8007488:	4631      	mov	r1, r6
 800748a:	4628      	mov	r0, r5
 800748c:	47b8      	blx	r7
 800748e:	3001      	adds	r0, #1
 8007490:	f43f af22 	beq.w	80072d8 <_printf_float+0x98>
 8007494:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007498:	ea59 0303 	orrs.w	r3, r9, r3
 800749c:	d102      	bne.n	80074a4 <_printf_float+0x264>
 800749e:	6823      	ldr	r3, [r4, #0]
 80074a0:	07d9      	lsls	r1, r3, #31
 80074a2:	d5d7      	bpl.n	8007454 <_printf_float+0x214>
 80074a4:	9b05      	ldr	r3, [sp, #20]
 80074a6:	465a      	mov	r2, fp
 80074a8:	4631      	mov	r1, r6
 80074aa:	4628      	mov	r0, r5
 80074ac:	47b8      	blx	r7
 80074ae:	3001      	adds	r0, #1
 80074b0:	f43f af12 	beq.w	80072d8 <_printf_float+0x98>
 80074b4:	f04f 0a00 	mov.w	sl, #0
 80074b8:	f104 0b1a 	add.w	fp, r4, #26
 80074bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074be:	425b      	negs	r3, r3
 80074c0:	4553      	cmp	r3, sl
 80074c2:	dc01      	bgt.n	80074c8 <_printf_float+0x288>
 80074c4:	464b      	mov	r3, r9
 80074c6:	e794      	b.n	80073f2 <_printf_float+0x1b2>
 80074c8:	2301      	movs	r3, #1
 80074ca:	465a      	mov	r2, fp
 80074cc:	4631      	mov	r1, r6
 80074ce:	4628      	mov	r0, r5
 80074d0:	47b8      	blx	r7
 80074d2:	3001      	adds	r0, #1
 80074d4:	f43f af00 	beq.w	80072d8 <_printf_float+0x98>
 80074d8:	f10a 0a01 	add.w	sl, sl, #1
 80074dc:	e7ee      	b.n	80074bc <_printf_float+0x27c>
 80074de:	bf00      	nop
 80074e0:	ffffffff 	.word	0xffffffff
 80074e4:	7fefffff 	.word	0x7fefffff
 80074e8:	08009938 	.word	0x08009938
 80074ec:	0800993c 	.word	0x0800993c
 80074f0:	08009940 	.word	0x08009940
 80074f4:	08009944 	.word	0x08009944
 80074f8:	08009948 	.word	0x08009948
 80074fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80074fe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007502:	4553      	cmp	r3, sl
 8007504:	bfa8      	it	ge
 8007506:	4653      	movge	r3, sl
 8007508:	2b00      	cmp	r3, #0
 800750a:	4699      	mov	r9, r3
 800750c:	dc37      	bgt.n	800757e <_printf_float+0x33e>
 800750e:	2300      	movs	r3, #0
 8007510:	9307      	str	r3, [sp, #28]
 8007512:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007516:	f104 021a 	add.w	r2, r4, #26
 800751a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800751c:	9907      	ldr	r1, [sp, #28]
 800751e:	9306      	str	r3, [sp, #24]
 8007520:	eba3 0309 	sub.w	r3, r3, r9
 8007524:	428b      	cmp	r3, r1
 8007526:	dc31      	bgt.n	800758c <_printf_float+0x34c>
 8007528:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800752a:	459a      	cmp	sl, r3
 800752c:	dc3b      	bgt.n	80075a6 <_printf_float+0x366>
 800752e:	6823      	ldr	r3, [r4, #0]
 8007530:	07da      	lsls	r2, r3, #31
 8007532:	d438      	bmi.n	80075a6 <_printf_float+0x366>
 8007534:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007536:	ebaa 0903 	sub.w	r9, sl, r3
 800753a:	9b06      	ldr	r3, [sp, #24]
 800753c:	ebaa 0303 	sub.w	r3, sl, r3
 8007540:	4599      	cmp	r9, r3
 8007542:	bfa8      	it	ge
 8007544:	4699      	movge	r9, r3
 8007546:	f1b9 0f00 	cmp.w	r9, #0
 800754a:	dc34      	bgt.n	80075b6 <_printf_float+0x376>
 800754c:	f04f 0800 	mov.w	r8, #0
 8007550:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007554:	f104 0b1a 	add.w	fp, r4, #26
 8007558:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800755a:	ebaa 0303 	sub.w	r3, sl, r3
 800755e:	eba3 0309 	sub.w	r3, r3, r9
 8007562:	4543      	cmp	r3, r8
 8007564:	f77f af76 	ble.w	8007454 <_printf_float+0x214>
 8007568:	2301      	movs	r3, #1
 800756a:	465a      	mov	r2, fp
 800756c:	4631      	mov	r1, r6
 800756e:	4628      	mov	r0, r5
 8007570:	47b8      	blx	r7
 8007572:	3001      	adds	r0, #1
 8007574:	f43f aeb0 	beq.w	80072d8 <_printf_float+0x98>
 8007578:	f108 0801 	add.w	r8, r8, #1
 800757c:	e7ec      	b.n	8007558 <_printf_float+0x318>
 800757e:	4642      	mov	r2, r8
 8007580:	4631      	mov	r1, r6
 8007582:	4628      	mov	r0, r5
 8007584:	47b8      	blx	r7
 8007586:	3001      	adds	r0, #1
 8007588:	d1c1      	bne.n	800750e <_printf_float+0x2ce>
 800758a:	e6a5      	b.n	80072d8 <_printf_float+0x98>
 800758c:	2301      	movs	r3, #1
 800758e:	4631      	mov	r1, r6
 8007590:	4628      	mov	r0, r5
 8007592:	9206      	str	r2, [sp, #24]
 8007594:	47b8      	blx	r7
 8007596:	3001      	adds	r0, #1
 8007598:	f43f ae9e 	beq.w	80072d8 <_printf_float+0x98>
 800759c:	9b07      	ldr	r3, [sp, #28]
 800759e:	9a06      	ldr	r2, [sp, #24]
 80075a0:	3301      	adds	r3, #1
 80075a2:	9307      	str	r3, [sp, #28]
 80075a4:	e7b9      	b.n	800751a <_printf_float+0x2da>
 80075a6:	9b05      	ldr	r3, [sp, #20]
 80075a8:	465a      	mov	r2, fp
 80075aa:	4631      	mov	r1, r6
 80075ac:	4628      	mov	r0, r5
 80075ae:	47b8      	blx	r7
 80075b0:	3001      	adds	r0, #1
 80075b2:	d1bf      	bne.n	8007534 <_printf_float+0x2f4>
 80075b4:	e690      	b.n	80072d8 <_printf_float+0x98>
 80075b6:	9a06      	ldr	r2, [sp, #24]
 80075b8:	464b      	mov	r3, r9
 80075ba:	4442      	add	r2, r8
 80075bc:	4631      	mov	r1, r6
 80075be:	4628      	mov	r0, r5
 80075c0:	47b8      	blx	r7
 80075c2:	3001      	adds	r0, #1
 80075c4:	d1c2      	bne.n	800754c <_printf_float+0x30c>
 80075c6:	e687      	b.n	80072d8 <_printf_float+0x98>
 80075c8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80075cc:	f1b9 0f01 	cmp.w	r9, #1
 80075d0:	dc01      	bgt.n	80075d6 <_printf_float+0x396>
 80075d2:	07db      	lsls	r3, r3, #31
 80075d4:	d536      	bpl.n	8007644 <_printf_float+0x404>
 80075d6:	2301      	movs	r3, #1
 80075d8:	4642      	mov	r2, r8
 80075da:	4631      	mov	r1, r6
 80075dc:	4628      	mov	r0, r5
 80075de:	47b8      	blx	r7
 80075e0:	3001      	adds	r0, #1
 80075e2:	f43f ae79 	beq.w	80072d8 <_printf_float+0x98>
 80075e6:	9b05      	ldr	r3, [sp, #20]
 80075e8:	465a      	mov	r2, fp
 80075ea:	4631      	mov	r1, r6
 80075ec:	4628      	mov	r0, r5
 80075ee:	47b8      	blx	r7
 80075f0:	3001      	adds	r0, #1
 80075f2:	f43f ae71 	beq.w	80072d8 <_printf_float+0x98>
 80075f6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80075fa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80075fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007602:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8007606:	d018      	beq.n	800763a <_printf_float+0x3fa>
 8007608:	464b      	mov	r3, r9
 800760a:	f108 0201 	add.w	r2, r8, #1
 800760e:	4631      	mov	r1, r6
 8007610:	4628      	mov	r0, r5
 8007612:	47b8      	blx	r7
 8007614:	3001      	adds	r0, #1
 8007616:	d10c      	bne.n	8007632 <_printf_float+0x3f2>
 8007618:	e65e      	b.n	80072d8 <_printf_float+0x98>
 800761a:	2301      	movs	r3, #1
 800761c:	465a      	mov	r2, fp
 800761e:	4631      	mov	r1, r6
 8007620:	4628      	mov	r0, r5
 8007622:	47b8      	blx	r7
 8007624:	3001      	adds	r0, #1
 8007626:	f43f ae57 	beq.w	80072d8 <_printf_float+0x98>
 800762a:	f108 0801 	add.w	r8, r8, #1
 800762e:	45c8      	cmp	r8, r9
 8007630:	dbf3      	blt.n	800761a <_printf_float+0x3da>
 8007632:	4653      	mov	r3, sl
 8007634:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007638:	e6dc      	b.n	80073f4 <_printf_float+0x1b4>
 800763a:	f04f 0800 	mov.w	r8, #0
 800763e:	f104 0b1a 	add.w	fp, r4, #26
 8007642:	e7f4      	b.n	800762e <_printf_float+0x3ee>
 8007644:	2301      	movs	r3, #1
 8007646:	4642      	mov	r2, r8
 8007648:	e7e1      	b.n	800760e <_printf_float+0x3ce>
 800764a:	2301      	movs	r3, #1
 800764c:	464a      	mov	r2, r9
 800764e:	4631      	mov	r1, r6
 8007650:	4628      	mov	r0, r5
 8007652:	47b8      	blx	r7
 8007654:	3001      	adds	r0, #1
 8007656:	f43f ae3f 	beq.w	80072d8 <_printf_float+0x98>
 800765a:	f108 0801 	add.w	r8, r8, #1
 800765e:	68e3      	ldr	r3, [r4, #12]
 8007660:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007662:	1a5b      	subs	r3, r3, r1
 8007664:	4543      	cmp	r3, r8
 8007666:	dcf0      	bgt.n	800764a <_printf_float+0x40a>
 8007668:	e6f8      	b.n	800745c <_printf_float+0x21c>
 800766a:	f04f 0800 	mov.w	r8, #0
 800766e:	f104 0919 	add.w	r9, r4, #25
 8007672:	e7f4      	b.n	800765e <_printf_float+0x41e>

08007674 <_printf_common>:
 8007674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007678:	4616      	mov	r6, r2
 800767a:	4698      	mov	r8, r3
 800767c:	688a      	ldr	r2, [r1, #8]
 800767e:	690b      	ldr	r3, [r1, #16]
 8007680:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007684:	4293      	cmp	r3, r2
 8007686:	bfb8      	it	lt
 8007688:	4613      	movlt	r3, r2
 800768a:	6033      	str	r3, [r6, #0]
 800768c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007690:	4607      	mov	r7, r0
 8007692:	460c      	mov	r4, r1
 8007694:	b10a      	cbz	r2, 800769a <_printf_common+0x26>
 8007696:	3301      	adds	r3, #1
 8007698:	6033      	str	r3, [r6, #0]
 800769a:	6823      	ldr	r3, [r4, #0]
 800769c:	0699      	lsls	r1, r3, #26
 800769e:	bf42      	ittt	mi
 80076a0:	6833      	ldrmi	r3, [r6, #0]
 80076a2:	3302      	addmi	r3, #2
 80076a4:	6033      	strmi	r3, [r6, #0]
 80076a6:	6825      	ldr	r5, [r4, #0]
 80076a8:	f015 0506 	ands.w	r5, r5, #6
 80076ac:	d106      	bne.n	80076bc <_printf_common+0x48>
 80076ae:	f104 0a19 	add.w	sl, r4, #25
 80076b2:	68e3      	ldr	r3, [r4, #12]
 80076b4:	6832      	ldr	r2, [r6, #0]
 80076b6:	1a9b      	subs	r3, r3, r2
 80076b8:	42ab      	cmp	r3, r5
 80076ba:	dc26      	bgt.n	800770a <_printf_common+0x96>
 80076bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80076c0:	6822      	ldr	r2, [r4, #0]
 80076c2:	3b00      	subs	r3, #0
 80076c4:	bf18      	it	ne
 80076c6:	2301      	movne	r3, #1
 80076c8:	0692      	lsls	r2, r2, #26
 80076ca:	d42b      	bmi.n	8007724 <_printf_common+0xb0>
 80076cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80076d0:	4641      	mov	r1, r8
 80076d2:	4638      	mov	r0, r7
 80076d4:	47c8      	blx	r9
 80076d6:	3001      	adds	r0, #1
 80076d8:	d01e      	beq.n	8007718 <_printf_common+0xa4>
 80076da:	6823      	ldr	r3, [r4, #0]
 80076dc:	6922      	ldr	r2, [r4, #16]
 80076de:	f003 0306 	and.w	r3, r3, #6
 80076e2:	2b04      	cmp	r3, #4
 80076e4:	bf02      	ittt	eq
 80076e6:	68e5      	ldreq	r5, [r4, #12]
 80076e8:	6833      	ldreq	r3, [r6, #0]
 80076ea:	1aed      	subeq	r5, r5, r3
 80076ec:	68a3      	ldr	r3, [r4, #8]
 80076ee:	bf0c      	ite	eq
 80076f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80076f4:	2500      	movne	r5, #0
 80076f6:	4293      	cmp	r3, r2
 80076f8:	bfc4      	itt	gt
 80076fa:	1a9b      	subgt	r3, r3, r2
 80076fc:	18ed      	addgt	r5, r5, r3
 80076fe:	2600      	movs	r6, #0
 8007700:	341a      	adds	r4, #26
 8007702:	42b5      	cmp	r5, r6
 8007704:	d11a      	bne.n	800773c <_printf_common+0xc8>
 8007706:	2000      	movs	r0, #0
 8007708:	e008      	b.n	800771c <_printf_common+0xa8>
 800770a:	2301      	movs	r3, #1
 800770c:	4652      	mov	r2, sl
 800770e:	4641      	mov	r1, r8
 8007710:	4638      	mov	r0, r7
 8007712:	47c8      	blx	r9
 8007714:	3001      	adds	r0, #1
 8007716:	d103      	bne.n	8007720 <_printf_common+0xac>
 8007718:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800771c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007720:	3501      	adds	r5, #1
 8007722:	e7c6      	b.n	80076b2 <_printf_common+0x3e>
 8007724:	18e1      	adds	r1, r4, r3
 8007726:	1c5a      	adds	r2, r3, #1
 8007728:	2030      	movs	r0, #48	@ 0x30
 800772a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800772e:	4422      	add	r2, r4
 8007730:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007734:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007738:	3302      	adds	r3, #2
 800773a:	e7c7      	b.n	80076cc <_printf_common+0x58>
 800773c:	2301      	movs	r3, #1
 800773e:	4622      	mov	r2, r4
 8007740:	4641      	mov	r1, r8
 8007742:	4638      	mov	r0, r7
 8007744:	47c8      	blx	r9
 8007746:	3001      	adds	r0, #1
 8007748:	d0e6      	beq.n	8007718 <_printf_common+0xa4>
 800774a:	3601      	adds	r6, #1
 800774c:	e7d9      	b.n	8007702 <_printf_common+0x8e>
	...

08007750 <_printf_i>:
 8007750:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007754:	7e0f      	ldrb	r7, [r1, #24]
 8007756:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007758:	2f78      	cmp	r7, #120	@ 0x78
 800775a:	4691      	mov	r9, r2
 800775c:	4680      	mov	r8, r0
 800775e:	460c      	mov	r4, r1
 8007760:	469a      	mov	sl, r3
 8007762:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007766:	d807      	bhi.n	8007778 <_printf_i+0x28>
 8007768:	2f62      	cmp	r7, #98	@ 0x62
 800776a:	d80a      	bhi.n	8007782 <_printf_i+0x32>
 800776c:	2f00      	cmp	r7, #0
 800776e:	f000 80d2 	beq.w	8007916 <_printf_i+0x1c6>
 8007772:	2f58      	cmp	r7, #88	@ 0x58
 8007774:	f000 80b9 	beq.w	80078ea <_printf_i+0x19a>
 8007778:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800777c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007780:	e03a      	b.n	80077f8 <_printf_i+0xa8>
 8007782:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007786:	2b15      	cmp	r3, #21
 8007788:	d8f6      	bhi.n	8007778 <_printf_i+0x28>
 800778a:	a101      	add	r1, pc, #4	@ (adr r1, 8007790 <_printf_i+0x40>)
 800778c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007790:	080077e9 	.word	0x080077e9
 8007794:	080077fd 	.word	0x080077fd
 8007798:	08007779 	.word	0x08007779
 800779c:	08007779 	.word	0x08007779
 80077a0:	08007779 	.word	0x08007779
 80077a4:	08007779 	.word	0x08007779
 80077a8:	080077fd 	.word	0x080077fd
 80077ac:	08007779 	.word	0x08007779
 80077b0:	08007779 	.word	0x08007779
 80077b4:	08007779 	.word	0x08007779
 80077b8:	08007779 	.word	0x08007779
 80077bc:	080078fd 	.word	0x080078fd
 80077c0:	08007827 	.word	0x08007827
 80077c4:	080078b7 	.word	0x080078b7
 80077c8:	08007779 	.word	0x08007779
 80077cc:	08007779 	.word	0x08007779
 80077d0:	0800791f 	.word	0x0800791f
 80077d4:	08007779 	.word	0x08007779
 80077d8:	08007827 	.word	0x08007827
 80077dc:	08007779 	.word	0x08007779
 80077e0:	08007779 	.word	0x08007779
 80077e4:	080078bf 	.word	0x080078bf
 80077e8:	6833      	ldr	r3, [r6, #0]
 80077ea:	1d1a      	adds	r2, r3, #4
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	6032      	str	r2, [r6, #0]
 80077f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80077f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80077f8:	2301      	movs	r3, #1
 80077fa:	e09d      	b.n	8007938 <_printf_i+0x1e8>
 80077fc:	6833      	ldr	r3, [r6, #0]
 80077fe:	6820      	ldr	r0, [r4, #0]
 8007800:	1d19      	adds	r1, r3, #4
 8007802:	6031      	str	r1, [r6, #0]
 8007804:	0606      	lsls	r6, r0, #24
 8007806:	d501      	bpl.n	800780c <_printf_i+0xbc>
 8007808:	681d      	ldr	r5, [r3, #0]
 800780a:	e003      	b.n	8007814 <_printf_i+0xc4>
 800780c:	0645      	lsls	r5, r0, #25
 800780e:	d5fb      	bpl.n	8007808 <_printf_i+0xb8>
 8007810:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007814:	2d00      	cmp	r5, #0
 8007816:	da03      	bge.n	8007820 <_printf_i+0xd0>
 8007818:	232d      	movs	r3, #45	@ 0x2d
 800781a:	426d      	negs	r5, r5
 800781c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007820:	4859      	ldr	r0, [pc, #356]	@ (8007988 <_printf_i+0x238>)
 8007822:	230a      	movs	r3, #10
 8007824:	e011      	b.n	800784a <_printf_i+0xfa>
 8007826:	6821      	ldr	r1, [r4, #0]
 8007828:	6833      	ldr	r3, [r6, #0]
 800782a:	0608      	lsls	r0, r1, #24
 800782c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007830:	d402      	bmi.n	8007838 <_printf_i+0xe8>
 8007832:	0649      	lsls	r1, r1, #25
 8007834:	bf48      	it	mi
 8007836:	b2ad      	uxthmi	r5, r5
 8007838:	2f6f      	cmp	r7, #111	@ 0x6f
 800783a:	4853      	ldr	r0, [pc, #332]	@ (8007988 <_printf_i+0x238>)
 800783c:	6033      	str	r3, [r6, #0]
 800783e:	bf14      	ite	ne
 8007840:	230a      	movne	r3, #10
 8007842:	2308      	moveq	r3, #8
 8007844:	2100      	movs	r1, #0
 8007846:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800784a:	6866      	ldr	r6, [r4, #4]
 800784c:	60a6      	str	r6, [r4, #8]
 800784e:	2e00      	cmp	r6, #0
 8007850:	bfa2      	ittt	ge
 8007852:	6821      	ldrge	r1, [r4, #0]
 8007854:	f021 0104 	bicge.w	r1, r1, #4
 8007858:	6021      	strge	r1, [r4, #0]
 800785a:	b90d      	cbnz	r5, 8007860 <_printf_i+0x110>
 800785c:	2e00      	cmp	r6, #0
 800785e:	d04b      	beq.n	80078f8 <_printf_i+0x1a8>
 8007860:	4616      	mov	r6, r2
 8007862:	fbb5 f1f3 	udiv	r1, r5, r3
 8007866:	fb03 5711 	mls	r7, r3, r1, r5
 800786a:	5dc7      	ldrb	r7, [r0, r7]
 800786c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007870:	462f      	mov	r7, r5
 8007872:	42bb      	cmp	r3, r7
 8007874:	460d      	mov	r5, r1
 8007876:	d9f4      	bls.n	8007862 <_printf_i+0x112>
 8007878:	2b08      	cmp	r3, #8
 800787a:	d10b      	bne.n	8007894 <_printf_i+0x144>
 800787c:	6823      	ldr	r3, [r4, #0]
 800787e:	07df      	lsls	r7, r3, #31
 8007880:	d508      	bpl.n	8007894 <_printf_i+0x144>
 8007882:	6923      	ldr	r3, [r4, #16]
 8007884:	6861      	ldr	r1, [r4, #4]
 8007886:	4299      	cmp	r1, r3
 8007888:	bfde      	ittt	le
 800788a:	2330      	movle	r3, #48	@ 0x30
 800788c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007890:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007894:	1b92      	subs	r2, r2, r6
 8007896:	6122      	str	r2, [r4, #16]
 8007898:	f8cd a000 	str.w	sl, [sp]
 800789c:	464b      	mov	r3, r9
 800789e:	aa03      	add	r2, sp, #12
 80078a0:	4621      	mov	r1, r4
 80078a2:	4640      	mov	r0, r8
 80078a4:	f7ff fee6 	bl	8007674 <_printf_common>
 80078a8:	3001      	adds	r0, #1
 80078aa:	d14a      	bne.n	8007942 <_printf_i+0x1f2>
 80078ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078b0:	b004      	add	sp, #16
 80078b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078b6:	6823      	ldr	r3, [r4, #0]
 80078b8:	f043 0320 	orr.w	r3, r3, #32
 80078bc:	6023      	str	r3, [r4, #0]
 80078be:	4833      	ldr	r0, [pc, #204]	@ (800798c <_printf_i+0x23c>)
 80078c0:	2778      	movs	r7, #120	@ 0x78
 80078c2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80078c6:	6823      	ldr	r3, [r4, #0]
 80078c8:	6831      	ldr	r1, [r6, #0]
 80078ca:	061f      	lsls	r7, r3, #24
 80078cc:	f851 5b04 	ldr.w	r5, [r1], #4
 80078d0:	d402      	bmi.n	80078d8 <_printf_i+0x188>
 80078d2:	065f      	lsls	r7, r3, #25
 80078d4:	bf48      	it	mi
 80078d6:	b2ad      	uxthmi	r5, r5
 80078d8:	6031      	str	r1, [r6, #0]
 80078da:	07d9      	lsls	r1, r3, #31
 80078dc:	bf44      	itt	mi
 80078de:	f043 0320 	orrmi.w	r3, r3, #32
 80078e2:	6023      	strmi	r3, [r4, #0]
 80078e4:	b11d      	cbz	r5, 80078ee <_printf_i+0x19e>
 80078e6:	2310      	movs	r3, #16
 80078e8:	e7ac      	b.n	8007844 <_printf_i+0xf4>
 80078ea:	4827      	ldr	r0, [pc, #156]	@ (8007988 <_printf_i+0x238>)
 80078ec:	e7e9      	b.n	80078c2 <_printf_i+0x172>
 80078ee:	6823      	ldr	r3, [r4, #0]
 80078f0:	f023 0320 	bic.w	r3, r3, #32
 80078f4:	6023      	str	r3, [r4, #0]
 80078f6:	e7f6      	b.n	80078e6 <_printf_i+0x196>
 80078f8:	4616      	mov	r6, r2
 80078fa:	e7bd      	b.n	8007878 <_printf_i+0x128>
 80078fc:	6833      	ldr	r3, [r6, #0]
 80078fe:	6825      	ldr	r5, [r4, #0]
 8007900:	6961      	ldr	r1, [r4, #20]
 8007902:	1d18      	adds	r0, r3, #4
 8007904:	6030      	str	r0, [r6, #0]
 8007906:	062e      	lsls	r6, r5, #24
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	d501      	bpl.n	8007910 <_printf_i+0x1c0>
 800790c:	6019      	str	r1, [r3, #0]
 800790e:	e002      	b.n	8007916 <_printf_i+0x1c6>
 8007910:	0668      	lsls	r0, r5, #25
 8007912:	d5fb      	bpl.n	800790c <_printf_i+0x1bc>
 8007914:	8019      	strh	r1, [r3, #0]
 8007916:	2300      	movs	r3, #0
 8007918:	6123      	str	r3, [r4, #16]
 800791a:	4616      	mov	r6, r2
 800791c:	e7bc      	b.n	8007898 <_printf_i+0x148>
 800791e:	6833      	ldr	r3, [r6, #0]
 8007920:	1d1a      	adds	r2, r3, #4
 8007922:	6032      	str	r2, [r6, #0]
 8007924:	681e      	ldr	r6, [r3, #0]
 8007926:	6862      	ldr	r2, [r4, #4]
 8007928:	2100      	movs	r1, #0
 800792a:	4630      	mov	r0, r6
 800792c:	f7f8 fc88 	bl	8000240 <memchr>
 8007930:	b108      	cbz	r0, 8007936 <_printf_i+0x1e6>
 8007932:	1b80      	subs	r0, r0, r6
 8007934:	6060      	str	r0, [r4, #4]
 8007936:	6863      	ldr	r3, [r4, #4]
 8007938:	6123      	str	r3, [r4, #16]
 800793a:	2300      	movs	r3, #0
 800793c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007940:	e7aa      	b.n	8007898 <_printf_i+0x148>
 8007942:	6923      	ldr	r3, [r4, #16]
 8007944:	4632      	mov	r2, r6
 8007946:	4649      	mov	r1, r9
 8007948:	4640      	mov	r0, r8
 800794a:	47d0      	blx	sl
 800794c:	3001      	adds	r0, #1
 800794e:	d0ad      	beq.n	80078ac <_printf_i+0x15c>
 8007950:	6823      	ldr	r3, [r4, #0]
 8007952:	079b      	lsls	r3, r3, #30
 8007954:	d413      	bmi.n	800797e <_printf_i+0x22e>
 8007956:	68e0      	ldr	r0, [r4, #12]
 8007958:	9b03      	ldr	r3, [sp, #12]
 800795a:	4298      	cmp	r0, r3
 800795c:	bfb8      	it	lt
 800795e:	4618      	movlt	r0, r3
 8007960:	e7a6      	b.n	80078b0 <_printf_i+0x160>
 8007962:	2301      	movs	r3, #1
 8007964:	4632      	mov	r2, r6
 8007966:	4649      	mov	r1, r9
 8007968:	4640      	mov	r0, r8
 800796a:	47d0      	blx	sl
 800796c:	3001      	adds	r0, #1
 800796e:	d09d      	beq.n	80078ac <_printf_i+0x15c>
 8007970:	3501      	adds	r5, #1
 8007972:	68e3      	ldr	r3, [r4, #12]
 8007974:	9903      	ldr	r1, [sp, #12]
 8007976:	1a5b      	subs	r3, r3, r1
 8007978:	42ab      	cmp	r3, r5
 800797a:	dcf2      	bgt.n	8007962 <_printf_i+0x212>
 800797c:	e7eb      	b.n	8007956 <_printf_i+0x206>
 800797e:	2500      	movs	r5, #0
 8007980:	f104 0619 	add.w	r6, r4, #25
 8007984:	e7f5      	b.n	8007972 <_printf_i+0x222>
 8007986:	bf00      	nop
 8007988:	0800994a 	.word	0x0800994a
 800798c:	0800995b 	.word	0x0800995b

08007990 <std>:
 8007990:	2300      	movs	r3, #0
 8007992:	b510      	push	{r4, lr}
 8007994:	4604      	mov	r4, r0
 8007996:	e9c0 3300 	strd	r3, r3, [r0]
 800799a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800799e:	6083      	str	r3, [r0, #8]
 80079a0:	8181      	strh	r1, [r0, #12]
 80079a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80079a4:	81c2      	strh	r2, [r0, #14]
 80079a6:	6183      	str	r3, [r0, #24]
 80079a8:	4619      	mov	r1, r3
 80079aa:	2208      	movs	r2, #8
 80079ac:	305c      	adds	r0, #92	@ 0x5c
 80079ae:	f000 f8b1 	bl	8007b14 <memset>
 80079b2:	4b0d      	ldr	r3, [pc, #52]	@ (80079e8 <std+0x58>)
 80079b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80079b6:	4b0d      	ldr	r3, [pc, #52]	@ (80079ec <std+0x5c>)
 80079b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80079ba:	4b0d      	ldr	r3, [pc, #52]	@ (80079f0 <std+0x60>)
 80079bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80079be:	4b0d      	ldr	r3, [pc, #52]	@ (80079f4 <std+0x64>)
 80079c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80079c2:	4b0d      	ldr	r3, [pc, #52]	@ (80079f8 <std+0x68>)
 80079c4:	6224      	str	r4, [r4, #32]
 80079c6:	429c      	cmp	r4, r3
 80079c8:	d006      	beq.n	80079d8 <std+0x48>
 80079ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80079ce:	4294      	cmp	r4, r2
 80079d0:	d002      	beq.n	80079d8 <std+0x48>
 80079d2:	33d0      	adds	r3, #208	@ 0xd0
 80079d4:	429c      	cmp	r4, r3
 80079d6:	d105      	bne.n	80079e4 <std+0x54>
 80079d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80079dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079e0:	f000 b8ce 	b.w	8007b80 <__retarget_lock_init_recursive>
 80079e4:	bd10      	pop	{r4, pc}
 80079e6:	bf00      	nop
 80079e8:	0800910d 	.word	0x0800910d
 80079ec:	0800912f 	.word	0x0800912f
 80079f0:	08009167 	.word	0x08009167
 80079f4:	0800918b 	.word	0x0800918b
 80079f8:	20005970 	.word	0x20005970

080079fc <stdio_exit_handler>:
 80079fc:	4a02      	ldr	r2, [pc, #8]	@ (8007a08 <stdio_exit_handler+0xc>)
 80079fe:	4903      	ldr	r1, [pc, #12]	@ (8007a0c <stdio_exit_handler+0x10>)
 8007a00:	4803      	ldr	r0, [pc, #12]	@ (8007a10 <stdio_exit_handler+0x14>)
 8007a02:	f000 b869 	b.w	8007ad8 <_fwalk_sglue>
 8007a06:	bf00      	nop
 8007a08:	2000001c 	.word	0x2000001c
 8007a0c:	080089a1 	.word	0x080089a1
 8007a10:	2000002c 	.word	0x2000002c

08007a14 <cleanup_stdio>:
 8007a14:	6841      	ldr	r1, [r0, #4]
 8007a16:	4b0c      	ldr	r3, [pc, #48]	@ (8007a48 <cleanup_stdio+0x34>)
 8007a18:	4299      	cmp	r1, r3
 8007a1a:	b510      	push	{r4, lr}
 8007a1c:	4604      	mov	r4, r0
 8007a1e:	d001      	beq.n	8007a24 <cleanup_stdio+0x10>
 8007a20:	f000 ffbe 	bl	80089a0 <_fflush_r>
 8007a24:	68a1      	ldr	r1, [r4, #8]
 8007a26:	4b09      	ldr	r3, [pc, #36]	@ (8007a4c <cleanup_stdio+0x38>)
 8007a28:	4299      	cmp	r1, r3
 8007a2a:	d002      	beq.n	8007a32 <cleanup_stdio+0x1e>
 8007a2c:	4620      	mov	r0, r4
 8007a2e:	f000 ffb7 	bl	80089a0 <_fflush_r>
 8007a32:	68e1      	ldr	r1, [r4, #12]
 8007a34:	4b06      	ldr	r3, [pc, #24]	@ (8007a50 <cleanup_stdio+0x3c>)
 8007a36:	4299      	cmp	r1, r3
 8007a38:	d004      	beq.n	8007a44 <cleanup_stdio+0x30>
 8007a3a:	4620      	mov	r0, r4
 8007a3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a40:	f000 bfae 	b.w	80089a0 <_fflush_r>
 8007a44:	bd10      	pop	{r4, pc}
 8007a46:	bf00      	nop
 8007a48:	20005970 	.word	0x20005970
 8007a4c:	200059d8 	.word	0x200059d8
 8007a50:	20005a40 	.word	0x20005a40

08007a54 <global_stdio_init.part.0>:
 8007a54:	b510      	push	{r4, lr}
 8007a56:	4b0b      	ldr	r3, [pc, #44]	@ (8007a84 <global_stdio_init.part.0+0x30>)
 8007a58:	4c0b      	ldr	r4, [pc, #44]	@ (8007a88 <global_stdio_init.part.0+0x34>)
 8007a5a:	4a0c      	ldr	r2, [pc, #48]	@ (8007a8c <global_stdio_init.part.0+0x38>)
 8007a5c:	601a      	str	r2, [r3, #0]
 8007a5e:	4620      	mov	r0, r4
 8007a60:	2200      	movs	r2, #0
 8007a62:	2104      	movs	r1, #4
 8007a64:	f7ff ff94 	bl	8007990 <std>
 8007a68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	2109      	movs	r1, #9
 8007a70:	f7ff ff8e 	bl	8007990 <std>
 8007a74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007a78:	2202      	movs	r2, #2
 8007a7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a7e:	2112      	movs	r1, #18
 8007a80:	f7ff bf86 	b.w	8007990 <std>
 8007a84:	20005aa8 	.word	0x20005aa8
 8007a88:	20005970 	.word	0x20005970
 8007a8c:	080079fd 	.word	0x080079fd

08007a90 <__sfp_lock_acquire>:
 8007a90:	4801      	ldr	r0, [pc, #4]	@ (8007a98 <__sfp_lock_acquire+0x8>)
 8007a92:	f000 b876 	b.w	8007b82 <__retarget_lock_acquire_recursive>
 8007a96:	bf00      	nop
 8007a98:	20005aad 	.word	0x20005aad

08007a9c <__sfp_lock_release>:
 8007a9c:	4801      	ldr	r0, [pc, #4]	@ (8007aa4 <__sfp_lock_release+0x8>)
 8007a9e:	f000 b871 	b.w	8007b84 <__retarget_lock_release_recursive>
 8007aa2:	bf00      	nop
 8007aa4:	20005aad 	.word	0x20005aad

08007aa8 <__sinit>:
 8007aa8:	b510      	push	{r4, lr}
 8007aaa:	4604      	mov	r4, r0
 8007aac:	f7ff fff0 	bl	8007a90 <__sfp_lock_acquire>
 8007ab0:	6a23      	ldr	r3, [r4, #32]
 8007ab2:	b11b      	cbz	r3, 8007abc <__sinit+0x14>
 8007ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ab8:	f7ff bff0 	b.w	8007a9c <__sfp_lock_release>
 8007abc:	4b04      	ldr	r3, [pc, #16]	@ (8007ad0 <__sinit+0x28>)
 8007abe:	6223      	str	r3, [r4, #32]
 8007ac0:	4b04      	ldr	r3, [pc, #16]	@ (8007ad4 <__sinit+0x2c>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d1f5      	bne.n	8007ab4 <__sinit+0xc>
 8007ac8:	f7ff ffc4 	bl	8007a54 <global_stdio_init.part.0>
 8007acc:	e7f2      	b.n	8007ab4 <__sinit+0xc>
 8007ace:	bf00      	nop
 8007ad0:	08007a15 	.word	0x08007a15
 8007ad4:	20005aa8 	.word	0x20005aa8

08007ad8 <_fwalk_sglue>:
 8007ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007adc:	4607      	mov	r7, r0
 8007ade:	4688      	mov	r8, r1
 8007ae0:	4614      	mov	r4, r2
 8007ae2:	2600      	movs	r6, #0
 8007ae4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ae8:	f1b9 0901 	subs.w	r9, r9, #1
 8007aec:	d505      	bpl.n	8007afa <_fwalk_sglue+0x22>
 8007aee:	6824      	ldr	r4, [r4, #0]
 8007af0:	2c00      	cmp	r4, #0
 8007af2:	d1f7      	bne.n	8007ae4 <_fwalk_sglue+0xc>
 8007af4:	4630      	mov	r0, r6
 8007af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007afa:	89ab      	ldrh	r3, [r5, #12]
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d907      	bls.n	8007b10 <_fwalk_sglue+0x38>
 8007b00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007b04:	3301      	adds	r3, #1
 8007b06:	d003      	beq.n	8007b10 <_fwalk_sglue+0x38>
 8007b08:	4629      	mov	r1, r5
 8007b0a:	4638      	mov	r0, r7
 8007b0c:	47c0      	blx	r8
 8007b0e:	4306      	orrs	r6, r0
 8007b10:	3568      	adds	r5, #104	@ 0x68
 8007b12:	e7e9      	b.n	8007ae8 <_fwalk_sglue+0x10>

08007b14 <memset>:
 8007b14:	4402      	add	r2, r0
 8007b16:	4603      	mov	r3, r0
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d100      	bne.n	8007b1e <memset+0xa>
 8007b1c:	4770      	bx	lr
 8007b1e:	f803 1b01 	strb.w	r1, [r3], #1
 8007b22:	e7f9      	b.n	8007b18 <memset+0x4>

08007b24 <_localeconv_r>:
 8007b24:	4800      	ldr	r0, [pc, #0]	@ (8007b28 <_localeconv_r+0x4>)
 8007b26:	4770      	bx	lr
 8007b28:	20000168 	.word	0x20000168

08007b2c <__errno>:
 8007b2c:	4b01      	ldr	r3, [pc, #4]	@ (8007b34 <__errno+0x8>)
 8007b2e:	6818      	ldr	r0, [r3, #0]
 8007b30:	4770      	bx	lr
 8007b32:	bf00      	nop
 8007b34:	20000028 	.word	0x20000028

08007b38 <__libc_init_array>:
 8007b38:	b570      	push	{r4, r5, r6, lr}
 8007b3a:	4d0d      	ldr	r5, [pc, #52]	@ (8007b70 <__libc_init_array+0x38>)
 8007b3c:	4c0d      	ldr	r4, [pc, #52]	@ (8007b74 <__libc_init_array+0x3c>)
 8007b3e:	1b64      	subs	r4, r4, r5
 8007b40:	10a4      	asrs	r4, r4, #2
 8007b42:	2600      	movs	r6, #0
 8007b44:	42a6      	cmp	r6, r4
 8007b46:	d109      	bne.n	8007b5c <__libc_init_array+0x24>
 8007b48:	4d0b      	ldr	r5, [pc, #44]	@ (8007b78 <__libc_init_array+0x40>)
 8007b4a:	4c0c      	ldr	r4, [pc, #48]	@ (8007b7c <__libc_init_array+0x44>)
 8007b4c:	f001 fed8 	bl	8009900 <_init>
 8007b50:	1b64      	subs	r4, r4, r5
 8007b52:	10a4      	asrs	r4, r4, #2
 8007b54:	2600      	movs	r6, #0
 8007b56:	42a6      	cmp	r6, r4
 8007b58:	d105      	bne.n	8007b66 <__libc_init_array+0x2e>
 8007b5a:	bd70      	pop	{r4, r5, r6, pc}
 8007b5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b60:	4798      	blx	r3
 8007b62:	3601      	adds	r6, #1
 8007b64:	e7ee      	b.n	8007b44 <__libc_init_array+0xc>
 8007b66:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b6a:	4798      	blx	r3
 8007b6c:	3601      	adds	r6, #1
 8007b6e:	e7f2      	b.n	8007b56 <__libc_init_array+0x1e>
 8007b70:	08009cb0 	.word	0x08009cb0
 8007b74:	08009cb0 	.word	0x08009cb0
 8007b78:	08009cb0 	.word	0x08009cb0
 8007b7c:	08009cb4 	.word	0x08009cb4

08007b80 <__retarget_lock_init_recursive>:
 8007b80:	4770      	bx	lr

08007b82 <__retarget_lock_acquire_recursive>:
 8007b82:	4770      	bx	lr

08007b84 <__retarget_lock_release_recursive>:
 8007b84:	4770      	bx	lr

08007b86 <quorem>:
 8007b86:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b8a:	6903      	ldr	r3, [r0, #16]
 8007b8c:	690c      	ldr	r4, [r1, #16]
 8007b8e:	42a3      	cmp	r3, r4
 8007b90:	4607      	mov	r7, r0
 8007b92:	db7e      	blt.n	8007c92 <quorem+0x10c>
 8007b94:	3c01      	subs	r4, #1
 8007b96:	f101 0814 	add.w	r8, r1, #20
 8007b9a:	00a3      	lsls	r3, r4, #2
 8007b9c:	f100 0514 	add.w	r5, r0, #20
 8007ba0:	9300      	str	r3, [sp, #0]
 8007ba2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ba6:	9301      	str	r3, [sp, #4]
 8007ba8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007bac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007bb0:	3301      	adds	r3, #1
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007bb8:	fbb2 f6f3 	udiv	r6, r2, r3
 8007bbc:	d32e      	bcc.n	8007c1c <quorem+0x96>
 8007bbe:	f04f 0a00 	mov.w	sl, #0
 8007bc2:	46c4      	mov	ip, r8
 8007bc4:	46ae      	mov	lr, r5
 8007bc6:	46d3      	mov	fp, sl
 8007bc8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007bcc:	b298      	uxth	r0, r3
 8007bce:	fb06 a000 	mla	r0, r6, r0, sl
 8007bd2:	0c02      	lsrs	r2, r0, #16
 8007bd4:	0c1b      	lsrs	r3, r3, #16
 8007bd6:	fb06 2303 	mla	r3, r6, r3, r2
 8007bda:	f8de 2000 	ldr.w	r2, [lr]
 8007bde:	b280      	uxth	r0, r0
 8007be0:	b292      	uxth	r2, r2
 8007be2:	1a12      	subs	r2, r2, r0
 8007be4:	445a      	add	r2, fp
 8007be6:	f8de 0000 	ldr.w	r0, [lr]
 8007bea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007bf4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007bf8:	b292      	uxth	r2, r2
 8007bfa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007bfe:	45e1      	cmp	r9, ip
 8007c00:	f84e 2b04 	str.w	r2, [lr], #4
 8007c04:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007c08:	d2de      	bcs.n	8007bc8 <quorem+0x42>
 8007c0a:	9b00      	ldr	r3, [sp, #0]
 8007c0c:	58eb      	ldr	r3, [r5, r3]
 8007c0e:	b92b      	cbnz	r3, 8007c1c <quorem+0x96>
 8007c10:	9b01      	ldr	r3, [sp, #4]
 8007c12:	3b04      	subs	r3, #4
 8007c14:	429d      	cmp	r5, r3
 8007c16:	461a      	mov	r2, r3
 8007c18:	d32f      	bcc.n	8007c7a <quorem+0xf4>
 8007c1a:	613c      	str	r4, [r7, #16]
 8007c1c:	4638      	mov	r0, r7
 8007c1e:	f001 f96d 	bl	8008efc <__mcmp>
 8007c22:	2800      	cmp	r0, #0
 8007c24:	db25      	blt.n	8007c72 <quorem+0xec>
 8007c26:	4629      	mov	r1, r5
 8007c28:	2000      	movs	r0, #0
 8007c2a:	f858 2b04 	ldr.w	r2, [r8], #4
 8007c2e:	f8d1 c000 	ldr.w	ip, [r1]
 8007c32:	fa1f fe82 	uxth.w	lr, r2
 8007c36:	fa1f f38c 	uxth.w	r3, ip
 8007c3a:	eba3 030e 	sub.w	r3, r3, lr
 8007c3e:	4403      	add	r3, r0
 8007c40:	0c12      	lsrs	r2, r2, #16
 8007c42:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007c46:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c50:	45c1      	cmp	r9, r8
 8007c52:	f841 3b04 	str.w	r3, [r1], #4
 8007c56:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007c5a:	d2e6      	bcs.n	8007c2a <quorem+0xa4>
 8007c5c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c60:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c64:	b922      	cbnz	r2, 8007c70 <quorem+0xea>
 8007c66:	3b04      	subs	r3, #4
 8007c68:	429d      	cmp	r5, r3
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	d30b      	bcc.n	8007c86 <quorem+0x100>
 8007c6e:	613c      	str	r4, [r7, #16]
 8007c70:	3601      	adds	r6, #1
 8007c72:	4630      	mov	r0, r6
 8007c74:	b003      	add	sp, #12
 8007c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c7a:	6812      	ldr	r2, [r2, #0]
 8007c7c:	3b04      	subs	r3, #4
 8007c7e:	2a00      	cmp	r2, #0
 8007c80:	d1cb      	bne.n	8007c1a <quorem+0x94>
 8007c82:	3c01      	subs	r4, #1
 8007c84:	e7c6      	b.n	8007c14 <quorem+0x8e>
 8007c86:	6812      	ldr	r2, [r2, #0]
 8007c88:	3b04      	subs	r3, #4
 8007c8a:	2a00      	cmp	r2, #0
 8007c8c:	d1ef      	bne.n	8007c6e <quorem+0xe8>
 8007c8e:	3c01      	subs	r4, #1
 8007c90:	e7ea      	b.n	8007c68 <quorem+0xe2>
 8007c92:	2000      	movs	r0, #0
 8007c94:	e7ee      	b.n	8007c74 <quorem+0xee>
	...

08007c98 <_dtoa_r>:
 8007c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c9c:	ed2d 8b02 	vpush	{d8}
 8007ca0:	69c7      	ldr	r7, [r0, #28]
 8007ca2:	b091      	sub	sp, #68	@ 0x44
 8007ca4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007ca8:	ec55 4b10 	vmov	r4, r5, d0
 8007cac:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8007cae:	9107      	str	r1, [sp, #28]
 8007cb0:	4681      	mov	r9, r0
 8007cb2:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cb4:	930d      	str	r3, [sp, #52]	@ 0x34
 8007cb6:	b97f      	cbnz	r7, 8007cd8 <_dtoa_r+0x40>
 8007cb8:	2010      	movs	r0, #16
 8007cba:	f000 fd43 	bl	8008744 <malloc>
 8007cbe:	4602      	mov	r2, r0
 8007cc0:	f8c9 001c 	str.w	r0, [r9, #28]
 8007cc4:	b920      	cbnz	r0, 8007cd0 <_dtoa_r+0x38>
 8007cc6:	4ba0      	ldr	r3, [pc, #640]	@ (8007f48 <_dtoa_r+0x2b0>)
 8007cc8:	21ef      	movs	r1, #239	@ 0xef
 8007cca:	48a0      	ldr	r0, [pc, #640]	@ (8007f4c <_dtoa_r+0x2b4>)
 8007ccc:	f001 fac6 	bl	800925c <__assert_func>
 8007cd0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007cd4:	6007      	str	r7, [r0, #0]
 8007cd6:	60c7      	str	r7, [r0, #12]
 8007cd8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007cdc:	6819      	ldr	r1, [r3, #0]
 8007cde:	b159      	cbz	r1, 8007cf8 <_dtoa_r+0x60>
 8007ce0:	685a      	ldr	r2, [r3, #4]
 8007ce2:	604a      	str	r2, [r1, #4]
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	4093      	lsls	r3, r2
 8007ce8:	608b      	str	r3, [r1, #8]
 8007cea:	4648      	mov	r0, r9
 8007cec:	f000 fecc 	bl	8008a88 <_Bfree>
 8007cf0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	601a      	str	r2, [r3, #0]
 8007cf8:	1e2b      	subs	r3, r5, #0
 8007cfa:	bfbb      	ittet	lt
 8007cfc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007d00:	9303      	strlt	r3, [sp, #12]
 8007d02:	2300      	movge	r3, #0
 8007d04:	2201      	movlt	r2, #1
 8007d06:	bfac      	ite	ge
 8007d08:	6033      	strge	r3, [r6, #0]
 8007d0a:	6032      	strlt	r2, [r6, #0]
 8007d0c:	4b90      	ldr	r3, [pc, #576]	@ (8007f50 <_dtoa_r+0x2b8>)
 8007d0e:	9e03      	ldr	r6, [sp, #12]
 8007d10:	43b3      	bics	r3, r6
 8007d12:	d110      	bne.n	8007d36 <_dtoa_r+0x9e>
 8007d14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d16:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007d1a:	6013      	str	r3, [r2, #0]
 8007d1c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8007d20:	4323      	orrs	r3, r4
 8007d22:	f000 84de 	beq.w	80086e2 <_dtoa_r+0xa4a>
 8007d26:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007d28:	4f8a      	ldr	r7, [pc, #552]	@ (8007f54 <_dtoa_r+0x2bc>)
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	f000 84e0 	beq.w	80086f0 <_dtoa_r+0xa58>
 8007d30:	1cfb      	adds	r3, r7, #3
 8007d32:	f000 bcdb 	b.w	80086ec <_dtoa_r+0xa54>
 8007d36:	ed9d 8b02 	vldr	d8, [sp, #8]
 8007d3a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d42:	d10a      	bne.n	8007d5a <_dtoa_r+0xc2>
 8007d44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d46:	2301      	movs	r3, #1
 8007d48:	6013      	str	r3, [r2, #0]
 8007d4a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007d4c:	b113      	cbz	r3, 8007d54 <_dtoa_r+0xbc>
 8007d4e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8007d50:	4b81      	ldr	r3, [pc, #516]	@ (8007f58 <_dtoa_r+0x2c0>)
 8007d52:	6013      	str	r3, [r2, #0]
 8007d54:	4f81      	ldr	r7, [pc, #516]	@ (8007f5c <_dtoa_r+0x2c4>)
 8007d56:	f000 bccb 	b.w	80086f0 <_dtoa_r+0xa58>
 8007d5a:	aa0e      	add	r2, sp, #56	@ 0x38
 8007d5c:	a90f      	add	r1, sp, #60	@ 0x3c
 8007d5e:	4648      	mov	r0, r9
 8007d60:	eeb0 0b48 	vmov.f64	d0, d8
 8007d64:	f001 f97a 	bl	800905c <__d2b>
 8007d68:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8007d6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d6e:	9001      	str	r0, [sp, #4]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d045      	beq.n	8007e00 <_dtoa_r+0x168>
 8007d74:	eeb0 7b48 	vmov.f64	d7, d8
 8007d78:	ee18 1a90 	vmov	r1, s17
 8007d7c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8007d80:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8007d84:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007d88:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8007d8c:	2500      	movs	r5, #0
 8007d8e:	ee07 1a90 	vmov	s15, r1
 8007d92:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8007d96:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8007f30 <_dtoa_r+0x298>
 8007d9a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007d9e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8007f38 <_dtoa_r+0x2a0>
 8007da2:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007da6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8007f40 <_dtoa_r+0x2a8>
 8007daa:	ee07 3a90 	vmov	s15, r3
 8007dae:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8007db2:	eeb0 7b46 	vmov.f64	d7, d6
 8007db6:	eea4 7b05 	vfma.f64	d7, d4, d5
 8007dba:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8007dbe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8007dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dc6:	ee16 8a90 	vmov	r8, s13
 8007dca:	d508      	bpl.n	8007dde <_dtoa_r+0x146>
 8007dcc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8007dd0:	eeb4 6b47 	vcmp.f64	d6, d7
 8007dd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dd8:	bf18      	it	ne
 8007dda:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 8007dde:	f1b8 0f16 	cmp.w	r8, #22
 8007de2:	d82b      	bhi.n	8007e3c <_dtoa_r+0x1a4>
 8007de4:	495e      	ldr	r1, [pc, #376]	@ (8007f60 <_dtoa_r+0x2c8>)
 8007de6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8007dea:	ed91 7b00 	vldr	d7, [r1]
 8007dee:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8007df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007df6:	d501      	bpl.n	8007dfc <_dtoa_r+0x164>
 8007df8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8007dfc:	2100      	movs	r1, #0
 8007dfe:	e01e      	b.n	8007e3e <_dtoa_r+0x1a6>
 8007e00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e02:	4413      	add	r3, r2
 8007e04:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8007e08:	2920      	cmp	r1, #32
 8007e0a:	bfc1      	itttt	gt
 8007e0c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8007e10:	408e      	lslgt	r6, r1
 8007e12:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8007e16:	fa24 f101 	lsrgt.w	r1, r4, r1
 8007e1a:	bfd6      	itet	le
 8007e1c:	f1c1 0120 	rsble	r1, r1, #32
 8007e20:	4331      	orrgt	r1, r6
 8007e22:	fa04 f101 	lslle.w	r1, r4, r1
 8007e26:	ee07 1a90 	vmov	s15, r1
 8007e2a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007e2e:	3b01      	subs	r3, #1
 8007e30:	ee17 1a90 	vmov	r1, s15
 8007e34:	2501      	movs	r5, #1
 8007e36:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8007e3a:	e7a8      	b.n	8007d8e <_dtoa_r+0xf6>
 8007e3c:	2101      	movs	r1, #1
 8007e3e:	1ad2      	subs	r2, r2, r3
 8007e40:	1e53      	subs	r3, r2, #1
 8007e42:	9306      	str	r3, [sp, #24]
 8007e44:	bf45      	ittet	mi
 8007e46:	f1c2 0301 	rsbmi	r3, r2, #1
 8007e4a:	9305      	strmi	r3, [sp, #20]
 8007e4c:	2300      	movpl	r3, #0
 8007e4e:	2300      	movmi	r3, #0
 8007e50:	bf4c      	ite	mi
 8007e52:	9306      	strmi	r3, [sp, #24]
 8007e54:	9305      	strpl	r3, [sp, #20]
 8007e56:	f1b8 0f00 	cmp.w	r8, #0
 8007e5a:	910c      	str	r1, [sp, #48]	@ 0x30
 8007e5c:	db18      	blt.n	8007e90 <_dtoa_r+0x1f8>
 8007e5e:	9b06      	ldr	r3, [sp, #24]
 8007e60:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007e64:	4443      	add	r3, r8
 8007e66:	9306      	str	r3, [sp, #24]
 8007e68:	2300      	movs	r3, #0
 8007e6a:	9a07      	ldr	r2, [sp, #28]
 8007e6c:	2a09      	cmp	r2, #9
 8007e6e:	d849      	bhi.n	8007f04 <_dtoa_r+0x26c>
 8007e70:	2a05      	cmp	r2, #5
 8007e72:	bfc4      	itt	gt
 8007e74:	3a04      	subgt	r2, #4
 8007e76:	9207      	strgt	r2, [sp, #28]
 8007e78:	9a07      	ldr	r2, [sp, #28]
 8007e7a:	f1a2 0202 	sub.w	r2, r2, #2
 8007e7e:	bfcc      	ite	gt
 8007e80:	2400      	movgt	r4, #0
 8007e82:	2401      	movle	r4, #1
 8007e84:	2a03      	cmp	r2, #3
 8007e86:	d848      	bhi.n	8007f1a <_dtoa_r+0x282>
 8007e88:	e8df f002 	tbb	[pc, r2]
 8007e8c:	3a2c2e0b 	.word	0x3a2c2e0b
 8007e90:	9b05      	ldr	r3, [sp, #20]
 8007e92:	2200      	movs	r2, #0
 8007e94:	eba3 0308 	sub.w	r3, r3, r8
 8007e98:	9305      	str	r3, [sp, #20]
 8007e9a:	920a      	str	r2, [sp, #40]	@ 0x28
 8007e9c:	f1c8 0300 	rsb	r3, r8, #0
 8007ea0:	e7e3      	b.n	8007e6a <_dtoa_r+0x1d2>
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	9208      	str	r2, [sp, #32]
 8007ea6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ea8:	2a00      	cmp	r2, #0
 8007eaa:	dc39      	bgt.n	8007f20 <_dtoa_r+0x288>
 8007eac:	f04f 0b01 	mov.w	fp, #1
 8007eb0:	46da      	mov	sl, fp
 8007eb2:	465a      	mov	r2, fp
 8007eb4:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8007eb8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8007ebc:	2100      	movs	r1, #0
 8007ebe:	2004      	movs	r0, #4
 8007ec0:	f100 0614 	add.w	r6, r0, #20
 8007ec4:	4296      	cmp	r6, r2
 8007ec6:	d930      	bls.n	8007f2a <_dtoa_r+0x292>
 8007ec8:	6079      	str	r1, [r7, #4]
 8007eca:	4648      	mov	r0, r9
 8007ecc:	9304      	str	r3, [sp, #16]
 8007ece:	f000 fd9b 	bl	8008a08 <_Balloc>
 8007ed2:	9b04      	ldr	r3, [sp, #16]
 8007ed4:	4607      	mov	r7, r0
 8007ed6:	2800      	cmp	r0, #0
 8007ed8:	d146      	bne.n	8007f68 <_dtoa_r+0x2d0>
 8007eda:	4b22      	ldr	r3, [pc, #136]	@ (8007f64 <_dtoa_r+0x2cc>)
 8007edc:	4602      	mov	r2, r0
 8007ede:	f240 11af 	movw	r1, #431	@ 0x1af
 8007ee2:	e6f2      	b.n	8007cca <_dtoa_r+0x32>
 8007ee4:	2201      	movs	r2, #1
 8007ee6:	e7dd      	b.n	8007ea4 <_dtoa_r+0x20c>
 8007ee8:	2200      	movs	r2, #0
 8007eea:	9208      	str	r2, [sp, #32]
 8007eec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007eee:	eb08 0b02 	add.w	fp, r8, r2
 8007ef2:	f10b 0a01 	add.w	sl, fp, #1
 8007ef6:	4652      	mov	r2, sl
 8007ef8:	2a01      	cmp	r2, #1
 8007efa:	bfb8      	it	lt
 8007efc:	2201      	movlt	r2, #1
 8007efe:	e7db      	b.n	8007eb8 <_dtoa_r+0x220>
 8007f00:	2201      	movs	r2, #1
 8007f02:	e7f2      	b.n	8007eea <_dtoa_r+0x252>
 8007f04:	2401      	movs	r4, #1
 8007f06:	2200      	movs	r2, #0
 8007f08:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8007f0c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8007f10:	2100      	movs	r1, #0
 8007f12:	46da      	mov	sl, fp
 8007f14:	2212      	movs	r2, #18
 8007f16:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f18:	e7ce      	b.n	8007eb8 <_dtoa_r+0x220>
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	9208      	str	r2, [sp, #32]
 8007f1e:	e7f5      	b.n	8007f0c <_dtoa_r+0x274>
 8007f20:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8007f24:	46da      	mov	sl, fp
 8007f26:	465a      	mov	r2, fp
 8007f28:	e7c6      	b.n	8007eb8 <_dtoa_r+0x220>
 8007f2a:	3101      	adds	r1, #1
 8007f2c:	0040      	lsls	r0, r0, #1
 8007f2e:	e7c7      	b.n	8007ec0 <_dtoa_r+0x228>
 8007f30:	636f4361 	.word	0x636f4361
 8007f34:	3fd287a7 	.word	0x3fd287a7
 8007f38:	8b60c8b3 	.word	0x8b60c8b3
 8007f3c:	3fc68a28 	.word	0x3fc68a28
 8007f40:	509f79fb 	.word	0x509f79fb
 8007f44:	3fd34413 	.word	0x3fd34413
 8007f48:	08009979 	.word	0x08009979
 8007f4c:	08009990 	.word	0x08009990
 8007f50:	7ff00000 	.word	0x7ff00000
 8007f54:	08009975 	.word	0x08009975
 8007f58:	08009949 	.word	0x08009949
 8007f5c:	08009948 	.word	0x08009948
 8007f60:	08009a88 	.word	0x08009a88
 8007f64:	080099e8 	.word	0x080099e8
 8007f68:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8007f6c:	f1ba 0f0e 	cmp.w	sl, #14
 8007f70:	6010      	str	r0, [r2, #0]
 8007f72:	d86f      	bhi.n	8008054 <_dtoa_r+0x3bc>
 8007f74:	2c00      	cmp	r4, #0
 8007f76:	d06d      	beq.n	8008054 <_dtoa_r+0x3bc>
 8007f78:	f1b8 0f00 	cmp.w	r8, #0
 8007f7c:	f340 80c2 	ble.w	8008104 <_dtoa_r+0x46c>
 8007f80:	4aca      	ldr	r2, [pc, #808]	@ (80082ac <_dtoa_r+0x614>)
 8007f82:	f008 010f 	and.w	r1, r8, #15
 8007f86:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007f8a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8007f8e:	ed92 7b00 	vldr	d7, [r2]
 8007f92:	ea4f 1128 	mov.w	r1, r8, asr #4
 8007f96:	f000 80a9 	beq.w	80080ec <_dtoa_r+0x454>
 8007f9a:	4ac5      	ldr	r2, [pc, #788]	@ (80082b0 <_dtoa_r+0x618>)
 8007f9c:	ed92 6b08 	vldr	d6, [r2, #32]
 8007fa0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8007fa4:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007fa8:	f001 010f 	and.w	r1, r1, #15
 8007fac:	2203      	movs	r2, #3
 8007fae:	48c0      	ldr	r0, [pc, #768]	@ (80082b0 <_dtoa_r+0x618>)
 8007fb0:	2900      	cmp	r1, #0
 8007fb2:	f040 809d 	bne.w	80080f0 <_dtoa_r+0x458>
 8007fb6:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007fba:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007fbe:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007fc2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007fc4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007fc8:	2900      	cmp	r1, #0
 8007fca:	f000 80c1 	beq.w	8008150 <_dtoa_r+0x4b8>
 8007fce:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8007fd2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fda:	f140 80b9 	bpl.w	8008150 <_dtoa_r+0x4b8>
 8007fde:	f1ba 0f00 	cmp.w	sl, #0
 8007fe2:	f000 80b5 	beq.w	8008150 <_dtoa_r+0x4b8>
 8007fe6:	f1bb 0f00 	cmp.w	fp, #0
 8007fea:	dd31      	ble.n	8008050 <_dtoa_r+0x3b8>
 8007fec:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8007ff0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007ff4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007ff8:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8007ffc:	9104      	str	r1, [sp, #16]
 8007ffe:	3201      	adds	r2, #1
 8008000:	465c      	mov	r4, fp
 8008002:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008006:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800800a:	ee07 2a90 	vmov	s15, r2
 800800e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008012:	eea7 5b06 	vfma.f64	d5, d7, d6
 8008016:	ee15 2a90 	vmov	r2, s11
 800801a:	ec51 0b15 	vmov	r0, r1, d5
 800801e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8008022:	2c00      	cmp	r4, #0
 8008024:	f040 8098 	bne.w	8008158 <_dtoa_r+0x4c0>
 8008028:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800802c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8008030:	ec41 0b17 	vmov	d7, r0, r1
 8008034:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800803c:	f300 8261 	bgt.w	8008502 <_dtoa_r+0x86a>
 8008040:	eeb1 7b47 	vneg.f64	d7, d7
 8008044:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800804c:	f100 80f5 	bmi.w	800823a <_dtoa_r+0x5a2>
 8008050:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008054:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008056:	2a00      	cmp	r2, #0
 8008058:	f2c0 812c 	blt.w	80082b4 <_dtoa_r+0x61c>
 800805c:	f1b8 0f0e 	cmp.w	r8, #14
 8008060:	f300 8128 	bgt.w	80082b4 <_dtoa_r+0x61c>
 8008064:	4b91      	ldr	r3, [pc, #580]	@ (80082ac <_dtoa_r+0x614>)
 8008066:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800806a:	ed93 6b00 	vldr	d6, [r3]
 800806e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008070:	2b00      	cmp	r3, #0
 8008072:	da03      	bge.n	800807c <_dtoa_r+0x3e4>
 8008074:	f1ba 0f00 	cmp.w	sl, #0
 8008078:	f340 80d2 	ble.w	8008220 <_dtoa_r+0x588>
 800807c:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8008080:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008084:	463e      	mov	r6, r7
 8008086:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800808a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800808e:	ee15 3a10 	vmov	r3, s10
 8008092:	3330      	adds	r3, #48	@ 0x30
 8008094:	f806 3b01 	strb.w	r3, [r6], #1
 8008098:	1bf3      	subs	r3, r6, r7
 800809a:	459a      	cmp	sl, r3
 800809c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80080a0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80080a4:	f040 80f8 	bne.w	8008298 <_dtoa_r+0x600>
 80080a8:	ee37 7b07 	vadd.f64	d7, d7, d7
 80080ac:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80080b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080b4:	f300 80dd 	bgt.w	8008272 <_dtoa_r+0x5da>
 80080b8:	eeb4 7b46 	vcmp.f64	d7, d6
 80080bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080c0:	d104      	bne.n	80080cc <_dtoa_r+0x434>
 80080c2:	ee15 3a10 	vmov	r3, s10
 80080c6:	07db      	lsls	r3, r3, #31
 80080c8:	f100 80d3 	bmi.w	8008272 <_dtoa_r+0x5da>
 80080cc:	9901      	ldr	r1, [sp, #4]
 80080ce:	4648      	mov	r0, r9
 80080d0:	f000 fcda 	bl	8008a88 <_Bfree>
 80080d4:	2300      	movs	r3, #0
 80080d6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80080d8:	7033      	strb	r3, [r6, #0]
 80080da:	f108 0301 	add.w	r3, r8, #1
 80080de:	6013      	str	r3, [r2, #0]
 80080e0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	f000 8304 	beq.w	80086f0 <_dtoa_r+0xa58>
 80080e8:	601e      	str	r6, [r3, #0]
 80080ea:	e301      	b.n	80086f0 <_dtoa_r+0xa58>
 80080ec:	2202      	movs	r2, #2
 80080ee:	e75e      	b.n	8007fae <_dtoa_r+0x316>
 80080f0:	07cc      	lsls	r4, r1, #31
 80080f2:	d504      	bpl.n	80080fe <_dtoa_r+0x466>
 80080f4:	ed90 6b00 	vldr	d6, [r0]
 80080f8:	3201      	adds	r2, #1
 80080fa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80080fe:	1049      	asrs	r1, r1, #1
 8008100:	3008      	adds	r0, #8
 8008102:	e755      	b.n	8007fb0 <_dtoa_r+0x318>
 8008104:	d022      	beq.n	800814c <_dtoa_r+0x4b4>
 8008106:	f1c8 0100 	rsb	r1, r8, #0
 800810a:	4a68      	ldr	r2, [pc, #416]	@ (80082ac <_dtoa_r+0x614>)
 800810c:	f001 000f 	and.w	r0, r1, #15
 8008110:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008114:	ed92 7b00 	vldr	d7, [r2]
 8008118:	ee28 7b07 	vmul.f64	d7, d8, d7
 800811c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008120:	4863      	ldr	r0, [pc, #396]	@ (80082b0 <_dtoa_r+0x618>)
 8008122:	1109      	asrs	r1, r1, #4
 8008124:	2400      	movs	r4, #0
 8008126:	2202      	movs	r2, #2
 8008128:	b929      	cbnz	r1, 8008136 <_dtoa_r+0x49e>
 800812a:	2c00      	cmp	r4, #0
 800812c:	f43f af49 	beq.w	8007fc2 <_dtoa_r+0x32a>
 8008130:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008134:	e745      	b.n	8007fc2 <_dtoa_r+0x32a>
 8008136:	07ce      	lsls	r6, r1, #31
 8008138:	d505      	bpl.n	8008146 <_dtoa_r+0x4ae>
 800813a:	ed90 6b00 	vldr	d6, [r0]
 800813e:	3201      	adds	r2, #1
 8008140:	2401      	movs	r4, #1
 8008142:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008146:	1049      	asrs	r1, r1, #1
 8008148:	3008      	adds	r0, #8
 800814a:	e7ed      	b.n	8008128 <_dtoa_r+0x490>
 800814c:	2202      	movs	r2, #2
 800814e:	e738      	b.n	8007fc2 <_dtoa_r+0x32a>
 8008150:	f8cd 8010 	str.w	r8, [sp, #16]
 8008154:	4654      	mov	r4, sl
 8008156:	e754      	b.n	8008002 <_dtoa_r+0x36a>
 8008158:	4a54      	ldr	r2, [pc, #336]	@ (80082ac <_dtoa_r+0x614>)
 800815a:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800815e:	ed12 4b02 	vldr	d4, [r2, #-8]
 8008162:	9a08      	ldr	r2, [sp, #32]
 8008164:	ec41 0b17 	vmov	d7, r0, r1
 8008168:	443c      	add	r4, r7
 800816a:	b34a      	cbz	r2, 80081c0 <_dtoa_r+0x528>
 800816c:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8008170:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8008174:	463e      	mov	r6, r7
 8008176:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800817a:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800817e:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008182:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008186:	ee14 2a90 	vmov	r2, s9
 800818a:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800818e:	3230      	adds	r2, #48	@ 0x30
 8008190:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008194:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800819c:	f806 2b01 	strb.w	r2, [r6], #1
 80081a0:	d438      	bmi.n	8008214 <_dtoa_r+0x57c>
 80081a2:	ee32 5b46 	vsub.f64	d5, d2, d6
 80081a6:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80081aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081ae:	d462      	bmi.n	8008276 <_dtoa_r+0x5de>
 80081b0:	42a6      	cmp	r6, r4
 80081b2:	f43f af4d 	beq.w	8008050 <_dtoa_r+0x3b8>
 80081b6:	ee27 7b03 	vmul.f64	d7, d7, d3
 80081ba:	ee26 6b03 	vmul.f64	d6, d6, d3
 80081be:	e7e0      	b.n	8008182 <_dtoa_r+0x4ea>
 80081c0:	4621      	mov	r1, r4
 80081c2:	463e      	mov	r6, r7
 80081c4:	ee27 7b04 	vmul.f64	d7, d7, d4
 80081c8:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80081cc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80081d0:	ee14 2a90 	vmov	r2, s9
 80081d4:	3230      	adds	r2, #48	@ 0x30
 80081d6:	f806 2b01 	strb.w	r2, [r6], #1
 80081da:	42a6      	cmp	r6, r4
 80081dc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80081e0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80081e4:	d119      	bne.n	800821a <_dtoa_r+0x582>
 80081e6:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80081ea:	ee37 4b05 	vadd.f64	d4, d7, d5
 80081ee:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80081f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081f6:	dc3e      	bgt.n	8008276 <_dtoa_r+0x5de>
 80081f8:	ee35 5b47 	vsub.f64	d5, d5, d7
 80081fc:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8008200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008204:	f57f af24 	bpl.w	8008050 <_dtoa_r+0x3b8>
 8008208:	460e      	mov	r6, r1
 800820a:	3901      	subs	r1, #1
 800820c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008210:	2b30      	cmp	r3, #48	@ 0x30
 8008212:	d0f9      	beq.n	8008208 <_dtoa_r+0x570>
 8008214:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008218:	e758      	b.n	80080cc <_dtoa_r+0x434>
 800821a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800821e:	e7d5      	b.n	80081cc <_dtoa_r+0x534>
 8008220:	d10b      	bne.n	800823a <_dtoa_r+0x5a2>
 8008222:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8008226:	ee26 6b07 	vmul.f64	d6, d6, d7
 800822a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800822e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008236:	f2c0 8161 	blt.w	80084fc <_dtoa_r+0x864>
 800823a:	2400      	movs	r4, #0
 800823c:	4625      	mov	r5, r4
 800823e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008240:	43db      	mvns	r3, r3
 8008242:	9304      	str	r3, [sp, #16]
 8008244:	463e      	mov	r6, r7
 8008246:	f04f 0800 	mov.w	r8, #0
 800824a:	4621      	mov	r1, r4
 800824c:	4648      	mov	r0, r9
 800824e:	f000 fc1b 	bl	8008a88 <_Bfree>
 8008252:	2d00      	cmp	r5, #0
 8008254:	d0de      	beq.n	8008214 <_dtoa_r+0x57c>
 8008256:	f1b8 0f00 	cmp.w	r8, #0
 800825a:	d005      	beq.n	8008268 <_dtoa_r+0x5d0>
 800825c:	45a8      	cmp	r8, r5
 800825e:	d003      	beq.n	8008268 <_dtoa_r+0x5d0>
 8008260:	4641      	mov	r1, r8
 8008262:	4648      	mov	r0, r9
 8008264:	f000 fc10 	bl	8008a88 <_Bfree>
 8008268:	4629      	mov	r1, r5
 800826a:	4648      	mov	r0, r9
 800826c:	f000 fc0c 	bl	8008a88 <_Bfree>
 8008270:	e7d0      	b.n	8008214 <_dtoa_r+0x57c>
 8008272:	f8cd 8010 	str.w	r8, [sp, #16]
 8008276:	4633      	mov	r3, r6
 8008278:	461e      	mov	r6, r3
 800827a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800827e:	2a39      	cmp	r2, #57	@ 0x39
 8008280:	d106      	bne.n	8008290 <_dtoa_r+0x5f8>
 8008282:	429f      	cmp	r7, r3
 8008284:	d1f8      	bne.n	8008278 <_dtoa_r+0x5e0>
 8008286:	9a04      	ldr	r2, [sp, #16]
 8008288:	3201      	adds	r2, #1
 800828a:	9204      	str	r2, [sp, #16]
 800828c:	2230      	movs	r2, #48	@ 0x30
 800828e:	703a      	strb	r2, [r7, #0]
 8008290:	781a      	ldrb	r2, [r3, #0]
 8008292:	3201      	adds	r2, #1
 8008294:	701a      	strb	r2, [r3, #0]
 8008296:	e7bd      	b.n	8008214 <_dtoa_r+0x57c>
 8008298:	ee27 7b04 	vmul.f64	d7, d7, d4
 800829c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80082a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082a4:	f47f aeef 	bne.w	8008086 <_dtoa_r+0x3ee>
 80082a8:	e710      	b.n	80080cc <_dtoa_r+0x434>
 80082aa:	bf00      	nop
 80082ac:	08009a88 	.word	0x08009a88
 80082b0:	08009a60 	.word	0x08009a60
 80082b4:	9908      	ldr	r1, [sp, #32]
 80082b6:	2900      	cmp	r1, #0
 80082b8:	f000 80e3 	beq.w	8008482 <_dtoa_r+0x7ea>
 80082bc:	9907      	ldr	r1, [sp, #28]
 80082be:	2901      	cmp	r1, #1
 80082c0:	f300 80c8 	bgt.w	8008454 <_dtoa_r+0x7bc>
 80082c4:	2d00      	cmp	r5, #0
 80082c6:	f000 80c1 	beq.w	800844c <_dtoa_r+0x7b4>
 80082ca:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80082ce:	9e05      	ldr	r6, [sp, #20]
 80082d0:	461c      	mov	r4, r3
 80082d2:	9304      	str	r3, [sp, #16]
 80082d4:	9b05      	ldr	r3, [sp, #20]
 80082d6:	4413      	add	r3, r2
 80082d8:	9305      	str	r3, [sp, #20]
 80082da:	9b06      	ldr	r3, [sp, #24]
 80082dc:	2101      	movs	r1, #1
 80082de:	4413      	add	r3, r2
 80082e0:	4648      	mov	r0, r9
 80082e2:	9306      	str	r3, [sp, #24]
 80082e4:	f000 fc84 	bl	8008bf0 <__i2b>
 80082e8:	9b04      	ldr	r3, [sp, #16]
 80082ea:	4605      	mov	r5, r0
 80082ec:	b166      	cbz	r6, 8008308 <_dtoa_r+0x670>
 80082ee:	9a06      	ldr	r2, [sp, #24]
 80082f0:	2a00      	cmp	r2, #0
 80082f2:	dd09      	ble.n	8008308 <_dtoa_r+0x670>
 80082f4:	42b2      	cmp	r2, r6
 80082f6:	9905      	ldr	r1, [sp, #20]
 80082f8:	bfa8      	it	ge
 80082fa:	4632      	movge	r2, r6
 80082fc:	1a89      	subs	r1, r1, r2
 80082fe:	9105      	str	r1, [sp, #20]
 8008300:	9906      	ldr	r1, [sp, #24]
 8008302:	1ab6      	subs	r6, r6, r2
 8008304:	1a8a      	subs	r2, r1, r2
 8008306:	9206      	str	r2, [sp, #24]
 8008308:	b1fb      	cbz	r3, 800834a <_dtoa_r+0x6b2>
 800830a:	9a08      	ldr	r2, [sp, #32]
 800830c:	2a00      	cmp	r2, #0
 800830e:	f000 80bc 	beq.w	800848a <_dtoa_r+0x7f2>
 8008312:	b19c      	cbz	r4, 800833c <_dtoa_r+0x6a4>
 8008314:	4629      	mov	r1, r5
 8008316:	4622      	mov	r2, r4
 8008318:	4648      	mov	r0, r9
 800831a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800831c:	f000 fd28 	bl	8008d70 <__pow5mult>
 8008320:	9a01      	ldr	r2, [sp, #4]
 8008322:	4601      	mov	r1, r0
 8008324:	4605      	mov	r5, r0
 8008326:	4648      	mov	r0, r9
 8008328:	f000 fc78 	bl	8008c1c <__multiply>
 800832c:	9901      	ldr	r1, [sp, #4]
 800832e:	9004      	str	r0, [sp, #16]
 8008330:	4648      	mov	r0, r9
 8008332:	f000 fba9 	bl	8008a88 <_Bfree>
 8008336:	9a04      	ldr	r2, [sp, #16]
 8008338:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800833a:	9201      	str	r2, [sp, #4]
 800833c:	1b1a      	subs	r2, r3, r4
 800833e:	d004      	beq.n	800834a <_dtoa_r+0x6b2>
 8008340:	9901      	ldr	r1, [sp, #4]
 8008342:	4648      	mov	r0, r9
 8008344:	f000 fd14 	bl	8008d70 <__pow5mult>
 8008348:	9001      	str	r0, [sp, #4]
 800834a:	2101      	movs	r1, #1
 800834c:	4648      	mov	r0, r9
 800834e:	f000 fc4f 	bl	8008bf0 <__i2b>
 8008352:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008354:	4604      	mov	r4, r0
 8008356:	2b00      	cmp	r3, #0
 8008358:	f000 81d0 	beq.w	80086fc <_dtoa_r+0xa64>
 800835c:	461a      	mov	r2, r3
 800835e:	4601      	mov	r1, r0
 8008360:	4648      	mov	r0, r9
 8008362:	f000 fd05 	bl	8008d70 <__pow5mult>
 8008366:	9b07      	ldr	r3, [sp, #28]
 8008368:	2b01      	cmp	r3, #1
 800836a:	4604      	mov	r4, r0
 800836c:	f300 8095 	bgt.w	800849a <_dtoa_r+0x802>
 8008370:	9b02      	ldr	r3, [sp, #8]
 8008372:	2b00      	cmp	r3, #0
 8008374:	f040 808b 	bne.w	800848e <_dtoa_r+0x7f6>
 8008378:	9b03      	ldr	r3, [sp, #12]
 800837a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800837e:	2a00      	cmp	r2, #0
 8008380:	f040 8087 	bne.w	8008492 <_dtoa_r+0x7fa>
 8008384:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008388:	0d12      	lsrs	r2, r2, #20
 800838a:	0512      	lsls	r2, r2, #20
 800838c:	2a00      	cmp	r2, #0
 800838e:	f000 8082 	beq.w	8008496 <_dtoa_r+0x7fe>
 8008392:	9b05      	ldr	r3, [sp, #20]
 8008394:	3301      	adds	r3, #1
 8008396:	9305      	str	r3, [sp, #20]
 8008398:	9b06      	ldr	r3, [sp, #24]
 800839a:	3301      	adds	r3, #1
 800839c:	9306      	str	r3, [sp, #24]
 800839e:	2301      	movs	r3, #1
 80083a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	f000 81af 	beq.w	8008708 <_dtoa_r+0xa70>
 80083aa:	6922      	ldr	r2, [r4, #16]
 80083ac:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80083b0:	6910      	ldr	r0, [r2, #16]
 80083b2:	f000 fbd1 	bl	8008b58 <__hi0bits>
 80083b6:	f1c0 0020 	rsb	r0, r0, #32
 80083ba:	9b06      	ldr	r3, [sp, #24]
 80083bc:	4418      	add	r0, r3
 80083be:	f010 001f 	ands.w	r0, r0, #31
 80083c2:	d076      	beq.n	80084b2 <_dtoa_r+0x81a>
 80083c4:	f1c0 0220 	rsb	r2, r0, #32
 80083c8:	2a04      	cmp	r2, #4
 80083ca:	dd69      	ble.n	80084a0 <_dtoa_r+0x808>
 80083cc:	9b05      	ldr	r3, [sp, #20]
 80083ce:	f1c0 001c 	rsb	r0, r0, #28
 80083d2:	4403      	add	r3, r0
 80083d4:	9305      	str	r3, [sp, #20]
 80083d6:	9b06      	ldr	r3, [sp, #24]
 80083d8:	4406      	add	r6, r0
 80083da:	4403      	add	r3, r0
 80083dc:	9306      	str	r3, [sp, #24]
 80083de:	9b05      	ldr	r3, [sp, #20]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	dd05      	ble.n	80083f0 <_dtoa_r+0x758>
 80083e4:	9901      	ldr	r1, [sp, #4]
 80083e6:	461a      	mov	r2, r3
 80083e8:	4648      	mov	r0, r9
 80083ea:	f000 fd1b 	bl	8008e24 <__lshift>
 80083ee:	9001      	str	r0, [sp, #4]
 80083f0:	9b06      	ldr	r3, [sp, #24]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	dd05      	ble.n	8008402 <_dtoa_r+0x76a>
 80083f6:	4621      	mov	r1, r4
 80083f8:	461a      	mov	r2, r3
 80083fa:	4648      	mov	r0, r9
 80083fc:	f000 fd12 	bl	8008e24 <__lshift>
 8008400:	4604      	mov	r4, r0
 8008402:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008404:	2b00      	cmp	r3, #0
 8008406:	d056      	beq.n	80084b6 <_dtoa_r+0x81e>
 8008408:	9801      	ldr	r0, [sp, #4]
 800840a:	4621      	mov	r1, r4
 800840c:	f000 fd76 	bl	8008efc <__mcmp>
 8008410:	2800      	cmp	r0, #0
 8008412:	da50      	bge.n	80084b6 <_dtoa_r+0x81e>
 8008414:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8008418:	9304      	str	r3, [sp, #16]
 800841a:	9901      	ldr	r1, [sp, #4]
 800841c:	2300      	movs	r3, #0
 800841e:	220a      	movs	r2, #10
 8008420:	4648      	mov	r0, r9
 8008422:	f000 fb53 	bl	8008acc <__multadd>
 8008426:	9b08      	ldr	r3, [sp, #32]
 8008428:	9001      	str	r0, [sp, #4]
 800842a:	2b00      	cmp	r3, #0
 800842c:	f000 816e 	beq.w	800870c <_dtoa_r+0xa74>
 8008430:	4629      	mov	r1, r5
 8008432:	2300      	movs	r3, #0
 8008434:	220a      	movs	r2, #10
 8008436:	4648      	mov	r0, r9
 8008438:	f000 fb48 	bl	8008acc <__multadd>
 800843c:	f1bb 0f00 	cmp.w	fp, #0
 8008440:	4605      	mov	r5, r0
 8008442:	dc64      	bgt.n	800850e <_dtoa_r+0x876>
 8008444:	9b07      	ldr	r3, [sp, #28]
 8008446:	2b02      	cmp	r3, #2
 8008448:	dc3e      	bgt.n	80084c8 <_dtoa_r+0x830>
 800844a:	e060      	b.n	800850e <_dtoa_r+0x876>
 800844c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800844e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008452:	e73c      	b.n	80082ce <_dtoa_r+0x636>
 8008454:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 8008458:	42a3      	cmp	r3, r4
 800845a:	bfbf      	itttt	lt
 800845c:	1ae2      	sublt	r2, r4, r3
 800845e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008460:	189b      	addlt	r3, r3, r2
 8008462:	930a      	strlt	r3, [sp, #40]	@ 0x28
 8008464:	bfae      	itee	ge
 8008466:	1b1c      	subge	r4, r3, r4
 8008468:	4623      	movlt	r3, r4
 800846a:	2400      	movlt	r4, #0
 800846c:	f1ba 0f00 	cmp.w	sl, #0
 8008470:	bfb5      	itete	lt
 8008472:	9a05      	ldrlt	r2, [sp, #20]
 8008474:	9e05      	ldrge	r6, [sp, #20]
 8008476:	eba2 060a 	sublt.w	r6, r2, sl
 800847a:	4652      	movge	r2, sl
 800847c:	bfb8      	it	lt
 800847e:	2200      	movlt	r2, #0
 8008480:	e727      	b.n	80082d2 <_dtoa_r+0x63a>
 8008482:	9e05      	ldr	r6, [sp, #20]
 8008484:	9d08      	ldr	r5, [sp, #32]
 8008486:	461c      	mov	r4, r3
 8008488:	e730      	b.n	80082ec <_dtoa_r+0x654>
 800848a:	461a      	mov	r2, r3
 800848c:	e758      	b.n	8008340 <_dtoa_r+0x6a8>
 800848e:	2300      	movs	r3, #0
 8008490:	e786      	b.n	80083a0 <_dtoa_r+0x708>
 8008492:	9b02      	ldr	r3, [sp, #8]
 8008494:	e784      	b.n	80083a0 <_dtoa_r+0x708>
 8008496:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008498:	e783      	b.n	80083a2 <_dtoa_r+0x70a>
 800849a:	2300      	movs	r3, #0
 800849c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800849e:	e784      	b.n	80083aa <_dtoa_r+0x712>
 80084a0:	d09d      	beq.n	80083de <_dtoa_r+0x746>
 80084a2:	9b05      	ldr	r3, [sp, #20]
 80084a4:	321c      	adds	r2, #28
 80084a6:	4413      	add	r3, r2
 80084a8:	9305      	str	r3, [sp, #20]
 80084aa:	9b06      	ldr	r3, [sp, #24]
 80084ac:	4416      	add	r6, r2
 80084ae:	4413      	add	r3, r2
 80084b0:	e794      	b.n	80083dc <_dtoa_r+0x744>
 80084b2:	4602      	mov	r2, r0
 80084b4:	e7f5      	b.n	80084a2 <_dtoa_r+0x80a>
 80084b6:	f1ba 0f00 	cmp.w	sl, #0
 80084ba:	f8cd 8010 	str.w	r8, [sp, #16]
 80084be:	46d3      	mov	fp, sl
 80084c0:	dc21      	bgt.n	8008506 <_dtoa_r+0x86e>
 80084c2:	9b07      	ldr	r3, [sp, #28]
 80084c4:	2b02      	cmp	r3, #2
 80084c6:	dd1e      	ble.n	8008506 <_dtoa_r+0x86e>
 80084c8:	f1bb 0f00 	cmp.w	fp, #0
 80084cc:	f47f aeb7 	bne.w	800823e <_dtoa_r+0x5a6>
 80084d0:	4621      	mov	r1, r4
 80084d2:	465b      	mov	r3, fp
 80084d4:	2205      	movs	r2, #5
 80084d6:	4648      	mov	r0, r9
 80084d8:	f000 faf8 	bl	8008acc <__multadd>
 80084dc:	4601      	mov	r1, r0
 80084de:	4604      	mov	r4, r0
 80084e0:	9801      	ldr	r0, [sp, #4]
 80084e2:	f000 fd0b 	bl	8008efc <__mcmp>
 80084e6:	2800      	cmp	r0, #0
 80084e8:	f77f aea9 	ble.w	800823e <_dtoa_r+0x5a6>
 80084ec:	463e      	mov	r6, r7
 80084ee:	2331      	movs	r3, #49	@ 0x31
 80084f0:	f806 3b01 	strb.w	r3, [r6], #1
 80084f4:	9b04      	ldr	r3, [sp, #16]
 80084f6:	3301      	adds	r3, #1
 80084f8:	9304      	str	r3, [sp, #16]
 80084fa:	e6a4      	b.n	8008246 <_dtoa_r+0x5ae>
 80084fc:	f8cd 8010 	str.w	r8, [sp, #16]
 8008500:	4654      	mov	r4, sl
 8008502:	4625      	mov	r5, r4
 8008504:	e7f2      	b.n	80084ec <_dtoa_r+0x854>
 8008506:	9b08      	ldr	r3, [sp, #32]
 8008508:	2b00      	cmp	r3, #0
 800850a:	f000 8103 	beq.w	8008714 <_dtoa_r+0xa7c>
 800850e:	2e00      	cmp	r6, #0
 8008510:	dd05      	ble.n	800851e <_dtoa_r+0x886>
 8008512:	4629      	mov	r1, r5
 8008514:	4632      	mov	r2, r6
 8008516:	4648      	mov	r0, r9
 8008518:	f000 fc84 	bl	8008e24 <__lshift>
 800851c:	4605      	mov	r5, r0
 800851e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008520:	2b00      	cmp	r3, #0
 8008522:	d058      	beq.n	80085d6 <_dtoa_r+0x93e>
 8008524:	6869      	ldr	r1, [r5, #4]
 8008526:	4648      	mov	r0, r9
 8008528:	f000 fa6e 	bl	8008a08 <_Balloc>
 800852c:	4606      	mov	r6, r0
 800852e:	b928      	cbnz	r0, 800853c <_dtoa_r+0x8a4>
 8008530:	4b82      	ldr	r3, [pc, #520]	@ (800873c <_dtoa_r+0xaa4>)
 8008532:	4602      	mov	r2, r0
 8008534:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008538:	f7ff bbc7 	b.w	8007cca <_dtoa_r+0x32>
 800853c:	692a      	ldr	r2, [r5, #16]
 800853e:	3202      	adds	r2, #2
 8008540:	0092      	lsls	r2, r2, #2
 8008542:	f105 010c 	add.w	r1, r5, #12
 8008546:	300c      	adds	r0, #12
 8008548:	f000 fe7a 	bl	8009240 <memcpy>
 800854c:	2201      	movs	r2, #1
 800854e:	4631      	mov	r1, r6
 8008550:	4648      	mov	r0, r9
 8008552:	f000 fc67 	bl	8008e24 <__lshift>
 8008556:	1c7b      	adds	r3, r7, #1
 8008558:	9305      	str	r3, [sp, #20]
 800855a:	eb07 030b 	add.w	r3, r7, fp
 800855e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008560:	9b02      	ldr	r3, [sp, #8]
 8008562:	f003 0301 	and.w	r3, r3, #1
 8008566:	46a8      	mov	r8, r5
 8008568:	9308      	str	r3, [sp, #32]
 800856a:	4605      	mov	r5, r0
 800856c:	9b05      	ldr	r3, [sp, #20]
 800856e:	9801      	ldr	r0, [sp, #4]
 8008570:	4621      	mov	r1, r4
 8008572:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8008576:	f7ff fb06 	bl	8007b86 <quorem>
 800857a:	4641      	mov	r1, r8
 800857c:	9002      	str	r0, [sp, #8]
 800857e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8008582:	9801      	ldr	r0, [sp, #4]
 8008584:	f000 fcba 	bl	8008efc <__mcmp>
 8008588:	462a      	mov	r2, r5
 800858a:	9006      	str	r0, [sp, #24]
 800858c:	4621      	mov	r1, r4
 800858e:	4648      	mov	r0, r9
 8008590:	f000 fcd0 	bl	8008f34 <__mdiff>
 8008594:	68c2      	ldr	r2, [r0, #12]
 8008596:	4606      	mov	r6, r0
 8008598:	b9fa      	cbnz	r2, 80085da <_dtoa_r+0x942>
 800859a:	4601      	mov	r1, r0
 800859c:	9801      	ldr	r0, [sp, #4]
 800859e:	f000 fcad 	bl	8008efc <__mcmp>
 80085a2:	4602      	mov	r2, r0
 80085a4:	4631      	mov	r1, r6
 80085a6:	4648      	mov	r0, r9
 80085a8:	920a      	str	r2, [sp, #40]	@ 0x28
 80085aa:	f000 fa6d 	bl	8008a88 <_Bfree>
 80085ae:	9b07      	ldr	r3, [sp, #28]
 80085b0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80085b2:	9e05      	ldr	r6, [sp, #20]
 80085b4:	ea43 0102 	orr.w	r1, r3, r2
 80085b8:	9b08      	ldr	r3, [sp, #32]
 80085ba:	4319      	orrs	r1, r3
 80085bc:	d10f      	bne.n	80085de <_dtoa_r+0x946>
 80085be:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80085c2:	d028      	beq.n	8008616 <_dtoa_r+0x97e>
 80085c4:	9b06      	ldr	r3, [sp, #24]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	dd02      	ble.n	80085d0 <_dtoa_r+0x938>
 80085ca:	9b02      	ldr	r3, [sp, #8]
 80085cc:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80085d0:	f88b a000 	strb.w	sl, [fp]
 80085d4:	e639      	b.n	800824a <_dtoa_r+0x5b2>
 80085d6:	4628      	mov	r0, r5
 80085d8:	e7bd      	b.n	8008556 <_dtoa_r+0x8be>
 80085da:	2201      	movs	r2, #1
 80085dc:	e7e2      	b.n	80085a4 <_dtoa_r+0x90c>
 80085de:	9b06      	ldr	r3, [sp, #24]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	db04      	blt.n	80085ee <_dtoa_r+0x956>
 80085e4:	9907      	ldr	r1, [sp, #28]
 80085e6:	430b      	orrs	r3, r1
 80085e8:	9908      	ldr	r1, [sp, #32]
 80085ea:	430b      	orrs	r3, r1
 80085ec:	d120      	bne.n	8008630 <_dtoa_r+0x998>
 80085ee:	2a00      	cmp	r2, #0
 80085f0:	ddee      	ble.n	80085d0 <_dtoa_r+0x938>
 80085f2:	9901      	ldr	r1, [sp, #4]
 80085f4:	2201      	movs	r2, #1
 80085f6:	4648      	mov	r0, r9
 80085f8:	f000 fc14 	bl	8008e24 <__lshift>
 80085fc:	4621      	mov	r1, r4
 80085fe:	9001      	str	r0, [sp, #4]
 8008600:	f000 fc7c 	bl	8008efc <__mcmp>
 8008604:	2800      	cmp	r0, #0
 8008606:	dc03      	bgt.n	8008610 <_dtoa_r+0x978>
 8008608:	d1e2      	bne.n	80085d0 <_dtoa_r+0x938>
 800860a:	f01a 0f01 	tst.w	sl, #1
 800860e:	d0df      	beq.n	80085d0 <_dtoa_r+0x938>
 8008610:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008614:	d1d9      	bne.n	80085ca <_dtoa_r+0x932>
 8008616:	2339      	movs	r3, #57	@ 0x39
 8008618:	f88b 3000 	strb.w	r3, [fp]
 800861c:	4633      	mov	r3, r6
 800861e:	461e      	mov	r6, r3
 8008620:	3b01      	subs	r3, #1
 8008622:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008626:	2a39      	cmp	r2, #57	@ 0x39
 8008628:	d053      	beq.n	80086d2 <_dtoa_r+0xa3a>
 800862a:	3201      	adds	r2, #1
 800862c:	701a      	strb	r2, [r3, #0]
 800862e:	e60c      	b.n	800824a <_dtoa_r+0x5b2>
 8008630:	2a00      	cmp	r2, #0
 8008632:	dd07      	ble.n	8008644 <_dtoa_r+0x9ac>
 8008634:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008638:	d0ed      	beq.n	8008616 <_dtoa_r+0x97e>
 800863a:	f10a 0301 	add.w	r3, sl, #1
 800863e:	f88b 3000 	strb.w	r3, [fp]
 8008642:	e602      	b.n	800824a <_dtoa_r+0x5b2>
 8008644:	9b05      	ldr	r3, [sp, #20]
 8008646:	9a05      	ldr	r2, [sp, #20]
 8008648:	f803 ac01 	strb.w	sl, [r3, #-1]
 800864c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800864e:	4293      	cmp	r3, r2
 8008650:	d029      	beq.n	80086a6 <_dtoa_r+0xa0e>
 8008652:	9901      	ldr	r1, [sp, #4]
 8008654:	2300      	movs	r3, #0
 8008656:	220a      	movs	r2, #10
 8008658:	4648      	mov	r0, r9
 800865a:	f000 fa37 	bl	8008acc <__multadd>
 800865e:	45a8      	cmp	r8, r5
 8008660:	9001      	str	r0, [sp, #4]
 8008662:	f04f 0300 	mov.w	r3, #0
 8008666:	f04f 020a 	mov.w	r2, #10
 800866a:	4641      	mov	r1, r8
 800866c:	4648      	mov	r0, r9
 800866e:	d107      	bne.n	8008680 <_dtoa_r+0x9e8>
 8008670:	f000 fa2c 	bl	8008acc <__multadd>
 8008674:	4680      	mov	r8, r0
 8008676:	4605      	mov	r5, r0
 8008678:	9b05      	ldr	r3, [sp, #20]
 800867a:	3301      	adds	r3, #1
 800867c:	9305      	str	r3, [sp, #20]
 800867e:	e775      	b.n	800856c <_dtoa_r+0x8d4>
 8008680:	f000 fa24 	bl	8008acc <__multadd>
 8008684:	4629      	mov	r1, r5
 8008686:	4680      	mov	r8, r0
 8008688:	2300      	movs	r3, #0
 800868a:	220a      	movs	r2, #10
 800868c:	4648      	mov	r0, r9
 800868e:	f000 fa1d 	bl	8008acc <__multadd>
 8008692:	4605      	mov	r5, r0
 8008694:	e7f0      	b.n	8008678 <_dtoa_r+0x9e0>
 8008696:	f1bb 0f00 	cmp.w	fp, #0
 800869a:	bfcc      	ite	gt
 800869c:	465e      	movgt	r6, fp
 800869e:	2601      	movle	r6, #1
 80086a0:	443e      	add	r6, r7
 80086a2:	f04f 0800 	mov.w	r8, #0
 80086a6:	9901      	ldr	r1, [sp, #4]
 80086a8:	2201      	movs	r2, #1
 80086aa:	4648      	mov	r0, r9
 80086ac:	f000 fbba 	bl	8008e24 <__lshift>
 80086b0:	4621      	mov	r1, r4
 80086b2:	9001      	str	r0, [sp, #4]
 80086b4:	f000 fc22 	bl	8008efc <__mcmp>
 80086b8:	2800      	cmp	r0, #0
 80086ba:	dcaf      	bgt.n	800861c <_dtoa_r+0x984>
 80086bc:	d102      	bne.n	80086c4 <_dtoa_r+0xa2c>
 80086be:	f01a 0f01 	tst.w	sl, #1
 80086c2:	d1ab      	bne.n	800861c <_dtoa_r+0x984>
 80086c4:	4633      	mov	r3, r6
 80086c6:	461e      	mov	r6, r3
 80086c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80086cc:	2a30      	cmp	r2, #48	@ 0x30
 80086ce:	d0fa      	beq.n	80086c6 <_dtoa_r+0xa2e>
 80086d0:	e5bb      	b.n	800824a <_dtoa_r+0x5b2>
 80086d2:	429f      	cmp	r7, r3
 80086d4:	d1a3      	bne.n	800861e <_dtoa_r+0x986>
 80086d6:	9b04      	ldr	r3, [sp, #16]
 80086d8:	3301      	adds	r3, #1
 80086da:	9304      	str	r3, [sp, #16]
 80086dc:	2331      	movs	r3, #49	@ 0x31
 80086de:	703b      	strb	r3, [r7, #0]
 80086e0:	e5b3      	b.n	800824a <_dtoa_r+0x5b2>
 80086e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80086e4:	4f16      	ldr	r7, [pc, #88]	@ (8008740 <_dtoa_r+0xaa8>)
 80086e6:	b11b      	cbz	r3, 80086f0 <_dtoa_r+0xa58>
 80086e8:	f107 0308 	add.w	r3, r7, #8
 80086ec:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80086ee:	6013      	str	r3, [r2, #0]
 80086f0:	4638      	mov	r0, r7
 80086f2:	b011      	add	sp, #68	@ 0x44
 80086f4:	ecbd 8b02 	vpop	{d8}
 80086f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086fc:	9b07      	ldr	r3, [sp, #28]
 80086fe:	2b01      	cmp	r3, #1
 8008700:	f77f ae36 	ble.w	8008370 <_dtoa_r+0x6d8>
 8008704:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008706:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008708:	2001      	movs	r0, #1
 800870a:	e656      	b.n	80083ba <_dtoa_r+0x722>
 800870c:	f1bb 0f00 	cmp.w	fp, #0
 8008710:	f77f aed7 	ble.w	80084c2 <_dtoa_r+0x82a>
 8008714:	463e      	mov	r6, r7
 8008716:	9801      	ldr	r0, [sp, #4]
 8008718:	4621      	mov	r1, r4
 800871a:	f7ff fa34 	bl	8007b86 <quorem>
 800871e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8008722:	f806 ab01 	strb.w	sl, [r6], #1
 8008726:	1bf2      	subs	r2, r6, r7
 8008728:	4593      	cmp	fp, r2
 800872a:	ddb4      	ble.n	8008696 <_dtoa_r+0x9fe>
 800872c:	9901      	ldr	r1, [sp, #4]
 800872e:	2300      	movs	r3, #0
 8008730:	220a      	movs	r2, #10
 8008732:	4648      	mov	r0, r9
 8008734:	f000 f9ca 	bl	8008acc <__multadd>
 8008738:	9001      	str	r0, [sp, #4]
 800873a:	e7ec      	b.n	8008716 <_dtoa_r+0xa7e>
 800873c:	080099e8 	.word	0x080099e8
 8008740:	0800996c 	.word	0x0800996c

08008744 <malloc>:
 8008744:	4b02      	ldr	r3, [pc, #8]	@ (8008750 <malloc+0xc>)
 8008746:	4601      	mov	r1, r0
 8008748:	6818      	ldr	r0, [r3, #0]
 800874a:	f000 b825 	b.w	8008798 <_malloc_r>
 800874e:	bf00      	nop
 8008750:	20000028 	.word	0x20000028

08008754 <sbrk_aligned>:
 8008754:	b570      	push	{r4, r5, r6, lr}
 8008756:	4e0f      	ldr	r6, [pc, #60]	@ (8008794 <sbrk_aligned+0x40>)
 8008758:	460c      	mov	r4, r1
 800875a:	6831      	ldr	r1, [r6, #0]
 800875c:	4605      	mov	r5, r0
 800875e:	b911      	cbnz	r1, 8008766 <sbrk_aligned+0x12>
 8008760:	f000 fd4c 	bl	80091fc <_sbrk_r>
 8008764:	6030      	str	r0, [r6, #0]
 8008766:	4621      	mov	r1, r4
 8008768:	4628      	mov	r0, r5
 800876a:	f000 fd47 	bl	80091fc <_sbrk_r>
 800876e:	1c43      	adds	r3, r0, #1
 8008770:	d103      	bne.n	800877a <sbrk_aligned+0x26>
 8008772:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008776:	4620      	mov	r0, r4
 8008778:	bd70      	pop	{r4, r5, r6, pc}
 800877a:	1cc4      	adds	r4, r0, #3
 800877c:	f024 0403 	bic.w	r4, r4, #3
 8008780:	42a0      	cmp	r0, r4
 8008782:	d0f8      	beq.n	8008776 <sbrk_aligned+0x22>
 8008784:	1a21      	subs	r1, r4, r0
 8008786:	4628      	mov	r0, r5
 8008788:	f000 fd38 	bl	80091fc <_sbrk_r>
 800878c:	3001      	adds	r0, #1
 800878e:	d1f2      	bne.n	8008776 <sbrk_aligned+0x22>
 8008790:	e7ef      	b.n	8008772 <sbrk_aligned+0x1e>
 8008792:	bf00      	nop
 8008794:	20005ab0 	.word	0x20005ab0

08008798 <_malloc_r>:
 8008798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800879c:	1ccd      	adds	r5, r1, #3
 800879e:	f025 0503 	bic.w	r5, r5, #3
 80087a2:	3508      	adds	r5, #8
 80087a4:	2d0c      	cmp	r5, #12
 80087a6:	bf38      	it	cc
 80087a8:	250c      	movcc	r5, #12
 80087aa:	2d00      	cmp	r5, #0
 80087ac:	4606      	mov	r6, r0
 80087ae:	db01      	blt.n	80087b4 <_malloc_r+0x1c>
 80087b0:	42a9      	cmp	r1, r5
 80087b2:	d904      	bls.n	80087be <_malloc_r+0x26>
 80087b4:	230c      	movs	r3, #12
 80087b6:	6033      	str	r3, [r6, #0]
 80087b8:	2000      	movs	r0, #0
 80087ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008894 <_malloc_r+0xfc>
 80087c2:	f000 f915 	bl	80089f0 <__malloc_lock>
 80087c6:	f8d8 3000 	ldr.w	r3, [r8]
 80087ca:	461c      	mov	r4, r3
 80087cc:	bb44      	cbnz	r4, 8008820 <_malloc_r+0x88>
 80087ce:	4629      	mov	r1, r5
 80087d0:	4630      	mov	r0, r6
 80087d2:	f7ff ffbf 	bl	8008754 <sbrk_aligned>
 80087d6:	1c43      	adds	r3, r0, #1
 80087d8:	4604      	mov	r4, r0
 80087da:	d158      	bne.n	800888e <_malloc_r+0xf6>
 80087dc:	f8d8 4000 	ldr.w	r4, [r8]
 80087e0:	4627      	mov	r7, r4
 80087e2:	2f00      	cmp	r7, #0
 80087e4:	d143      	bne.n	800886e <_malloc_r+0xd6>
 80087e6:	2c00      	cmp	r4, #0
 80087e8:	d04b      	beq.n	8008882 <_malloc_r+0xea>
 80087ea:	6823      	ldr	r3, [r4, #0]
 80087ec:	4639      	mov	r1, r7
 80087ee:	4630      	mov	r0, r6
 80087f0:	eb04 0903 	add.w	r9, r4, r3
 80087f4:	f000 fd02 	bl	80091fc <_sbrk_r>
 80087f8:	4581      	cmp	r9, r0
 80087fa:	d142      	bne.n	8008882 <_malloc_r+0xea>
 80087fc:	6821      	ldr	r1, [r4, #0]
 80087fe:	1a6d      	subs	r5, r5, r1
 8008800:	4629      	mov	r1, r5
 8008802:	4630      	mov	r0, r6
 8008804:	f7ff ffa6 	bl	8008754 <sbrk_aligned>
 8008808:	3001      	adds	r0, #1
 800880a:	d03a      	beq.n	8008882 <_malloc_r+0xea>
 800880c:	6823      	ldr	r3, [r4, #0]
 800880e:	442b      	add	r3, r5
 8008810:	6023      	str	r3, [r4, #0]
 8008812:	f8d8 3000 	ldr.w	r3, [r8]
 8008816:	685a      	ldr	r2, [r3, #4]
 8008818:	bb62      	cbnz	r2, 8008874 <_malloc_r+0xdc>
 800881a:	f8c8 7000 	str.w	r7, [r8]
 800881e:	e00f      	b.n	8008840 <_malloc_r+0xa8>
 8008820:	6822      	ldr	r2, [r4, #0]
 8008822:	1b52      	subs	r2, r2, r5
 8008824:	d420      	bmi.n	8008868 <_malloc_r+0xd0>
 8008826:	2a0b      	cmp	r2, #11
 8008828:	d917      	bls.n	800885a <_malloc_r+0xc2>
 800882a:	1961      	adds	r1, r4, r5
 800882c:	42a3      	cmp	r3, r4
 800882e:	6025      	str	r5, [r4, #0]
 8008830:	bf18      	it	ne
 8008832:	6059      	strne	r1, [r3, #4]
 8008834:	6863      	ldr	r3, [r4, #4]
 8008836:	bf08      	it	eq
 8008838:	f8c8 1000 	streq.w	r1, [r8]
 800883c:	5162      	str	r2, [r4, r5]
 800883e:	604b      	str	r3, [r1, #4]
 8008840:	4630      	mov	r0, r6
 8008842:	f000 f8db 	bl	80089fc <__malloc_unlock>
 8008846:	f104 000b 	add.w	r0, r4, #11
 800884a:	1d23      	adds	r3, r4, #4
 800884c:	f020 0007 	bic.w	r0, r0, #7
 8008850:	1ac2      	subs	r2, r0, r3
 8008852:	bf1c      	itt	ne
 8008854:	1a1b      	subne	r3, r3, r0
 8008856:	50a3      	strne	r3, [r4, r2]
 8008858:	e7af      	b.n	80087ba <_malloc_r+0x22>
 800885a:	6862      	ldr	r2, [r4, #4]
 800885c:	42a3      	cmp	r3, r4
 800885e:	bf0c      	ite	eq
 8008860:	f8c8 2000 	streq.w	r2, [r8]
 8008864:	605a      	strne	r2, [r3, #4]
 8008866:	e7eb      	b.n	8008840 <_malloc_r+0xa8>
 8008868:	4623      	mov	r3, r4
 800886a:	6864      	ldr	r4, [r4, #4]
 800886c:	e7ae      	b.n	80087cc <_malloc_r+0x34>
 800886e:	463c      	mov	r4, r7
 8008870:	687f      	ldr	r7, [r7, #4]
 8008872:	e7b6      	b.n	80087e2 <_malloc_r+0x4a>
 8008874:	461a      	mov	r2, r3
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	42a3      	cmp	r3, r4
 800887a:	d1fb      	bne.n	8008874 <_malloc_r+0xdc>
 800887c:	2300      	movs	r3, #0
 800887e:	6053      	str	r3, [r2, #4]
 8008880:	e7de      	b.n	8008840 <_malloc_r+0xa8>
 8008882:	230c      	movs	r3, #12
 8008884:	6033      	str	r3, [r6, #0]
 8008886:	4630      	mov	r0, r6
 8008888:	f000 f8b8 	bl	80089fc <__malloc_unlock>
 800888c:	e794      	b.n	80087b8 <_malloc_r+0x20>
 800888e:	6005      	str	r5, [r0, #0]
 8008890:	e7d6      	b.n	8008840 <_malloc_r+0xa8>
 8008892:	bf00      	nop
 8008894:	20005ab4 	.word	0x20005ab4

08008898 <__sflush_r>:
 8008898:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800889c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088a0:	0716      	lsls	r6, r2, #28
 80088a2:	4605      	mov	r5, r0
 80088a4:	460c      	mov	r4, r1
 80088a6:	d454      	bmi.n	8008952 <__sflush_r+0xba>
 80088a8:	684b      	ldr	r3, [r1, #4]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	dc02      	bgt.n	80088b4 <__sflush_r+0x1c>
 80088ae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	dd48      	ble.n	8008946 <__sflush_r+0xae>
 80088b4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088b6:	2e00      	cmp	r6, #0
 80088b8:	d045      	beq.n	8008946 <__sflush_r+0xae>
 80088ba:	2300      	movs	r3, #0
 80088bc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80088c0:	682f      	ldr	r7, [r5, #0]
 80088c2:	6a21      	ldr	r1, [r4, #32]
 80088c4:	602b      	str	r3, [r5, #0]
 80088c6:	d030      	beq.n	800892a <__sflush_r+0x92>
 80088c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80088ca:	89a3      	ldrh	r3, [r4, #12]
 80088cc:	0759      	lsls	r1, r3, #29
 80088ce:	d505      	bpl.n	80088dc <__sflush_r+0x44>
 80088d0:	6863      	ldr	r3, [r4, #4]
 80088d2:	1ad2      	subs	r2, r2, r3
 80088d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80088d6:	b10b      	cbz	r3, 80088dc <__sflush_r+0x44>
 80088d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80088da:	1ad2      	subs	r2, r2, r3
 80088dc:	2300      	movs	r3, #0
 80088de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088e0:	6a21      	ldr	r1, [r4, #32]
 80088e2:	4628      	mov	r0, r5
 80088e4:	47b0      	blx	r6
 80088e6:	1c43      	adds	r3, r0, #1
 80088e8:	89a3      	ldrh	r3, [r4, #12]
 80088ea:	d106      	bne.n	80088fa <__sflush_r+0x62>
 80088ec:	6829      	ldr	r1, [r5, #0]
 80088ee:	291d      	cmp	r1, #29
 80088f0:	d82b      	bhi.n	800894a <__sflush_r+0xb2>
 80088f2:	4a2a      	ldr	r2, [pc, #168]	@ (800899c <__sflush_r+0x104>)
 80088f4:	410a      	asrs	r2, r1
 80088f6:	07d6      	lsls	r6, r2, #31
 80088f8:	d427      	bmi.n	800894a <__sflush_r+0xb2>
 80088fa:	2200      	movs	r2, #0
 80088fc:	6062      	str	r2, [r4, #4]
 80088fe:	04d9      	lsls	r1, r3, #19
 8008900:	6922      	ldr	r2, [r4, #16]
 8008902:	6022      	str	r2, [r4, #0]
 8008904:	d504      	bpl.n	8008910 <__sflush_r+0x78>
 8008906:	1c42      	adds	r2, r0, #1
 8008908:	d101      	bne.n	800890e <__sflush_r+0x76>
 800890a:	682b      	ldr	r3, [r5, #0]
 800890c:	b903      	cbnz	r3, 8008910 <__sflush_r+0x78>
 800890e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008910:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008912:	602f      	str	r7, [r5, #0]
 8008914:	b1b9      	cbz	r1, 8008946 <__sflush_r+0xae>
 8008916:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800891a:	4299      	cmp	r1, r3
 800891c:	d002      	beq.n	8008924 <__sflush_r+0x8c>
 800891e:	4628      	mov	r0, r5
 8008920:	f000 fcce 	bl	80092c0 <_free_r>
 8008924:	2300      	movs	r3, #0
 8008926:	6363      	str	r3, [r4, #52]	@ 0x34
 8008928:	e00d      	b.n	8008946 <__sflush_r+0xae>
 800892a:	2301      	movs	r3, #1
 800892c:	4628      	mov	r0, r5
 800892e:	47b0      	blx	r6
 8008930:	4602      	mov	r2, r0
 8008932:	1c50      	adds	r0, r2, #1
 8008934:	d1c9      	bne.n	80088ca <__sflush_r+0x32>
 8008936:	682b      	ldr	r3, [r5, #0]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d0c6      	beq.n	80088ca <__sflush_r+0x32>
 800893c:	2b1d      	cmp	r3, #29
 800893e:	d001      	beq.n	8008944 <__sflush_r+0xac>
 8008940:	2b16      	cmp	r3, #22
 8008942:	d11e      	bne.n	8008982 <__sflush_r+0xea>
 8008944:	602f      	str	r7, [r5, #0]
 8008946:	2000      	movs	r0, #0
 8008948:	e022      	b.n	8008990 <__sflush_r+0xf8>
 800894a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800894e:	b21b      	sxth	r3, r3
 8008950:	e01b      	b.n	800898a <__sflush_r+0xf2>
 8008952:	690f      	ldr	r7, [r1, #16]
 8008954:	2f00      	cmp	r7, #0
 8008956:	d0f6      	beq.n	8008946 <__sflush_r+0xae>
 8008958:	0793      	lsls	r3, r2, #30
 800895a:	680e      	ldr	r6, [r1, #0]
 800895c:	bf08      	it	eq
 800895e:	694b      	ldreq	r3, [r1, #20]
 8008960:	600f      	str	r7, [r1, #0]
 8008962:	bf18      	it	ne
 8008964:	2300      	movne	r3, #0
 8008966:	eba6 0807 	sub.w	r8, r6, r7
 800896a:	608b      	str	r3, [r1, #8]
 800896c:	f1b8 0f00 	cmp.w	r8, #0
 8008970:	dde9      	ble.n	8008946 <__sflush_r+0xae>
 8008972:	6a21      	ldr	r1, [r4, #32]
 8008974:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008976:	4643      	mov	r3, r8
 8008978:	463a      	mov	r2, r7
 800897a:	4628      	mov	r0, r5
 800897c:	47b0      	blx	r6
 800897e:	2800      	cmp	r0, #0
 8008980:	dc08      	bgt.n	8008994 <__sflush_r+0xfc>
 8008982:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008986:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800898a:	81a3      	strh	r3, [r4, #12]
 800898c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008994:	4407      	add	r7, r0
 8008996:	eba8 0800 	sub.w	r8, r8, r0
 800899a:	e7e7      	b.n	800896c <__sflush_r+0xd4>
 800899c:	dfbffffe 	.word	0xdfbffffe

080089a0 <_fflush_r>:
 80089a0:	b538      	push	{r3, r4, r5, lr}
 80089a2:	690b      	ldr	r3, [r1, #16]
 80089a4:	4605      	mov	r5, r0
 80089a6:	460c      	mov	r4, r1
 80089a8:	b913      	cbnz	r3, 80089b0 <_fflush_r+0x10>
 80089aa:	2500      	movs	r5, #0
 80089ac:	4628      	mov	r0, r5
 80089ae:	bd38      	pop	{r3, r4, r5, pc}
 80089b0:	b118      	cbz	r0, 80089ba <_fflush_r+0x1a>
 80089b2:	6a03      	ldr	r3, [r0, #32]
 80089b4:	b90b      	cbnz	r3, 80089ba <_fflush_r+0x1a>
 80089b6:	f7ff f877 	bl	8007aa8 <__sinit>
 80089ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d0f3      	beq.n	80089aa <_fflush_r+0xa>
 80089c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80089c4:	07d0      	lsls	r0, r2, #31
 80089c6:	d404      	bmi.n	80089d2 <_fflush_r+0x32>
 80089c8:	0599      	lsls	r1, r3, #22
 80089ca:	d402      	bmi.n	80089d2 <_fflush_r+0x32>
 80089cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089ce:	f7ff f8d8 	bl	8007b82 <__retarget_lock_acquire_recursive>
 80089d2:	4628      	mov	r0, r5
 80089d4:	4621      	mov	r1, r4
 80089d6:	f7ff ff5f 	bl	8008898 <__sflush_r>
 80089da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80089dc:	07da      	lsls	r2, r3, #31
 80089de:	4605      	mov	r5, r0
 80089e0:	d4e4      	bmi.n	80089ac <_fflush_r+0xc>
 80089e2:	89a3      	ldrh	r3, [r4, #12]
 80089e4:	059b      	lsls	r3, r3, #22
 80089e6:	d4e1      	bmi.n	80089ac <_fflush_r+0xc>
 80089e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089ea:	f7ff f8cb 	bl	8007b84 <__retarget_lock_release_recursive>
 80089ee:	e7dd      	b.n	80089ac <_fflush_r+0xc>

080089f0 <__malloc_lock>:
 80089f0:	4801      	ldr	r0, [pc, #4]	@ (80089f8 <__malloc_lock+0x8>)
 80089f2:	f7ff b8c6 	b.w	8007b82 <__retarget_lock_acquire_recursive>
 80089f6:	bf00      	nop
 80089f8:	20005aac 	.word	0x20005aac

080089fc <__malloc_unlock>:
 80089fc:	4801      	ldr	r0, [pc, #4]	@ (8008a04 <__malloc_unlock+0x8>)
 80089fe:	f7ff b8c1 	b.w	8007b84 <__retarget_lock_release_recursive>
 8008a02:	bf00      	nop
 8008a04:	20005aac 	.word	0x20005aac

08008a08 <_Balloc>:
 8008a08:	b570      	push	{r4, r5, r6, lr}
 8008a0a:	69c6      	ldr	r6, [r0, #28]
 8008a0c:	4604      	mov	r4, r0
 8008a0e:	460d      	mov	r5, r1
 8008a10:	b976      	cbnz	r6, 8008a30 <_Balloc+0x28>
 8008a12:	2010      	movs	r0, #16
 8008a14:	f7ff fe96 	bl	8008744 <malloc>
 8008a18:	4602      	mov	r2, r0
 8008a1a:	61e0      	str	r0, [r4, #28]
 8008a1c:	b920      	cbnz	r0, 8008a28 <_Balloc+0x20>
 8008a1e:	4b18      	ldr	r3, [pc, #96]	@ (8008a80 <_Balloc+0x78>)
 8008a20:	4818      	ldr	r0, [pc, #96]	@ (8008a84 <_Balloc+0x7c>)
 8008a22:	216b      	movs	r1, #107	@ 0x6b
 8008a24:	f000 fc1a 	bl	800925c <__assert_func>
 8008a28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a2c:	6006      	str	r6, [r0, #0]
 8008a2e:	60c6      	str	r6, [r0, #12]
 8008a30:	69e6      	ldr	r6, [r4, #28]
 8008a32:	68f3      	ldr	r3, [r6, #12]
 8008a34:	b183      	cbz	r3, 8008a58 <_Balloc+0x50>
 8008a36:	69e3      	ldr	r3, [r4, #28]
 8008a38:	68db      	ldr	r3, [r3, #12]
 8008a3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008a3e:	b9b8      	cbnz	r0, 8008a70 <_Balloc+0x68>
 8008a40:	2101      	movs	r1, #1
 8008a42:	fa01 f605 	lsl.w	r6, r1, r5
 8008a46:	1d72      	adds	r2, r6, #5
 8008a48:	0092      	lsls	r2, r2, #2
 8008a4a:	4620      	mov	r0, r4
 8008a4c:	f000 fc24 	bl	8009298 <_calloc_r>
 8008a50:	b160      	cbz	r0, 8008a6c <_Balloc+0x64>
 8008a52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008a56:	e00e      	b.n	8008a76 <_Balloc+0x6e>
 8008a58:	2221      	movs	r2, #33	@ 0x21
 8008a5a:	2104      	movs	r1, #4
 8008a5c:	4620      	mov	r0, r4
 8008a5e:	f000 fc1b 	bl	8009298 <_calloc_r>
 8008a62:	69e3      	ldr	r3, [r4, #28]
 8008a64:	60f0      	str	r0, [r6, #12]
 8008a66:	68db      	ldr	r3, [r3, #12]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d1e4      	bne.n	8008a36 <_Balloc+0x2e>
 8008a6c:	2000      	movs	r0, #0
 8008a6e:	bd70      	pop	{r4, r5, r6, pc}
 8008a70:	6802      	ldr	r2, [r0, #0]
 8008a72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a76:	2300      	movs	r3, #0
 8008a78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008a7c:	e7f7      	b.n	8008a6e <_Balloc+0x66>
 8008a7e:	bf00      	nop
 8008a80:	08009979 	.word	0x08009979
 8008a84:	080099f9 	.word	0x080099f9

08008a88 <_Bfree>:
 8008a88:	b570      	push	{r4, r5, r6, lr}
 8008a8a:	69c6      	ldr	r6, [r0, #28]
 8008a8c:	4605      	mov	r5, r0
 8008a8e:	460c      	mov	r4, r1
 8008a90:	b976      	cbnz	r6, 8008ab0 <_Bfree+0x28>
 8008a92:	2010      	movs	r0, #16
 8008a94:	f7ff fe56 	bl	8008744 <malloc>
 8008a98:	4602      	mov	r2, r0
 8008a9a:	61e8      	str	r0, [r5, #28]
 8008a9c:	b920      	cbnz	r0, 8008aa8 <_Bfree+0x20>
 8008a9e:	4b09      	ldr	r3, [pc, #36]	@ (8008ac4 <_Bfree+0x3c>)
 8008aa0:	4809      	ldr	r0, [pc, #36]	@ (8008ac8 <_Bfree+0x40>)
 8008aa2:	218f      	movs	r1, #143	@ 0x8f
 8008aa4:	f000 fbda 	bl	800925c <__assert_func>
 8008aa8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008aac:	6006      	str	r6, [r0, #0]
 8008aae:	60c6      	str	r6, [r0, #12]
 8008ab0:	b13c      	cbz	r4, 8008ac2 <_Bfree+0x3a>
 8008ab2:	69eb      	ldr	r3, [r5, #28]
 8008ab4:	6862      	ldr	r2, [r4, #4]
 8008ab6:	68db      	ldr	r3, [r3, #12]
 8008ab8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008abc:	6021      	str	r1, [r4, #0]
 8008abe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008ac2:	bd70      	pop	{r4, r5, r6, pc}
 8008ac4:	08009979 	.word	0x08009979
 8008ac8:	080099f9 	.word	0x080099f9

08008acc <__multadd>:
 8008acc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ad0:	690d      	ldr	r5, [r1, #16]
 8008ad2:	4607      	mov	r7, r0
 8008ad4:	460c      	mov	r4, r1
 8008ad6:	461e      	mov	r6, r3
 8008ad8:	f101 0c14 	add.w	ip, r1, #20
 8008adc:	2000      	movs	r0, #0
 8008ade:	f8dc 3000 	ldr.w	r3, [ip]
 8008ae2:	b299      	uxth	r1, r3
 8008ae4:	fb02 6101 	mla	r1, r2, r1, r6
 8008ae8:	0c1e      	lsrs	r6, r3, #16
 8008aea:	0c0b      	lsrs	r3, r1, #16
 8008aec:	fb02 3306 	mla	r3, r2, r6, r3
 8008af0:	b289      	uxth	r1, r1
 8008af2:	3001      	adds	r0, #1
 8008af4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008af8:	4285      	cmp	r5, r0
 8008afa:	f84c 1b04 	str.w	r1, [ip], #4
 8008afe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008b02:	dcec      	bgt.n	8008ade <__multadd+0x12>
 8008b04:	b30e      	cbz	r6, 8008b4a <__multadd+0x7e>
 8008b06:	68a3      	ldr	r3, [r4, #8]
 8008b08:	42ab      	cmp	r3, r5
 8008b0a:	dc19      	bgt.n	8008b40 <__multadd+0x74>
 8008b0c:	6861      	ldr	r1, [r4, #4]
 8008b0e:	4638      	mov	r0, r7
 8008b10:	3101      	adds	r1, #1
 8008b12:	f7ff ff79 	bl	8008a08 <_Balloc>
 8008b16:	4680      	mov	r8, r0
 8008b18:	b928      	cbnz	r0, 8008b26 <__multadd+0x5a>
 8008b1a:	4602      	mov	r2, r0
 8008b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8008b50 <__multadd+0x84>)
 8008b1e:	480d      	ldr	r0, [pc, #52]	@ (8008b54 <__multadd+0x88>)
 8008b20:	21ba      	movs	r1, #186	@ 0xba
 8008b22:	f000 fb9b 	bl	800925c <__assert_func>
 8008b26:	6922      	ldr	r2, [r4, #16]
 8008b28:	3202      	adds	r2, #2
 8008b2a:	f104 010c 	add.w	r1, r4, #12
 8008b2e:	0092      	lsls	r2, r2, #2
 8008b30:	300c      	adds	r0, #12
 8008b32:	f000 fb85 	bl	8009240 <memcpy>
 8008b36:	4621      	mov	r1, r4
 8008b38:	4638      	mov	r0, r7
 8008b3a:	f7ff ffa5 	bl	8008a88 <_Bfree>
 8008b3e:	4644      	mov	r4, r8
 8008b40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008b44:	3501      	adds	r5, #1
 8008b46:	615e      	str	r6, [r3, #20]
 8008b48:	6125      	str	r5, [r4, #16]
 8008b4a:	4620      	mov	r0, r4
 8008b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b50:	080099e8 	.word	0x080099e8
 8008b54:	080099f9 	.word	0x080099f9

08008b58 <__hi0bits>:
 8008b58:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	bf36      	itet	cc
 8008b60:	0403      	lslcc	r3, r0, #16
 8008b62:	2000      	movcs	r0, #0
 8008b64:	2010      	movcc	r0, #16
 8008b66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008b6a:	bf3c      	itt	cc
 8008b6c:	021b      	lslcc	r3, r3, #8
 8008b6e:	3008      	addcc	r0, #8
 8008b70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b74:	bf3c      	itt	cc
 8008b76:	011b      	lslcc	r3, r3, #4
 8008b78:	3004      	addcc	r0, #4
 8008b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b7e:	bf3c      	itt	cc
 8008b80:	009b      	lslcc	r3, r3, #2
 8008b82:	3002      	addcc	r0, #2
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	db05      	blt.n	8008b94 <__hi0bits+0x3c>
 8008b88:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008b8c:	f100 0001 	add.w	r0, r0, #1
 8008b90:	bf08      	it	eq
 8008b92:	2020      	moveq	r0, #32
 8008b94:	4770      	bx	lr

08008b96 <__lo0bits>:
 8008b96:	6803      	ldr	r3, [r0, #0]
 8008b98:	4602      	mov	r2, r0
 8008b9a:	f013 0007 	ands.w	r0, r3, #7
 8008b9e:	d00b      	beq.n	8008bb8 <__lo0bits+0x22>
 8008ba0:	07d9      	lsls	r1, r3, #31
 8008ba2:	d421      	bmi.n	8008be8 <__lo0bits+0x52>
 8008ba4:	0798      	lsls	r0, r3, #30
 8008ba6:	bf49      	itett	mi
 8008ba8:	085b      	lsrmi	r3, r3, #1
 8008baa:	089b      	lsrpl	r3, r3, #2
 8008bac:	2001      	movmi	r0, #1
 8008bae:	6013      	strmi	r3, [r2, #0]
 8008bb0:	bf5c      	itt	pl
 8008bb2:	6013      	strpl	r3, [r2, #0]
 8008bb4:	2002      	movpl	r0, #2
 8008bb6:	4770      	bx	lr
 8008bb8:	b299      	uxth	r1, r3
 8008bba:	b909      	cbnz	r1, 8008bc0 <__lo0bits+0x2a>
 8008bbc:	0c1b      	lsrs	r3, r3, #16
 8008bbe:	2010      	movs	r0, #16
 8008bc0:	b2d9      	uxtb	r1, r3
 8008bc2:	b909      	cbnz	r1, 8008bc8 <__lo0bits+0x32>
 8008bc4:	3008      	adds	r0, #8
 8008bc6:	0a1b      	lsrs	r3, r3, #8
 8008bc8:	0719      	lsls	r1, r3, #28
 8008bca:	bf04      	itt	eq
 8008bcc:	091b      	lsreq	r3, r3, #4
 8008bce:	3004      	addeq	r0, #4
 8008bd0:	0799      	lsls	r1, r3, #30
 8008bd2:	bf04      	itt	eq
 8008bd4:	089b      	lsreq	r3, r3, #2
 8008bd6:	3002      	addeq	r0, #2
 8008bd8:	07d9      	lsls	r1, r3, #31
 8008bda:	d403      	bmi.n	8008be4 <__lo0bits+0x4e>
 8008bdc:	085b      	lsrs	r3, r3, #1
 8008bde:	f100 0001 	add.w	r0, r0, #1
 8008be2:	d003      	beq.n	8008bec <__lo0bits+0x56>
 8008be4:	6013      	str	r3, [r2, #0]
 8008be6:	4770      	bx	lr
 8008be8:	2000      	movs	r0, #0
 8008bea:	4770      	bx	lr
 8008bec:	2020      	movs	r0, #32
 8008bee:	4770      	bx	lr

08008bf0 <__i2b>:
 8008bf0:	b510      	push	{r4, lr}
 8008bf2:	460c      	mov	r4, r1
 8008bf4:	2101      	movs	r1, #1
 8008bf6:	f7ff ff07 	bl	8008a08 <_Balloc>
 8008bfa:	4602      	mov	r2, r0
 8008bfc:	b928      	cbnz	r0, 8008c0a <__i2b+0x1a>
 8008bfe:	4b05      	ldr	r3, [pc, #20]	@ (8008c14 <__i2b+0x24>)
 8008c00:	4805      	ldr	r0, [pc, #20]	@ (8008c18 <__i2b+0x28>)
 8008c02:	f240 1145 	movw	r1, #325	@ 0x145
 8008c06:	f000 fb29 	bl	800925c <__assert_func>
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	6144      	str	r4, [r0, #20]
 8008c0e:	6103      	str	r3, [r0, #16]
 8008c10:	bd10      	pop	{r4, pc}
 8008c12:	bf00      	nop
 8008c14:	080099e8 	.word	0x080099e8
 8008c18:	080099f9 	.word	0x080099f9

08008c1c <__multiply>:
 8008c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c20:	4614      	mov	r4, r2
 8008c22:	690a      	ldr	r2, [r1, #16]
 8008c24:	6923      	ldr	r3, [r4, #16]
 8008c26:	429a      	cmp	r2, r3
 8008c28:	bfa8      	it	ge
 8008c2a:	4623      	movge	r3, r4
 8008c2c:	460f      	mov	r7, r1
 8008c2e:	bfa4      	itt	ge
 8008c30:	460c      	movge	r4, r1
 8008c32:	461f      	movge	r7, r3
 8008c34:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008c38:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008c3c:	68a3      	ldr	r3, [r4, #8]
 8008c3e:	6861      	ldr	r1, [r4, #4]
 8008c40:	eb0a 0609 	add.w	r6, sl, r9
 8008c44:	42b3      	cmp	r3, r6
 8008c46:	b085      	sub	sp, #20
 8008c48:	bfb8      	it	lt
 8008c4a:	3101      	addlt	r1, #1
 8008c4c:	f7ff fedc 	bl	8008a08 <_Balloc>
 8008c50:	b930      	cbnz	r0, 8008c60 <__multiply+0x44>
 8008c52:	4602      	mov	r2, r0
 8008c54:	4b44      	ldr	r3, [pc, #272]	@ (8008d68 <__multiply+0x14c>)
 8008c56:	4845      	ldr	r0, [pc, #276]	@ (8008d6c <__multiply+0x150>)
 8008c58:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008c5c:	f000 fafe 	bl	800925c <__assert_func>
 8008c60:	f100 0514 	add.w	r5, r0, #20
 8008c64:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008c68:	462b      	mov	r3, r5
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	4543      	cmp	r3, r8
 8008c6e:	d321      	bcc.n	8008cb4 <__multiply+0x98>
 8008c70:	f107 0114 	add.w	r1, r7, #20
 8008c74:	f104 0214 	add.w	r2, r4, #20
 8008c78:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008c7c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008c80:	9302      	str	r3, [sp, #8]
 8008c82:	1b13      	subs	r3, r2, r4
 8008c84:	3b15      	subs	r3, #21
 8008c86:	f023 0303 	bic.w	r3, r3, #3
 8008c8a:	3304      	adds	r3, #4
 8008c8c:	f104 0715 	add.w	r7, r4, #21
 8008c90:	42ba      	cmp	r2, r7
 8008c92:	bf38      	it	cc
 8008c94:	2304      	movcc	r3, #4
 8008c96:	9301      	str	r3, [sp, #4]
 8008c98:	9b02      	ldr	r3, [sp, #8]
 8008c9a:	9103      	str	r1, [sp, #12]
 8008c9c:	428b      	cmp	r3, r1
 8008c9e:	d80c      	bhi.n	8008cba <__multiply+0x9e>
 8008ca0:	2e00      	cmp	r6, #0
 8008ca2:	dd03      	ble.n	8008cac <__multiply+0x90>
 8008ca4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d05b      	beq.n	8008d64 <__multiply+0x148>
 8008cac:	6106      	str	r6, [r0, #16]
 8008cae:	b005      	add	sp, #20
 8008cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cb4:	f843 2b04 	str.w	r2, [r3], #4
 8008cb8:	e7d8      	b.n	8008c6c <__multiply+0x50>
 8008cba:	f8b1 a000 	ldrh.w	sl, [r1]
 8008cbe:	f1ba 0f00 	cmp.w	sl, #0
 8008cc2:	d024      	beq.n	8008d0e <__multiply+0xf2>
 8008cc4:	f104 0e14 	add.w	lr, r4, #20
 8008cc8:	46a9      	mov	r9, r5
 8008cca:	f04f 0c00 	mov.w	ip, #0
 8008cce:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008cd2:	f8d9 3000 	ldr.w	r3, [r9]
 8008cd6:	fa1f fb87 	uxth.w	fp, r7
 8008cda:	b29b      	uxth	r3, r3
 8008cdc:	fb0a 330b 	mla	r3, sl, fp, r3
 8008ce0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008ce4:	f8d9 7000 	ldr.w	r7, [r9]
 8008ce8:	4463      	add	r3, ip
 8008cea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008cee:	fb0a c70b 	mla	r7, sl, fp, ip
 8008cf2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008cfc:	4572      	cmp	r2, lr
 8008cfe:	f849 3b04 	str.w	r3, [r9], #4
 8008d02:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008d06:	d8e2      	bhi.n	8008cce <__multiply+0xb2>
 8008d08:	9b01      	ldr	r3, [sp, #4]
 8008d0a:	f845 c003 	str.w	ip, [r5, r3]
 8008d0e:	9b03      	ldr	r3, [sp, #12]
 8008d10:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008d14:	3104      	adds	r1, #4
 8008d16:	f1b9 0f00 	cmp.w	r9, #0
 8008d1a:	d021      	beq.n	8008d60 <__multiply+0x144>
 8008d1c:	682b      	ldr	r3, [r5, #0]
 8008d1e:	f104 0c14 	add.w	ip, r4, #20
 8008d22:	46ae      	mov	lr, r5
 8008d24:	f04f 0a00 	mov.w	sl, #0
 8008d28:	f8bc b000 	ldrh.w	fp, [ip]
 8008d2c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008d30:	fb09 770b 	mla	r7, r9, fp, r7
 8008d34:	4457      	add	r7, sl
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008d3c:	f84e 3b04 	str.w	r3, [lr], #4
 8008d40:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008d44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d48:	f8be 3000 	ldrh.w	r3, [lr]
 8008d4c:	fb09 330a 	mla	r3, r9, sl, r3
 8008d50:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008d54:	4562      	cmp	r2, ip
 8008d56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d5a:	d8e5      	bhi.n	8008d28 <__multiply+0x10c>
 8008d5c:	9f01      	ldr	r7, [sp, #4]
 8008d5e:	51eb      	str	r3, [r5, r7]
 8008d60:	3504      	adds	r5, #4
 8008d62:	e799      	b.n	8008c98 <__multiply+0x7c>
 8008d64:	3e01      	subs	r6, #1
 8008d66:	e79b      	b.n	8008ca0 <__multiply+0x84>
 8008d68:	080099e8 	.word	0x080099e8
 8008d6c:	080099f9 	.word	0x080099f9

08008d70 <__pow5mult>:
 8008d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d74:	4615      	mov	r5, r2
 8008d76:	f012 0203 	ands.w	r2, r2, #3
 8008d7a:	4607      	mov	r7, r0
 8008d7c:	460e      	mov	r6, r1
 8008d7e:	d007      	beq.n	8008d90 <__pow5mult+0x20>
 8008d80:	4c25      	ldr	r4, [pc, #148]	@ (8008e18 <__pow5mult+0xa8>)
 8008d82:	3a01      	subs	r2, #1
 8008d84:	2300      	movs	r3, #0
 8008d86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008d8a:	f7ff fe9f 	bl	8008acc <__multadd>
 8008d8e:	4606      	mov	r6, r0
 8008d90:	10ad      	asrs	r5, r5, #2
 8008d92:	d03d      	beq.n	8008e10 <__pow5mult+0xa0>
 8008d94:	69fc      	ldr	r4, [r7, #28]
 8008d96:	b97c      	cbnz	r4, 8008db8 <__pow5mult+0x48>
 8008d98:	2010      	movs	r0, #16
 8008d9a:	f7ff fcd3 	bl	8008744 <malloc>
 8008d9e:	4602      	mov	r2, r0
 8008da0:	61f8      	str	r0, [r7, #28]
 8008da2:	b928      	cbnz	r0, 8008db0 <__pow5mult+0x40>
 8008da4:	4b1d      	ldr	r3, [pc, #116]	@ (8008e1c <__pow5mult+0xac>)
 8008da6:	481e      	ldr	r0, [pc, #120]	@ (8008e20 <__pow5mult+0xb0>)
 8008da8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008dac:	f000 fa56 	bl	800925c <__assert_func>
 8008db0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008db4:	6004      	str	r4, [r0, #0]
 8008db6:	60c4      	str	r4, [r0, #12]
 8008db8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008dbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008dc0:	b94c      	cbnz	r4, 8008dd6 <__pow5mult+0x66>
 8008dc2:	f240 2171 	movw	r1, #625	@ 0x271
 8008dc6:	4638      	mov	r0, r7
 8008dc8:	f7ff ff12 	bl	8008bf0 <__i2b>
 8008dcc:	2300      	movs	r3, #0
 8008dce:	f8c8 0008 	str.w	r0, [r8, #8]
 8008dd2:	4604      	mov	r4, r0
 8008dd4:	6003      	str	r3, [r0, #0]
 8008dd6:	f04f 0900 	mov.w	r9, #0
 8008dda:	07eb      	lsls	r3, r5, #31
 8008ddc:	d50a      	bpl.n	8008df4 <__pow5mult+0x84>
 8008dde:	4631      	mov	r1, r6
 8008de0:	4622      	mov	r2, r4
 8008de2:	4638      	mov	r0, r7
 8008de4:	f7ff ff1a 	bl	8008c1c <__multiply>
 8008de8:	4631      	mov	r1, r6
 8008dea:	4680      	mov	r8, r0
 8008dec:	4638      	mov	r0, r7
 8008dee:	f7ff fe4b 	bl	8008a88 <_Bfree>
 8008df2:	4646      	mov	r6, r8
 8008df4:	106d      	asrs	r5, r5, #1
 8008df6:	d00b      	beq.n	8008e10 <__pow5mult+0xa0>
 8008df8:	6820      	ldr	r0, [r4, #0]
 8008dfa:	b938      	cbnz	r0, 8008e0c <__pow5mult+0x9c>
 8008dfc:	4622      	mov	r2, r4
 8008dfe:	4621      	mov	r1, r4
 8008e00:	4638      	mov	r0, r7
 8008e02:	f7ff ff0b 	bl	8008c1c <__multiply>
 8008e06:	6020      	str	r0, [r4, #0]
 8008e08:	f8c0 9000 	str.w	r9, [r0]
 8008e0c:	4604      	mov	r4, r0
 8008e0e:	e7e4      	b.n	8008dda <__pow5mult+0x6a>
 8008e10:	4630      	mov	r0, r6
 8008e12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e16:	bf00      	nop
 8008e18:	08009a54 	.word	0x08009a54
 8008e1c:	08009979 	.word	0x08009979
 8008e20:	080099f9 	.word	0x080099f9

08008e24 <__lshift>:
 8008e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e28:	460c      	mov	r4, r1
 8008e2a:	6849      	ldr	r1, [r1, #4]
 8008e2c:	6923      	ldr	r3, [r4, #16]
 8008e2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008e32:	68a3      	ldr	r3, [r4, #8]
 8008e34:	4607      	mov	r7, r0
 8008e36:	4691      	mov	r9, r2
 8008e38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008e3c:	f108 0601 	add.w	r6, r8, #1
 8008e40:	42b3      	cmp	r3, r6
 8008e42:	db0b      	blt.n	8008e5c <__lshift+0x38>
 8008e44:	4638      	mov	r0, r7
 8008e46:	f7ff fddf 	bl	8008a08 <_Balloc>
 8008e4a:	4605      	mov	r5, r0
 8008e4c:	b948      	cbnz	r0, 8008e62 <__lshift+0x3e>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	4b28      	ldr	r3, [pc, #160]	@ (8008ef4 <__lshift+0xd0>)
 8008e52:	4829      	ldr	r0, [pc, #164]	@ (8008ef8 <__lshift+0xd4>)
 8008e54:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008e58:	f000 fa00 	bl	800925c <__assert_func>
 8008e5c:	3101      	adds	r1, #1
 8008e5e:	005b      	lsls	r3, r3, #1
 8008e60:	e7ee      	b.n	8008e40 <__lshift+0x1c>
 8008e62:	2300      	movs	r3, #0
 8008e64:	f100 0114 	add.w	r1, r0, #20
 8008e68:	f100 0210 	add.w	r2, r0, #16
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	4553      	cmp	r3, sl
 8008e70:	db33      	blt.n	8008eda <__lshift+0xb6>
 8008e72:	6920      	ldr	r0, [r4, #16]
 8008e74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008e78:	f104 0314 	add.w	r3, r4, #20
 8008e7c:	f019 091f 	ands.w	r9, r9, #31
 8008e80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008e84:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008e88:	d02b      	beq.n	8008ee2 <__lshift+0xbe>
 8008e8a:	f1c9 0e20 	rsb	lr, r9, #32
 8008e8e:	468a      	mov	sl, r1
 8008e90:	2200      	movs	r2, #0
 8008e92:	6818      	ldr	r0, [r3, #0]
 8008e94:	fa00 f009 	lsl.w	r0, r0, r9
 8008e98:	4310      	orrs	r0, r2
 8008e9a:	f84a 0b04 	str.w	r0, [sl], #4
 8008e9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ea2:	459c      	cmp	ip, r3
 8008ea4:	fa22 f20e 	lsr.w	r2, r2, lr
 8008ea8:	d8f3      	bhi.n	8008e92 <__lshift+0x6e>
 8008eaa:	ebac 0304 	sub.w	r3, ip, r4
 8008eae:	3b15      	subs	r3, #21
 8008eb0:	f023 0303 	bic.w	r3, r3, #3
 8008eb4:	3304      	adds	r3, #4
 8008eb6:	f104 0015 	add.w	r0, r4, #21
 8008eba:	4584      	cmp	ip, r0
 8008ebc:	bf38      	it	cc
 8008ebe:	2304      	movcc	r3, #4
 8008ec0:	50ca      	str	r2, [r1, r3]
 8008ec2:	b10a      	cbz	r2, 8008ec8 <__lshift+0xa4>
 8008ec4:	f108 0602 	add.w	r6, r8, #2
 8008ec8:	3e01      	subs	r6, #1
 8008eca:	4638      	mov	r0, r7
 8008ecc:	612e      	str	r6, [r5, #16]
 8008ece:	4621      	mov	r1, r4
 8008ed0:	f7ff fdda 	bl	8008a88 <_Bfree>
 8008ed4:	4628      	mov	r0, r5
 8008ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008eda:	f842 0f04 	str.w	r0, [r2, #4]!
 8008ede:	3301      	adds	r3, #1
 8008ee0:	e7c5      	b.n	8008e6e <__lshift+0x4a>
 8008ee2:	3904      	subs	r1, #4
 8008ee4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ee8:	f841 2f04 	str.w	r2, [r1, #4]!
 8008eec:	459c      	cmp	ip, r3
 8008eee:	d8f9      	bhi.n	8008ee4 <__lshift+0xc0>
 8008ef0:	e7ea      	b.n	8008ec8 <__lshift+0xa4>
 8008ef2:	bf00      	nop
 8008ef4:	080099e8 	.word	0x080099e8
 8008ef8:	080099f9 	.word	0x080099f9

08008efc <__mcmp>:
 8008efc:	690a      	ldr	r2, [r1, #16]
 8008efe:	4603      	mov	r3, r0
 8008f00:	6900      	ldr	r0, [r0, #16]
 8008f02:	1a80      	subs	r0, r0, r2
 8008f04:	b530      	push	{r4, r5, lr}
 8008f06:	d10e      	bne.n	8008f26 <__mcmp+0x2a>
 8008f08:	3314      	adds	r3, #20
 8008f0a:	3114      	adds	r1, #20
 8008f0c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008f10:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008f14:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008f18:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008f1c:	4295      	cmp	r5, r2
 8008f1e:	d003      	beq.n	8008f28 <__mcmp+0x2c>
 8008f20:	d205      	bcs.n	8008f2e <__mcmp+0x32>
 8008f22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f26:	bd30      	pop	{r4, r5, pc}
 8008f28:	42a3      	cmp	r3, r4
 8008f2a:	d3f3      	bcc.n	8008f14 <__mcmp+0x18>
 8008f2c:	e7fb      	b.n	8008f26 <__mcmp+0x2a>
 8008f2e:	2001      	movs	r0, #1
 8008f30:	e7f9      	b.n	8008f26 <__mcmp+0x2a>
	...

08008f34 <__mdiff>:
 8008f34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f38:	4689      	mov	r9, r1
 8008f3a:	4606      	mov	r6, r0
 8008f3c:	4611      	mov	r1, r2
 8008f3e:	4648      	mov	r0, r9
 8008f40:	4614      	mov	r4, r2
 8008f42:	f7ff ffdb 	bl	8008efc <__mcmp>
 8008f46:	1e05      	subs	r5, r0, #0
 8008f48:	d112      	bne.n	8008f70 <__mdiff+0x3c>
 8008f4a:	4629      	mov	r1, r5
 8008f4c:	4630      	mov	r0, r6
 8008f4e:	f7ff fd5b 	bl	8008a08 <_Balloc>
 8008f52:	4602      	mov	r2, r0
 8008f54:	b928      	cbnz	r0, 8008f62 <__mdiff+0x2e>
 8008f56:	4b3f      	ldr	r3, [pc, #252]	@ (8009054 <__mdiff+0x120>)
 8008f58:	f240 2137 	movw	r1, #567	@ 0x237
 8008f5c:	483e      	ldr	r0, [pc, #248]	@ (8009058 <__mdiff+0x124>)
 8008f5e:	f000 f97d 	bl	800925c <__assert_func>
 8008f62:	2301      	movs	r3, #1
 8008f64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008f68:	4610      	mov	r0, r2
 8008f6a:	b003      	add	sp, #12
 8008f6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f70:	bfbc      	itt	lt
 8008f72:	464b      	movlt	r3, r9
 8008f74:	46a1      	movlt	r9, r4
 8008f76:	4630      	mov	r0, r6
 8008f78:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008f7c:	bfba      	itte	lt
 8008f7e:	461c      	movlt	r4, r3
 8008f80:	2501      	movlt	r5, #1
 8008f82:	2500      	movge	r5, #0
 8008f84:	f7ff fd40 	bl	8008a08 <_Balloc>
 8008f88:	4602      	mov	r2, r0
 8008f8a:	b918      	cbnz	r0, 8008f94 <__mdiff+0x60>
 8008f8c:	4b31      	ldr	r3, [pc, #196]	@ (8009054 <__mdiff+0x120>)
 8008f8e:	f240 2145 	movw	r1, #581	@ 0x245
 8008f92:	e7e3      	b.n	8008f5c <__mdiff+0x28>
 8008f94:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008f98:	6926      	ldr	r6, [r4, #16]
 8008f9a:	60c5      	str	r5, [r0, #12]
 8008f9c:	f109 0310 	add.w	r3, r9, #16
 8008fa0:	f109 0514 	add.w	r5, r9, #20
 8008fa4:	f104 0e14 	add.w	lr, r4, #20
 8008fa8:	f100 0b14 	add.w	fp, r0, #20
 8008fac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008fb0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008fb4:	9301      	str	r3, [sp, #4]
 8008fb6:	46d9      	mov	r9, fp
 8008fb8:	f04f 0c00 	mov.w	ip, #0
 8008fbc:	9b01      	ldr	r3, [sp, #4]
 8008fbe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008fc2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008fc6:	9301      	str	r3, [sp, #4]
 8008fc8:	fa1f f38a 	uxth.w	r3, sl
 8008fcc:	4619      	mov	r1, r3
 8008fce:	b283      	uxth	r3, r0
 8008fd0:	1acb      	subs	r3, r1, r3
 8008fd2:	0c00      	lsrs	r0, r0, #16
 8008fd4:	4463      	add	r3, ip
 8008fd6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008fda:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008fde:	b29b      	uxth	r3, r3
 8008fe0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008fe4:	4576      	cmp	r6, lr
 8008fe6:	f849 3b04 	str.w	r3, [r9], #4
 8008fea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008fee:	d8e5      	bhi.n	8008fbc <__mdiff+0x88>
 8008ff0:	1b33      	subs	r3, r6, r4
 8008ff2:	3b15      	subs	r3, #21
 8008ff4:	f023 0303 	bic.w	r3, r3, #3
 8008ff8:	3415      	adds	r4, #21
 8008ffa:	3304      	adds	r3, #4
 8008ffc:	42a6      	cmp	r6, r4
 8008ffe:	bf38      	it	cc
 8009000:	2304      	movcc	r3, #4
 8009002:	441d      	add	r5, r3
 8009004:	445b      	add	r3, fp
 8009006:	461e      	mov	r6, r3
 8009008:	462c      	mov	r4, r5
 800900a:	4544      	cmp	r4, r8
 800900c:	d30e      	bcc.n	800902c <__mdiff+0xf8>
 800900e:	f108 0103 	add.w	r1, r8, #3
 8009012:	1b49      	subs	r1, r1, r5
 8009014:	f021 0103 	bic.w	r1, r1, #3
 8009018:	3d03      	subs	r5, #3
 800901a:	45a8      	cmp	r8, r5
 800901c:	bf38      	it	cc
 800901e:	2100      	movcc	r1, #0
 8009020:	440b      	add	r3, r1
 8009022:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009026:	b191      	cbz	r1, 800904e <__mdiff+0x11a>
 8009028:	6117      	str	r7, [r2, #16]
 800902a:	e79d      	b.n	8008f68 <__mdiff+0x34>
 800902c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009030:	46e6      	mov	lr, ip
 8009032:	0c08      	lsrs	r0, r1, #16
 8009034:	fa1c fc81 	uxtah	ip, ip, r1
 8009038:	4471      	add	r1, lr
 800903a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800903e:	b289      	uxth	r1, r1
 8009040:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009044:	f846 1b04 	str.w	r1, [r6], #4
 8009048:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800904c:	e7dd      	b.n	800900a <__mdiff+0xd6>
 800904e:	3f01      	subs	r7, #1
 8009050:	e7e7      	b.n	8009022 <__mdiff+0xee>
 8009052:	bf00      	nop
 8009054:	080099e8 	.word	0x080099e8
 8009058:	080099f9 	.word	0x080099f9

0800905c <__d2b>:
 800905c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009060:	460f      	mov	r7, r1
 8009062:	2101      	movs	r1, #1
 8009064:	ec59 8b10 	vmov	r8, r9, d0
 8009068:	4616      	mov	r6, r2
 800906a:	f7ff fccd 	bl	8008a08 <_Balloc>
 800906e:	4604      	mov	r4, r0
 8009070:	b930      	cbnz	r0, 8009080 <__d2b+0x24>
 8009072:	4602      	mov	r2, r0
 8009074:	4b23      	ldr	r3, [pc, #140]	@ (8009104 <__d2b+0xa8>)
 8009076:	4824      	ldr	r0, [pc, #144]	@ (8009108 <__d2b+0xac>)
 8009078:	f240 310f 	movw	r1, #783	@ 0x30f
 800907c:	f000 f8ee 	bl	800925c <__assert_func>
 8009080:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009084:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009088:	b10d      	cbz	r5, 800908e <__d2b+0x32>
 800908a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800908e:	9301      	str	r3, [sp, #4]
 8009090:	f1b8 0300 	subs.w	r3, r8, #0
 8009094:	d023      	beq.n	80090de <__d2b+0x82>
 8009096:	4668      	mov	r0, sp
 8009098:	9300      	str	r3, [sp, #0]
 800909a:	f7ff fd7c 	bl	8008b96 <__lo0bits>
 800909e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80090a2:	b1d0      	cbz	r0, 80090da <__d2b+0x7e>
 80090a4:	f1c0 0320 	rsb	r3, r0, #32
 80090a8:	fa02 f303 	lsl.w	r3, r2, r3
 80090ac:	430b      	orrs	r3, r1
 80090ae:	40c2      	lsrs	r2, r0
 80090b0:	6163      	str	r3, [r4, #20]
 80090b2:	9201      	str	r2, [sp, #4]
 80090b4:	9b01      	ldr	r3, [sp, #4]
 80090b6:	61a3      	str	r3, [r4, #24]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	bf0c      	ite	eq
 80090bc:	2201      	moveq	r2, #1
 80090be:	2202      	movne	r2, #2
 80090c0:	6122      	str	r2, [r4, #16]
 80090c2:	b1a5      	cbz	r5, 80090ee <__d2b+0x92>
 80090c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80090c8:	4405      	add	r5, r0
 80090ca:	603d      	str	r5, [r7, #0]
 80090cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80090d0:	6030      	str	r0, [r6, #0]
 80090d2:	4620      	mov	r0, r4
 80090d4:	b003      	add	sp, #12
 80090d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80090da:	6161      	str	r1, [r4, #20]
 80090dc:	e7ea      	b.n	80090b4 <__d2b+0x58>
 80090de:	a801      	add	r0, sp, #4
 80090e0:	f7ff fd59 	bl	8008b96 <__lo0bits>
 80090e4:	9b01      	ldr	r3, [sp, #4]
 80090e6:	6163      	str	r3, [r4, #20]
 80090e8:	3020      	adds	r0, #32
 80090ea:	2201      	movs	r2, #1
 80090ec:	e7e8      	b.n	80090c0 <__d2b+0x64>
 80090ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80090f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80090f6:	6038      	str	r0, [r7, #0]
 80090f8:	6918      	ldr	r0, [r3, #16]
 80090fa:	f7ff fd2d 	bl	8008b58 <__hi0bits>
 80090fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009102:	e7e5      	b.n	80090d0 <__d2b+0x74>
 8009104:	080099e8 	.word	0x080099e8
 8009108:	080099f9 	.word	0x080099f9

0800910c <__sread>:
 800910c:	b510      	push	{r4, lr}
 800910e:	460c      	mov	r4, r1
 8009110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009114:	f000 f860 	bl	80091d8 <_read_r>
 8009118:	2800      	cmp	r0, #0
 800911a:	bfab      	itete	ge
 800911c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800911e:	89a3      	ldrhlt	r3, [r4, #12]
 8009120:	181b      	addge	r3, r3, r0
 8009122:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009126:	bfac      	ite	ge
 8009128:	6563      	strge	r3, [r4, #84]	@ 0x54
 800912a:	81a3      	strhlt	r3, [r4, #12]
 800912c:	bd10      	pop	{r4, pc}

0800912e <__swrite>:
 800912e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009132:	461f      	mov	r7, r3
 8009134:	898b      	ldrh	r3, [r1, #12]
 8009136:	05db      	lsls	r3, r3, #23
 8009138:	4605      	mov	r5, r0
 800913a:	460c      	mov	r4, r1
 800913c:	4616      	mov	r6, r2
 800913e:	d505      	bpl.n	800914c <__swrite+0x1e>
 8009140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009144:	2302      	movs	r3, #2
 8009146:	2200      	movs	r2, #0
 8009148:	f000 f834 	bl	80091b4 <_lseek_r>
 800914c:	89a3      	ldrh	r3, [r4, #12]
 800914e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009152:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009156:	81a3      	strh	r3, [r4, #12]
 8009158:	4632      	mov	r2, r6
 800915a:	463b      	mov	r3, r7
 800915c:	4628      	mov	r0, r5
 800915e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009162:	f000 b85b 	b.w	800921c <_write_r>

08009166 <__sseek>:
 8009166:	b510      	push	{r4, lr}
 8009168:	460c      	mov	r4, r1
 800916a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800916e:	f000 f821 	bl	80091b4 <_lseek_r>
 8009172:	1c43      	adds	r3, r0, #1
 8009174:	89a3      	ldrh	r3, [r4, #12]
 8009176:	bf15      	itete	ne
 8009178:	6560      	strne	r0, [r4, #84]	@ 0x54
 800917a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800917e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009182:	81a3      	strheq	r3, [r4, #12]
 8009184:	bf18      	it	ne
 8009186:	81a3      	strhne	r3, [r4, #12]
 8009188:	bd10      	pop	{r4, pc}

0800918a <__sclose>:
 800918a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800918e:	f000 b801 	b.w	8009194 <_close_r>
	...

08009194 <_close_r>:
 8009194:	b538      	push	{r3, r4, r5, lr}
 8009196:	4d06      	ldr	r5, [pc, #24]	@ (80091b0 <_close_r+0x1c>)
 8009198:	2300      	movs	r3, #0
 800919a:	4604      	mov	r4, r0
 800919c:	4608      	mov	r0, r1
 800919e:	602b      	str	r3, [r5, #0]
 80091a0:	f7f8 f9f2 	bl	8001588 <_close>
 80091a4:	1c43      	adds	r3, r0, #1
 80091a6:	d102      	bne.n	80091ae <_close_r+0x1a>
 80091a8:	682b      	ldr	r3, [r5, #0]
 80091aa:	b103      	cbz	r3, 80091ae <_close_r+0x1a>
 80091ac:	6023      	str	r3, [r4, #0]
 80091ae:	bd38      	pop	{r3, r4, r5, pc}
 80091b0:	20005ab8 	.word	0x20005ab8

080091b4 <_lseek_r>:
 80091b4:	b538      	push	{r3, r4, r5, lr}
 80091b6:	4d07      	ldr	r5, [pc, #28]	@ (80091d4 <_lseek_r+0x20>)
 80091b8:	4604      	mov	r4, r0
 80091ba:	4608      	mov	r0, r1
 80091bc:	4611      	mov	r1, r2
 80091be:	2200      	movs	r2, #0
 80091c0:	602a      	str	r2, [r5, #0]
 80091c2:	461a      	mov	r2, r3
 80091c4:	f7f8 fa07 	bl	80015d6 <_lseek>
 80091c8:	1c43      	adds	r3, r0, #1
 80091ca:	d102      	bne.n	80091d2 <_lseek_r+0x1e>
 80091cc:	682b      	ldr	r3, [r5, #0]
 80091ce:	b103      	cbz	r3, 80091d2 <_lseek_r+0x1e>
 80091d0:	6023      	str	r3, [r4, #0]
 80091d2:	bd38      	pop	{r3, r4, r5, pc}
 80091d4:	20005ab8 	.word	0x20005ab8

080091d8 <_read_r>:
 80091d8:	b538      	push	{r3, r4, r5, lr}
 80091da:	4d07      	ldr	r5, [pc, #28]	@ (80091f8 <_read_r+0x20>)
 80091dc:	4604      	mov	r4, r0
 80091de:	4608      	mov	r0, r1
 80091e0:	4611      	mov	r1, r2
 80091e2:	2200      	movs	r2, #0
 80091e4:	602a      	str	r2, [r5, #0]
 80091e6:	461a      	mov	r2, r3
 80091e8:	f7f8 f995 	bl	8001516 <_read>
 80091ec:	1c43      	adds	r3, r0, #1
 80091ee:	d102      	bne.n	80091f6 <_read_r+0x1e>
 80091f0:	682b      	ldr	r3, [r5, #0]
 80091f2:	b103      	cbz	r3, 80091f6 <_read_r+0x1e>
 80091f4:	6023      	str	r3, [r4, #0]
 80091f6:	bd38      	pop	{r3, r4, r5, pc}
 80091f8:	20005ab8 	.word	0x20005ab8

080091fc <_sbrk_r>:
 80091fc:	b538      	push	{r3, r4, r5, lr}
 80091fe:	4d06      	ldr	r5, [pc, #24]	@ (8009218 <_sbrk_r+0x1c>)
 8009200:	2300      	movs	r3, #0
 8009202:	4604      	mov	r4, r0
 8009204:	4608      	mov	r0, r1
 8009206:	602b      	str	r3, [r5, #0]
 8009208:	f7f8 f9f2 	bl	80015f0 <_sbrk>
 800920c:	1c43      	adds	r3, r0, #1
 800920e:	d102      	bne.n	8009216 <_sbrk_r+0x1a>
 8009210:	682b      	ldr	r3, [r5, #0]
 8009212:	b103      	cbz	r3, 8009216 <_sbrk_r+0x1a>
 8009214:	6023      	str	r3, [r4, #0]
 8009216:	bd38      	pop	{r3, r4, r5, pc}
 8009218:	20005ab8 	.word	0x20005ab8

0800921c <_write_r>:
 800921c:	b538      	push	{r3, r4, r5, lr}
 800921e:	4d07      	ldr	r5, [pc, #28]	@ (800923c <_write_r+0x20>)
 8009220:	4604      	mov	r4, r0
 8009222:	4608      	mov	r0, r1
 8009224:	4611      	mov	r1, r2
 8009226:	2200      	movs	r2, #0
 8009228:	602a      	str	r2, [r5, #0]
 800922a:	461a      	mov	r2, r3
 800922c:	f7f8 f990 	bl	8001550 <_write>
 8009230:	1c43      	adds	r3, r0, #1
 8009232:	d102      	bne.n	800923a <_write_r+0x1e>
 8009234:	682b      	ldr	r3, [r5, #0]
 8009236:	b103      	cbz	r3, 800923a <_write_r+0x1e>
 8009238:	6023      	str	r3, [r4, #0]
 800923a:	bd38      	pop	{r3, r4, r5, pc}
 800923c:	20005ab8 	.word	0x20005ab8

08009240 <memcpy>:
 8009240:	440a      	add	r2, r1
 8009242:	4291      	cmp	r1, r2
 8009244:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009248:	d100      	bne.n	800924c <memcpy+0xc>
 800924a:	4770      	bx	lr
 800924c:	b510      	push	{r4, lr}
 800924e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009252:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009256:	4291      	cmp	r1, r2
 8009258:	d1f9      	bne.n	800924e <memcpy+0xe>
 800925a:	bd10      	pop	{r4, pc}

0800925c <__assert_func>:
 800925c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800925e:	4614      	mov	r4, r2
 8009260:	461a      	mov	r2, r3
 8009262:	4b09      	ldr	r3, [pc, #36]	@ (8009288 <__assert_func+0x2c>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4605      	mov	r5, r0
 8009268:	68d8      	ldr	r0, [r3, #12]
 800926a:	b954      	cbnz	r4, 8009282 <__assert_func+0x26>
 800926c:	4b07      	ldr	r3, [pc, #28]	@ (800928c <__assert_func+0x30>)
 800926e:	461c      	mov	r4, r3
 8009270:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009274:	9100      	str	r1, [sp, #0]
 8009276:	462b      	mov	r3, r5
 8009278:	4905      	ldr	r1, [pc, #20]	@ (8009290 <__assert_func+0x34>)
 800927a:	f000 f87d 	bl	8009378 <fiprintf>
 800927e:	f000 f89a 	bl	80093b6 <abort>
 8009282:	4b04      	ldr	r3, [pc, #16]	@ (8009294 <__assert_func+0x38>)
 8009284:	e7f4      	b.n	8009270 <__assert_func+0x14>
 8009286:	bf00      	nop
 8009288:	20000028 	.word	0x20000028
 800928c:	08009c96 	.word	0x08009c96
 8009290:	08009c68 	.word	0x08009c68
 8009294:	08009c5b 	.word	0x08009c5b

08009298 <_calloc_r>:
 8009298:	b570      	push	{r4, r5, r6, lr}
 800929a:	fba1 5402 	umull	r5, r4, r1, r2
 800929e:	b93c      	cbnz	r4, 80092b0 <_calloc_r+0x18>
 80092a0:	4629      	mov	r1, r5
 80092a2:	f7ff fa79 	bl	8008798 <_malloc_r>
 80092a6:	4606      	mov	r6, r0
 80092a8:	b928      	cbnz	r0, 80092b6 <_calloc_r+0x1e>
 80092aa:	2600      	movs	r6, #0
 80092ac:	4630      	mov	r0, r6
 80092ae:	bd70      	pop	{r4, r5, r6, pc}
 80092b0:	220c      	movs	r2, #12
 80092b2:	6002      	str	r2, [r0, #0]
 80092b4:	e7f9      	b.n	80092aa <_calloc_r+0x12>
 80092b6:	462a      	mov	r2, r5
 80092b8:	4621      	mov	r1, r4
 80092ba:	f7fe fc2b 	bl	8007b14 <memset>
 80092be:	e7f5      	b.n	80092ac <_calloc_r+0x14>

080092c0 <_free_r>:
 80092c0:	b538      	push	{r3, r4, r5, lr}
 80092c2:	4605      	mov	r5, r0
 80092c4:	2900      	cmp	r1, #0
 80092c6:	d041      	beq.n	800934c <_free_r+0x8c>
 80092c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092cc:	1f0c      	subs	r4, r1, #4
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	bfb8      	it	lt
 80092d2:	18e4      	addlt	r4, r4, r3
 80092d4:	f7ff fb8c 	bl	80089f0 <__malloc_lock>
 80092d8:	4a1d      	ldr	r2, [pc, #116]	@ (8009350 <_free_r+0x90>)
 80092da:	6813      	ldr	r3, [r2, #0]
 80092dc:	b933      	cbnz	r3, 80092ec <_free_r+0x2c>
 80092de:	6063      	str	r3, [r4, #4]
 80092e0:	6014      	str	r4, [r2, #0]
 80092e2:	4628      	mov	r0, r5
 80092e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092e8:	f7ff bb88 	b.w	80089fc <__malloc_unlock>
 80092ec:	42a3      	cmp	r3, r4
 80092ee:	d908      	bls.n	8009302 <_free_r+0x42>
 80092f0:	6820      	ldr	r0, [r4, #0]
 80092f2:	1821      	adds	r1, r4, r0
 80092f4:	428b      	cmp	r3, r1
 80092f6:	bf01      	itttt	eq
 80092f8:	6819      	ldreq	r1, [r3, #0]
 80092fa:	685b      	ldreq	r3, [r3, #4]
 80092fc:	1809      	addeq	r1, r1, r0
 80092fe:	6021      	streq	r1, [r4, #0]
 8009300:	e7ed      	b.n	80092de <_free_r+0x1e>
 8009302:	461a      	mov	r2, r3
 8009304:	685b      	ldr	r3, [r3, #4]
 8009306:	b10b      	cbz	r3, 800930c <_free_r+0x4c>
 8009308:	42a3      	cmp	r3, r4
 800930a:	d9fa      	bls.n	8009302 <_free_r+0x42>
 800930c:	6811      	ldr	r1, [r2, #0]
 800930e:	1850      	adds	r0, r2, r1
 8009310:	42a0      	cmp	r0, r4
 8009312:	d10b      	bne.n	800932c <_free_r+0x6c>
 8009314:	6820      	ldr	r0, [r4, #0]
 8009316:	4401      	add	r1, r0
 8009318:	1850      	adds	r0, r2, r1
 800931a:	4283      	cmp	r3, r0
 800931c:	6011      	str	r1, [r2, #0]
 800931e:	d1e0      	bne.n	80092e2 <_free_r+0x22>
 8009320:	6818      	ldr	r0, [r3, #0]
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	6053      	str	r3, [r2, #4]
 8009326:	4408      	add	r0, r1
 8009328:	6010      	str	r0, [r2, #0]
 800932a:	e7da      	b.n	80092e2 <_free_r+0x22>
 800932c:	d902      	bls.n	8009334 <_free_r+0x74>
 800932e:	230c      	movs	r3, #12
 8009330:	602b      	str	r3, [r5, #0]
 8009332:	e7d6      	b.n	80092e2 <_free_r+0x22>
 8009334:	6820      	ldr	r0, [r4, #0]
 8009336:	1821      	adds	r1, r4, r0
 8009338:	428b      	cmp	r3, r1
 800933a:	bf04      	itt	eq
 800933c:	6819      	ldreq	r1, [r3, #0]
 800933e:	685b      	ldreq	r3, [r3, #4]
 8009340:	6063      	str	r3, [r4, #4]
 8009342:	bf04      	itt	eq
 8009344:	1809      	addeq	r1, r1, r0
 8009346:	6021      	streq	r1, [r4, #0]
 8009348:	6054      	str	r4, [r2, #4]
 800934a:	e7ca      	b.n	80092e2 <_free_r+0x22>
 800934c:	bd38      	pop	{r3, r4, r5, pc}
 800934e:	bf00      	nop
 8009350:	20005ab4 	.word	0x20005ab4

08009354 <__ascii_mbtowc>:
 8009354:	b082      	sub	sp, #8
 8009356:	b901      	cbnz	r1, 800935a <__ascii_mbtowc+0x6>
 8009358:	a901      	add	r1, sp, #4
 800935a:	b142      	cbz	r2, 800936e <__ascii_mbtowc+0x1a>
 800935c:	b14b      	cbz	r3, 8009372 <__ascii_mbtowc+0x1e>
 800935e:	7813      	ldrb	r3, [r2, #0]
 8009360:	600b      	str	r3, [r1, #0]
 8009362:	7812      	ldrb	r2, [r2, #0]
 8009364:	1e10      	subs	r0, r2, #0
 8009366:	bf18      	it	ne
 8009368:	2001      	movne	r0, #1
 800936a:	b002      	add	sp, #8
 800936c:	4770      	bx	lr
 800936e:	4610      	mov	r0, r2
 8009370:	e7fb      	b.n	800936a <__ascii_mbtowc+0x16>
 8009372:	f06f 0001 	mvn.w	r0, #1
 8009376:	e7f8      	b.n	800936a <__ascii_mbtowc+0x16>

08009378 <fiprintf>:
 8009378:	b40e      	push	{r1, r2, r3}
 800937a:	b503      	push	{r0, r1, lr}
 800937c:	4601      	mov	r1, r0
 800937e:	ab03      	add	r3, sp, #12
 8009380:	4805      	ldr	r0, [pc, #20]	@ (8009398 <fiprintf+0x20>)
 8009382:	f853 2b04 	ldr.w	r2, [r3], #4
 8009386:	6800      	ldr	r0, [r0, #0]
 8009388:	9301      	str	r3, [sp, #4]
 800938a:	f000 f845 	bl	8009418 <_vfiprintf_r>
 800938e:	b002      	add	sp, #8
 8009390:	f85d eb04 	ldr.w	lr, [sp], #4
 8009394:	b003      	add	sp, #12
 8009396:	4770      	bx	lr
 8009398:	20000028 	.word	0x20000028

0800939c <__ascii_wctomb>:
 800939c:	4603      	mov	r3, r0
 800939e:	4608      	mov	r0, r1
 80093a0:	b141      	cbz	r1, 80093b4 <__ascii_wctomb+0x18>
 80093a2:	2aff      	cmp	r2, #255	@ 0xff
 80093a4:	d904      	bls.n	80093b0 <__ascii_wctomb+0x14>
 80093a6:	228a      	movs	r2, #138	@ 0x8a
 80093a8:	601a      	str	r2, [r3, #0]
 80093aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093ae:	4770      	bx	lr
 80093b0:	700a      	strb	r2, [r1, #0]
 80093b2:	2001      	movs	r0, #1
 80093b4:	4770      	bx	lr

080093b6 <abort>:
 80093b6:	b508      	push	{r3, lr}
 80093b8:	2006      	movs	r0, #6
 80093ba:	f000 fa85 	bl	80098c8 <raise>
 80093be:	2001      	movs	r0, #1
 80093c0:	f7f8 f89e 	bl	8001500 <_exit>

080093c4 <__sfputc_r>:
 80093c4:	6893      	ldr	r3, [r2, #8]
 80093c6:	3b01      	subs	r3, #1
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	b410      	push	{r4}
 80093cc:	6093      	str	r3, [r2, #8]
 80093ce:	da08      	bge.n	80093e2 <__sfputc_r+0x1e>
 80093d0:	6994      	ldr	r4, [r2, #24]
 80093d2:	42a3      	cmp	r3, r4
 80093d4:	db01      	blt.n	80093da <__sfputc_r+0x16>
 80093d6:	290a      	cmp	r1, #10
 80093d8:	d103      	bne.n	80093e2 <__sfputc_r+0x1e>
 80093da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093de:	f000 b933 	b.w	8009648 <__swbuf_r>
 80093e2:	6813      	ldr	r3, [r2, #0]
 80093e4:	1c58      	adds	r0, r3, #1
 80093e6:	6010      	str	r0, [r2, #0]
 80093e8:	7019      	strb	r1, [r3, #0]
 80093ea:	4608      	mov	r0, r1
 80093ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093f0:	4770      	bx	lr

080093f2 <__sfputs_r>:
 80093f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093f4:	4606      	mov	r6, r0
 80093f6:	460f      	mov	r7, r1
 80093f8:	4614      	mov	r4, r2
 80093fa:	18d5      	adds	r5, r2, r3
 80093fc:	42ac      	cmp	r4, r5
 80093fe:	d101      	bne.n	8009404 <__sfputs_r+0x12>
 8009400:	2000      	movs	r0, #0
 8009402:	e007      	b.n	8009414 <__sfputs_r+0x22>
 8009404:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009408:	463a      	mov	r2, r7
 800940a:	4630      	mov	r0, r6
 800940c:	f7ff ffda 	bl	80093c4 <__sfputc_r>
 8009410:	1c43      	adds	r3, r0, #1
 8009412:	d1f3      	bne.n	80093fc <__sfputs_r+0xa>
 8009414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009418 <_vfiprintf_r>:
 8009418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800941c:	460d      	mov	r5, r1
 800941e:	b09d      	sub	sp, #116	@ 0x74
 8009420:	4614      	mov	r4, r2
 8009422:	4698      	mov	r8, r3
 8009424:	4606      	mov	r6, r0
 8009426:	b118      	cbz	r0, 8009430 <_vfiprintf_r+0x18>
 8009428:	6a03      	ldr	r3, [r0, #32]
 800942a:	b90b      	cbnz	r3, 8009430 <_vfiprintf_r+0x18>
 800942c:	f7fe fb3c 	bl	8007aa8 <__sinit>
 8009430:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009432:	07d9      	lsls	r1, r3, #31
 8009434:	d405      	bmi.n	8009442 <_vfiprintf_r+0x2a>
 8009436:	89ab      	ldrh	r3, [r5, #12]
 8009438:	059a      	lsls	r2, r3, #22
 800943a:	d402      	bmi.n	8009442 <_vfiprintf_r+0x2a>
 800943c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800943e:	f7fe fba0 	bl	8007b82 <__retarget_lock_acquire_recursive>
 8009442:	89ab      	ldrh	r3, [r5, #12]
 8009444:	071b      	lsls	r3, r3, #28
 8009446:	d501      	bpl.n	800944c <_vfiprintf_r+0x34>
 8009448:	692b      	ldr	r3, [r5, #16]
 800944a:	b99b      	cbnz	r3, 8009474 <_vfiprintf_r+0x5c>
 800944c:	4629      	mov	r1, r5
 800944e:	4630      	mov	r0, r6
 8009450:	f000 f938 	bl	80096c4 <__swsetup_r>
 8009454:	b170      	cbz	r0, 8009474 <_vfiprintf_r+0x5c>
 8009456:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009458:	07dc      	lsls	r4, r3, #31
 800945a:	d504      	bpl.n	8009466 <_vfiprintf_r+0x4e>
 800945c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009460:	b01d      	add	sp, #116	@ 0x74
 8009462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009466:	89ab      	ldrh	r3, [r5, #12]
 8009468:	0598      	lsls	r0, r3, #22
 800946a:	d4f7      	bmi.n	800945c <_vfiprintf_r+0x44>
 800946c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800946e:	f7fe fb89 	bl	8007b84 <__retarget_lock_release_recursive>
 8009472:	e7f3      	b.n	800945c <_vfiprintf_r+0x44>
 8009474:	2300      	movs	r3, #0
 8009476:	9309      	str	r3, [sp, #36]	@ 0x24
 8009478:	2320      	movs	r3, #32
 800947a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800947e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009482:	2330      	movs	r3, #48	@ 0x30
 8009484:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009634 <_vfiprintf_r+0x21c>
 8009488:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800948c:	f04f 0901 	mov.w	r9, #1
 8009490:	4623      	mov	r3, r4
 8009492:	469a      	mov	sl, r3
 8009494:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009498:	b10a      	cbz	r2, 800949e <_vfiprintf_r+0x86>
 800949a:	2a25      	cmp	r2, #37	@ 0x25
 800949c:	d1f9      	bne.n	8009492 <_vfiprintf_r+0x7a>
 800949e:	ebba 0b04 	subs.w	fp, sl, r4
 80094a2:	d00b      	beq.n	80094bc <_vfiprintf_r+0xa4>
 80094a4:	465b      	mov	r3, fp
 80094a6:	4622      	mov	r2, r4
 80094a8:	4629      	mov	r1, r5
 80094aa:	4630      	mov	r0, r6
 80094ac:	f7ff ffa1 	bl	80093f2 <__sfputs_r>
 80094b0:	3001      	adds	r0, #1
 80094b2:	f000 80a7 	beq.w	8009604 <_vfiprintf_r+0x1ec>
 80094b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094b8:	445a      	add	r2, fp
 80094ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80094bc:	f89a 3000 	ldrb.w	r3, [sl]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	f000 809f 	beq.w	8009604 <_vfiprintf_r+0x1ec>
 80094c6:	2300      	movs	r3, #0
 80094c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80094cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094d0:	f10a 0a01 	add.w	sl, sl, #1
 80094d4:	9304      	str	r3, [sp, #16]
 80094d6:	9307      	str	r3, [sp, #28]
 80094d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80094dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80094de:	4654      	mov	r4, sl
 80094e0:	2205      	movs	r2, #5
 80094e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094e6:	4853      	ldr	r0, [pc, #332]	@ (8009634 <_vfiprintf_r+0x21c>)
 80094e8:	f7f6 feaa 	bl	8000240 <memchr>
 80094ec:	9a04      	ldr	r2, [sp, #16]
 80094ee:	b9d8      	cbnz	r0, 8009528 <_vfiprintf_r+0x110>
 80094f0:	06d1      	lsls	r1, r2, #27
 80094f2:	bf44      	itt	mi
 80094f4:	2320      	movmi	r3, #32
 80094f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094fa:	0713      	lsls	r3, r2, #28
 80094fc:	bf44      	itt	mi
 80094fe:	232b      	movmi	r3, #43	@ 0x2b
 8009500:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009504:	f89a 3000 	ldrb.w	r3, [sl]
 8009508:	2b2a      	cmp	r3, #42	@ 0x2a
 800950a:	d015      	beq.n	8009538 <_vfiprintf_r+0x120>
 800950c:	9a07      	ldr	r2, [sp, #28]
 800950e:	4654      	mov	r4, sl
 8009510:	2000      	movs	r0, #0
 8009512:	f04f 0c0a 	mov.w	ip, #10
 8009516:	4621      	mov	r1, r4
 8009518:	f811 3b01 	ldrb.w	r3, [r1], #1
 800951c:	3b30      	subs	r3, #48	@ 0x30
 800951e:	2b09      	cmp	r3, #9
 8009520:	d94b      	bls.n	80095ba <_vfiprintf_r+0x1a2>
 8009522:	b1b0      	cbz	r0, 8009552 <_vfiprintf_r+0x13a>
 8009524:	9207      	str	r2, [sp, #28]
 8009526:	e014      	b.n	8009552 <_vfiprintf_r+0x13a>
 8009528:	eba0 0308 	sub.w	r3, r0, r8
 800952c:	fa09 f303 	lsl.w	r3, r9, r3
 8009530:	4313      	orrs	r3, r2
 8009532:	9304      	str	r3, [sp, #16]
 8009534:	46a2      	mov	sl, r4
 8009536:	e7d2      	b.n	80094de <_vfiprintf_r+0xc6>
 8009538:	9b03      	ldr	r3, [sp, #12]
 800953a:	1d19      	adds	r1, r3, #4
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	9103      	str	r1, [sp, #12]
 8009540:	2b00      	cmp	r3, #0
 8009542:	bfbb      	ittet	lt
 8009544:	425b      	neglt	r3, r3
 8009546:	f042 0202 	orrlt.w	r2, r2, #2
 800954a:	9307      	strge	r3, [sp, #28]
 800954c:	9307      	strlt	r3, [sp, #28]
 800954e:	bfb8      	it	lt
 8009550:	9204      	strlt	r2, [sp, #16]
 8009552:	7823      	ldrb	r3, [r4, #0]
 8009554:	2b2e      	cmp	r3, #46	@ 0x2e
 8009556:	d10a      	bne.n	800956e <_vfiprintf_r+0x156>
 8009558:	7863      	ldrb	r3, [r4, #1]
 800955a:	2b2a      	cmp	r3, #42	@ 0x2a
 800955c:	d132      	bne.n	80095c4 <_vfiprintf_r+0x1ac>
 800955e:	9b03      	ldr	r3, [sp, #12]
 8009560:	1d1a      	adds	r2, r3, #4
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	9203      	str	r2, [sp, #12]
 8009566:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800956a:	3402      	adds	r4, #2
 800956c:	9305      	str	r3, [sp, #20]
 800956e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009644 <_vfiprintf_r+0x22c>
 8009572:	7821      	ldrb	r1, [r4, #0]
 8009574:	2203      	movs	r2, #3
 8009576:	4650      	mov	r0, sl
 8009578:	f7f6 fe62 	bl	8000240 <memchr>
 800957c:	b138      	cbz	r0, 800958e <_vfiprintf_r+0x176>
 800957e:	9b04      	ldr	r3, [sp, #16]
 8009580:	eba0 000a 	sub.w	r0, r0, sl
 8009584:	2240      	movs	r2, #64	@ 0x40
 8009586:	4082      	lsls	r2, r0
 8009588:	4313      	orrs	r3, r2
 800958a:	3401      	adds	r4, #1
 800958c:	9304      	str	r3, [sp, #16]
 800958e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009592:	4829      	ldr	r0, [pc, #164]	@ (8009638 <_vfiprintf_r+0x220>)
 8009594:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009598:	2206      	movs	r2, #6
 800959a:	f7f6 fe51 	bl	8000240 <memchr>
 800959e:	2800      	cmp	r0, #0
 80095a0:	d03f      	beq.n	8009622 <_vfiprintf_r+0x20a>
 80095a2:	4b26      	ldr	r3, [pc, #152]	@ (800963c <_vfiprintf_r+0x224>)
 80095a4:	bb1b      	cbnz	r3, 80095ee <_vfiprintf_r+0x1d6>
 80095a6:	9b03      	ldr	r3, [sp, #12]
 80095a8:	3307      	adds	r3, #7
 80095aa:	f023 0307 	bic.w	r3, r3, #7
 80095ae:	3308      	adds	r3, #8
 80095b0:	9303      	str	r3, [sp, #12]
 80095b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095b4:	443b      	add	r3, r7
 80095b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80095b8:	e76a      	b.n	8009490 <_vfiprintf_r+0x78>
 80095ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80095be:	460c      	mov	r4, r1
 80095c0:	2001      	movs	r0, #1
 80095c2:	e7a8      	b.n	8009516 <_vfiprintf_r+0xfe>
 80095c4:	2300      	movs	r3, #0
 80095c6:	3401      	adds	r4, #1
 80095c8:	9305      	str	r3, [sp, #20]
 80095ca:	4619      	mov	r1, r3
 80095cc:	f04f 0c0a 	mov.w	ip, #10
 80095d0:	4620      	mov	r0, r4
 80095d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095d6:	3a30      	subs	r2, #48	@ 0x30
 80095d8:	2a09      	cmp	r2, #9
 80095da:	d903      	bls.n	80095e4 <_vfiprintf_r+0x1cc>
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d0c6      	beq.n	800956e <_vfiprintf_r+0x156>
 80095e0:	9105      	str	r1, [sp, #20]
 80095e2:	e7c4      	b.n	800956e <_vfiprintf_r+0x156>
 80095e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80095e8:	4604      	mov	r4, r0
 80095ea:	2301      	movs	r3, #1
 80095ec:	e7f0      	b.n	80095d0 <_vfiprintf_r+0x1b8>
 80095ee:	ab03      	add	r3, sp, #12
 80095f0:	9300      	str	r3, [sp, #0]
 80095f2:	462a      	mov	r2, r5
 80095f4:	4b12      	ldr	r3, [pc, #72]	@ (8009640 <_vfiprintf_r+0x228>)
 80095f6:	a904      	add	r1, sp, #16
 80095f8:	4630      	mov	r0, r6
 80095fa:	f7fd fe21 	bl	8007240 <_printf_float>
 80095fe:	4607      	mov	r7, r0
 8009600:	1c78      	adds	r0, r7, #1
 8009602:	d1d6      	bne.n	80095b2 <_vfiprintf_r+0x19a>
 8009604:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009606:	07d9      	lsls	r1, r3, #31
 8009608:	d405      	bmi.n	8009616 <_vfiprintf_r+0x1fe>
 800960a:	89ab      	ldrh	r3, [r5, #12]
 800960c:	059a      	lsls	r2, r3, #22
 800960e:	d402      	bmi.n	8009616 <_vfiprintf_r+0x1fe>
 8009610:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009612:	f7fe fab7 	bl	8007b84 <__retarget_lock_release_recursive>
 8009616:	89ab      	ldrh	r3, [r5, #12]
 8009618:	065b      	lsls	r3, r3, #25
 800961a:	f53f af1f 	bmi.w	800945c <_vfiprintf_r+0x44>
 800961e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009620:	e71e      	b.n	8009460 <_vfiprintf_r+0x48>
 8009622:	ab03      	add	r3, sp, #12
 8009624:	9300      	str	r3, [sp, #0]
 8009626:	462a      	mov	r2, r5
 8009628:	4b05      	ldr	r3, [pc, #20]	@ (8009640 <_vfiprintf_r+0x228>)
 800962a:	a904      	add	r1, sp, #16
 800962c:	4630      	mov	r0, r6
 800962e:	f7fe f88f 	bl	8007750 <_printf_i>
 8009632:	e7e4      	b.n	80095fe <_vfiprintf_r+0x1e6>
 8009634:	08009c97 	.word	0x08009c97
 8009638:	08009ca1 	.word	0x08009ca1
 800963c:	08007241 	.word	0x08007241
 8009640:	080093f3 	.word	0x080093f3
 8009644:	08009c9d 	.word	0x08009c9d

08009648 <__swbuf_r>:
 8009648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800964a:	460e      	mov	r6, r1
 800964c:	4614      	mov	r4, r2
 800964e:	4605      	mov	r5, r0
 8009650:	b118      	cbz	r0, 800965a <__swbuf_r+0x12>
 8009652:	6a03      	ldr	r3, [r0, #32]
 8009654:	b90b      	cbnz	r3, 800965a <__swbuf_r+0x12>
 8009656:	f7fe fa27 	bl	8007aa8 <__sinit>
 800965a:	69a3      	ldr	r3, [r4, #24]
 800965c:	60a3      	str	r3, [r4, #8]
 800965e:	89a3      	ldrh	r3, [r4, #12]
 8009660:	071a      	lsls	r2, r3, #28
 8009662:	d501      	bpl.n	8009668 <__swbuf_r+0x20>
 8009664:	6923      	ldr	r3, [r4, #16]
 8009666:	b943      	cbnz	r3, 800967a <__swbuf_r+0x32>
 8009668:	4621      	mov	r1, r4
 800966a:	4628      	mov	r0, r5
 800966c:	f000 f82a 	bl	80096c4 <__swsetup_r>
 8009670:	b118      	cbz	r0, 800967a <__swbuf_r+0x32>
 8009672:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009676:	4638      	mov	r0, r7
 8009678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800967a:	6823      	ldr	r3, [r4, #0]
 800967c:	6922      	ldr	r2, [r4, #16]
 800967e:	1a98      	subs	r0, r3, r2
 8009680:	6963      	ldr	r3, [r4, #20]
 8009682:	b2f6      	uxtb	r6, r6
 8009684:	4283      	cmp	r3, r0
 8009686:	4637      	mov	r7, r6
 8009688:	dc05      	bgt.n	8009696 <__swbuf_r+0x4e>
 800968a:	4621      	mov	r1, r4
 800968c:	4628      	mov	r0, r5
 800968e:	f7ff f987 	bl	80089a0 <_fflush_r>
 8009692:	2800      	cmp	r0, #0
 8009694:	d1ed      	bne.n	8009672 <__swbuf_r+0x2a>
 8009696:	68a3      	ldr	r3, [r4, #8]
 8009698:	3b01      	subs	r3, #1
 800969a:	60a3      	str	r3, [r4, #8]
 800969c:	6823      	ldr	r3, [r4, #0]
 800969e:	1c5a      	adds	r2, r3, #1
 80096a0:	6022      	str	r2, [r4, #0]
 80096a2:	701e      	strb	r6, [r3, #0]
 80096a4:	6962      	ldr	r2, [r4, #20]
 80096a6:	1c43      	adds	r3, r0, #1
 80096a8:	429a      	cmp	r2, r3
 80096aa:	d004      	beq.n	80096b6 <__swbuf_r+0x6e>
 80096ac:	89a3      	ldrh	r3, [r4, #12]
 80096ae:	07db      	lsls	r3, r3, #31
 80096b0:	d5e1      	bpl.n	8009676 <__swbuf_r+0x2e>
 80096b2:	2e0a      	cmp	r6, #10
 80096b4:	d1df      	bne.n	8009676 <__swbuf_r+0x2e>
 80096b6:	4621      	mov	r1, r4
 80096b8:	4628      	mov	r0, r5
 80096ba:	f7ff f971 	bl	80089a0 <_fflush_r>
 80096be:	2800      	cmp	r0, #0
 80096c0:	d0d9      	beq.n	8009676 <__swbuf_r+0x2e>
 80096c2:	e7d6      	b.n	8009672 <__swbuf_r+0x2a>

080096c4 <__swsetup_r>:
 80096c4:	b538      	push	{r3, r4, r5, lr}
 80096c6:	4b29      	ldr	r3, [pc, #164]	@ (800976c <__swsetup_r+0xa8>)
 80096c8:	4605      	mov	r5, r0
 80096ca:	6818      	ldr	r0, [r3, #0]
 80096cc:	460c      	mov	r4, r1
 80096ce:	b118      	cbz	r0, 80096d8 <__swsetup_r+0x14>
 80096d0:	6a03      	ldr	r3, [r0, #32]
 80096d2:	b90b      	cbnz	r3, 80096d8 <__swsetup_r+0x14>
 80096d4:	f7fe f9e8 	bl	8007aa8 <__sinit>
 80096d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096dc:	0719      	lsls	r1, r3, #28
 80096de:	d422      	bmi.n	8009726 <__swsetup_r+0x62>
 80096e0:	06da      	lsls	r2, r3, #27
 80096e2:	d407      	bmi.n	80096f4 <__swsetup_r+0x30>
 80096e4:	2209      	movs	r2, #9
 80096e6:	602a      	str	r2, [r5, #0]
 80096e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096ec:	81a3      	strh	r3, [r4, #12]
 80096ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80096f2:	e033      	b.n	800975c <__swsetup_r+0x98>
 80096f4:	0758      	lsls	r0, r3, #29
 80096f6:	d512      	bpl.n	800971e <__swsetup_r+0x5a>
 80096f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80096fa:	b141      	cbz	r1, 800970e <__swsetup_r+0x4a>
 80096fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009700:	4299      	cmp	r1, r3
 8009702:	d002      	beq.n	800970a <__swsetup_r+0x46>
 8009704:	4628      	mov	r0, r5
 8009706:	f7ff fddb 	bl	80092c0 <_free_r>
 800970a:	2300      	movs	r3, #0
 800970c:	6363      	str	r3, [r4, #52]	@ 0x34
 800970e:	89a3      	ldrh	r3, [r4, #12]
 8009710:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009714:	81a3      	strh	r3, [r4, #12]
 8009716:	2300      	movs	r3, #0
 8009718:	6063      	str	r3, [r4, #4]
 800971a:	6923      	ldr	r3, [r4, #16]
 800971c:	6023      	str	r3, [r4, #0]
 800971e:	89a3      	ldrh	r3, [r4, #12]
 8009720:	f043 0308 	orr.w	r3, r3, #8
 8009724:	81a3      	strh	r3, [r4, #12]
 8009726:	6923      	ldr	r3, [r4, #16]
 8009728:	b94b      	cbnz	r3, 800973e <__swsetup_r+0x7a>
 800972a:	89a3      	ldrh	r3, [r4, #12]
 800972c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009730:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009734:	d003      	beq.n	800973e <__swsetup_r+0x7a>
 8009736:	4621      	mov	r1, r4
 8009738:	4628      	mov	r0, r5
 800973a:	f000 f83f 	bl	80097bc <__smakebuf_r>
 800973e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009742:	f013 0201 	ands.w	r2, r3, #1
 8009746:	d00a      	beq.n	800975e <__swsetup_r+0x9a>
 8009748:	2200      	movs	r2, #0
 800974a:	60a2      	str	r2, [r4, #8]
 800974c:	6962      	ldr	r2, [r4, #20]
 800974e:	4252      	negs	r2, r2
 8009750:	61a2      	str	r2, [r4, #24]
 8009752:	6922      	ldr	r2, [r4, #16]
 8009754:	b942      	cbnz	r2, 8009768 <__swsetup_r+0xa4>
 8009756:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800975a:	d1c5      	bne.n	80096e8 <__swsetup_r+0x24>
 800975c:	bd38      	pop	{r3, r4, r5, pc}
 800975e:	0799      	lsls	r1, r3, #30
 8009760:	bf58      	it	pl
 8009762:	6962      	ldrpl	r2, [r4, #20]
 8009764:	60a2      	str	r2, [r4, #8]
 8009766:	e7f4      	b.n	8009752 <__swsetup_r+0x8e>
 8009768:	2000      	movs	r0, #0
 800976a:	e7f7      	b.n	800975c <__swsetup_r+0x98>
 800976c:	20000028 	.word	0x20000028

08009770 <__swhatbuf_r>:
 8009770:	b570      	push	{r4, r5, r6, lr}
 8009772:	460c      	mov	r4, r1
 8009774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009778:	2900      	cmp	r1, #0
 800977a:	b096      	sub	sp, #88	@ 0x58
 800977c:	4615      	mov	r5, r2
 800977e:	461e      	mov	r6, r3
 8009780:	da0d      	bge.n	800979e <__swhatbuf_r+0x2e>
 8009782:	89a3      	ldrh	r3, [r4, #12]
 8009784:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009788:	f04f 0100 	mov.w	r1, #0
 800978c:	bf14      	ite	ne
 800978e:	2340      	movne	r3, #64	@ 0x40
 8009790:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009794:	2000      	movs	r0, #0
 8009796:	6031      	str	r1, [r6, #0]
 8009798:	602b      	str	r3, [r5, #0]
 800979a:	b016      	add	sp, #88	@ 0x58
 800979c:	bd70      	pop	{r4, r5, r6, pc}
 800979e:	466a      	mov	r2, sp
 80097a0:	f000 f848 	bl	8009834 <_fstat_r>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	dbec      	blt.n	8009782 <__swhatbuf_r+0x12>
 80097a8:	9901      	ldr	r1, [sp, #4]
 80097aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80097ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80097b2:	4259      	negs	r1, r3
 80097b4:	4159      	adcs	r1, r3
 80097b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80097ba:	e7eb      	b.n	8009794 <__swhatbuf_r+0x24>

080097bc <__smakebuf_r>:
 80097bc:	898b      	ldrh	r3, [r1, #12]
 80097be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097c0:	079d      	lsls	r5, r3, #30
 80097c2:	4606      	mov	r6, r0
 80097c4:	460c      	mov	r4, r1
 80097c6:	d507      	bpl.n	80097d8 <__smakebuf_r+0x1c>
 80097c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80097cc:	6023      	str	r3, [r4, #0]
 80097ce:	6123      	str	r3, [r4, #16]
 80097d0:	2301      	movs	r3, #1
 80097d2:	6163      	str	r3, [r4, #20]
 80097d4:	b003      	add	sp, #12
 80097d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097d8:	ab01      	add	r3, sp, #4
 80097da:	466a      	mov	r2, sp
 80097dc:	f7ff ffc8 	bl	8009770 <__swhatbuf_r>
 80097e0:	9f00      	ldr	r7, [sp, #0]
 80097e2:	4605      	mov	r5, r0
 80097e4:	4639      	mov	r1, r7
 80097e6:	4630      	mov	r0, r6
 80097e8:	f7fe ffd6 	bl	8008798 <_malloc_r>
 80097ec:	b948      	cbnz	r0, 8009802 <__smakebuf_r+0x46>
 80097ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097f2:	059a      	lsls	r2, r3, #22
 80097f4:	d4ee      	bmi.n	80097d4 <__smakebuf_r+0x18>
 80097f6:	f023 0303 	bic.w	r3, r3, #3
 80097fa:	f043 0302 	orr.w	r3, r3, #2
 80097fe:	81a3      	strh	r3, [r4, #12]
 8009800:	e7e2      	b.n	80097c8 <__smakebuf_r+0xc>
 8009802:	89a3      	ldrh	r3, [r4, #12]
 8009804:	6020      	str	r0, [r4, #0]
 8009806:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800980a:	81a3      	strh	r3, [r4, #12]
 800980c:	9b01      	ldr	r3, [sp, #4]
 800980e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009812:	b15b      	cbz	r3, 800982c <__smakebuf_r+0x70>
 8009814:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009818:	4630      	mov	r0, r6
 800981a:	f000 f81d 	bl	8009858 <_isatty_r>
 800981e:	b128      	cbz	r0, 800982c <__smakebuf_r+0x70>
 8009820:	89a3      	ldrh	r3, [r4, #12]
 8009822:	f023 0303 	bic.w	r3, r3, #3
 8009826:	f043 0301 	orr.w	r3, r3, #1
 800982a:	81a3      	strh	r3, [r4, #12]
 800982c:	89a3      	ldrh	r3, [r4, #12]
 800982e:	431d      	orrs	r5, r3
 8009830:	81a5      	strh	r5, [r4, #12]
 8009832:	e7cf      	b.n	80097d4 <__smakebuf_r+0x18>

08009834 <_fstat_r>:
 8009834:	b538      	push	{r3, r4, r5, lr}
 8009836:	4d07      	ldr	r5, [pc, #28]	@ (8009854 <_fstat_r+0x20>)
 8009838:	2300      	movs	r3, #0
 800983a:	4604      	mov	r4, r0
 800983c:	4608      	mov	r0, r1
 800983e:	4611      	mov	r1, r2
 8009840:	602b      	str	r3, [r5, #0]
 8009842:	f7f7 fead 	bl	80015a0 <_fstat>
 8009846:	1c43      	adds	r3, r0, #1
 8009848:	d102      	bne.n	8009850 <_fstat_r+0x1c>
 800984a:	682b      	ldr	r3, [r5, #0]
 800984c:	b103      	cbz	r3, 8009850 <_fstat_r+0x1c>
 800984e:	6023      	str	r3, [r4, #0]
 8009850:	bd38      	pop	{r3, r4, r5, pc}
 8009852:	bf00      	nop
 8009854:	20005ab8 	.word	0x20005ab8

08009858 <_isatty_r>:
 8009858:	b538      	push	{r3, r4, r5, lr}
 800985a:	4d06      	ldr	r5, [pc, #24]	@ (8009874 <_isatty_r+0x1c>)
 800985c:	2300      	movs	r3, #0
 800985e:	4604      	mov	r4, r0
 8009860:	4608      	mov	r0, r1
 8009862:	602b      	str	r3, [r5, #0]
 8009864:	f7f7 feac 	bl	80015c0 <_isatty>
 8009868:	1c43      	adds	r3, r0, #1
 800986a:	d102      	bne.n	8009872 <_isatty_r+0x1a>
 800986c:	682b      	ldr	r3, [r5, #0]
 800986e:	b103      	cbz	r3, 8009872 <_isatty_r+0x1a>
 8009870:	6023      	str	r3, [r4, #0]
 8009872:	bd38      	pop	{r3, r4, r5, pc}
 8009874:	20005ab8 	.word	0x20005ab8

08009878 <_raise_r>:
 8009878:	291f      	cmp	r1, #31
 800987a:	b538      	push	{r3, r4, r5, lr}
 800987c:	4605      	mov	r5, r0
 800987e:	460c      	mov	r4, r1
 8009880:	d904      	bls.n	800988c <_raise_r+0x14>
 8009882:	2316      	movs	r3, #22
 8009884:	6003      	str	r3, [r0, #0]
 8009886:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800988a:	bd38      	pop	{r3, r4, r5, pc}
 800988c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800988e:	b112      	cbz	r2, 8009896 <_raise_r+0x1e>
 8009890:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009894:	b94b      	cbnz	r3, 80098aa <_raise_r+0x32>
 8009896:	4628      	mov	r0, r5
 8009898:	f000 f830 	bl	80098fc <_getpid_r>
 800989c:	4622      	mov	r2, r4
 800989e:	4601      	mov	r1, r0
 80098a0:	4628      	mov	r0, r5
 80098a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098a6:	f000 b817 	b.w	80098d8 <_kill_r>
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	d00a      	beq.n	80098c4 <_raise_r+0x4c>
 80098ae:	1c59      	adds	r1, r3, #1
 80098b0:	d103      	bne.n	80098ba <_raise_r+0x42>
 80098b2:	2316      	movs	r3, #22
 80098b4:	6003      	str	r3, [r0, #0]
 80098b6:	2001      	movs	r0, #1
 80098b8:	e7e7      	b.n	800988a <_raise_r+0x12>
 80098ba:	2100      	movs	r1, #0
 80098bc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80098c0:	4620      	mov	r0, r4
 80098c2:	4798      	blx	r3
 80098c4:	2000      	movs	r0, #0
 80098c6:	e7e0      	b.n	800988a <_raise_r+0x12>

080098c8 <raise>:
 80098c8:	4b02      	ldr	r3, [pc, #8]	@ (80098d4 <raise+0xc>)
 80098ca:	4601      	mov	r1, r0
 80098cc:	6818      	ldr	r0, [r3, #0]
 80098ce:	f7ff bfd3 	b.w	8009878 <_raise_r>
 80098d2:	bf00      	nop
 80098d4:	20000028 	.word	0x20000028

080098d8 <_kill_r>:
 80098d8:	b538      	push	{r3, r4, r5, lr}
 80098da:	4d07      	ldr	r5, [pc, #28]	@ (80098f8 <_kill_r+0x20>)
 80098dc:	2300      	movs	r3, #0
 80098de:	4604      	mov	r4, r0
 80098e0:	4608      	mov	r0, r1
 80098e2:	4611      	mov	r1, r2
 80098e4:	602b      	str	r3, [r5, #0]
 80098e6:	f7f7 fdfb 	bl	80014e0 <_kill>
 80098ea:	1c43      	adds	r3, r0, #1
 80098ec:	d102      	bne.n	80098f4 <_kill_r+0x1c>
 80098ee:	682b      	ldr	r3, [r5, #0]
 80098f0:	b103      	cbz	r3, 80098f4 <_kill_r+0x1c>
 80098f2:	6023      	str	r3, [r4, #0]
 80098f4:	bd38      	pop	{r3, r4, r5, pc}
 80098f6:	bf00      	nop
 80098f8:	20005ab8 	.word	0x20005ab8

080098fc <_getpid_r>:
 80098fc:	f7f7 bde8 	b.w	80014d0 <_getpid>

08009900 <_init>:
 8009900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009902:	bf00      	nop
 8009904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009906:	bc08      	pop	{r3}
 8009908:	469e      	mov	lr, r3
 800990a:	4770      	bx	lr

0800990c <_fini>:
 800990c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800990e:	bf00      	nop
 8009910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009912:	bc08      	pop	{r3}
 8009914:	469e      	mov	lr, r3
 8009916:	4770      	bx	lr
