/* this is going to start out as 1-bit spi mode, roughly following the logic in the
 equivalent samd51 code, but will then switch to 4-bit sdio mode using pio, with a set of
 pins chosen to allow either of those modes to work with no hardware change */
#include "hardware/sync.h"
#include "hardware/dma.h"
#include "hardware/spi.h"
#include "hardware/gpio.h"
#include "hardware/timer.h"
#include "hardware/clocks.h"
#include "hardware/pio.h"
#include "RP2350.h"

#include "rp2350_sdcard.h"
#include "rp2350_sdcard.pio.h"

static unsigned requested_baud_rate = 0;

#include <stdio.h>

unsigned long microseconds_in_wait = 0;
unsigned long microseconds_in_data = 0;

__attribute((weak)) volatile unsigned char verbose = 0;

__attribute((weak)) void yield(void) {
    __DSB(); __WFE();
}

static void cs_low(void) {
    gpio_put(15, 0);
}

static void cs_high(void) {
    gpio_put(15, 1);
}

static uint8_t spi_receive_one_byte_with_rx_enabled(void) {
    uint8_t ret = 0;
    spi_read_blocking(spi1, 0xFF, &ret, 1);
    return ret;
}

static uint8_t r1_response(void) {
    uint8_t result, attempts = 0;
    /* sd and mmc agree on max 8 attempts, mmc requires at least two attempts */
    while (0xFF == (result = spi_receive_one_byte_with_rx_enabled()) && attempts++ < 8);

    return result;
}

static unsigned char crc7_left_shifted(const unsigned char * restrict const message, const size_t length) {
    const unsigned char polynomial = 0b10001001;
    unsigned char crc = 0;

    for (size_t ibyte = 0; ibyte < length; ibyte++) {
        crc ^= message[ibyte];

        for (size_t ibit = 0; ibit < 8; ibit++)
            crc = (crc & 0x80u) ? (crc << 1) ^ (polynomial << 1) : (crc << 1);
    }

    return crc & 0xfe;
}

static void send_command_with_crc7(const uint8_t cmd, const uint32_t arg) {
    unsigned char msg[6] = { cmd | 0x40, arg >> 24, arg >> 16, arg >> 8, arg, 0x01 };
    msg[5] |= crc7_left_shifted(msg, 5);

    spi_write_blocking(spi1, msg, 6);
}

static uint8_t command_and_r1_response(const uint8_t cmd, const uint32_t arg) {
    send_command_with_crc7(cmd, arg);
    return r1_response();
}

static unsigned int sm, sm_offset;
static volatile char wait_for_card_ready_nonblocking_must_finish = 0;
static void (* isr_pio1_0_and_then)(void) = NULL;

void isr_pio1_0(void) {
    /* disable sm BEFORE clearing interrupt so it does not resume executing */
    pio_sm_set_enabled(pio1, sm, false);

    pio_set_irq0_source_enabled(pio1, pis_interrupt0, false);
    pio_interrupt_clear(pio1, 0);
    irq_clear(PIO_IRQ_NUM(pio1, 0));
    irq_set_enabled(PIO_IRQ_NUM(pio1, 0), false);

    pio_remove_program_and_unclaim_sm(&wait_for_card_ready_program, pio1, sm, sm_offset);

    clocks_hw->wake_en0 &= ~CLOCKS_WAKE_EN0_CLK_SYS_PIO1_BITS;
    clocks_hw->sleep_en0 &= ~CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_BITS;

    gpio_set_function(10, GPIO_FUNC_SPI);
    gpio_set_function(11, GPIO_FUNC_SPI);
    gpio_set_function(12, GPIO_FUNC_SPI);

    wait_for_card_ready_nonblocking_must_finish = 0;
    __DSB();

    void (* and_then)(void) = isr_pio1_0_and_then;
    isr_pio1_0_and_then = NULL;
    if (and_then)
        and_then();
}

static void wait_for_card_ready_nonblocking_start(void) {
    spi_hw_t * spi_hw = spi_get_hw(spi1);

    /* first try clocking out a few bytes using the spi peripheral */
    for (size_t iattempt = 0; iattempt < 16; iattempt++) {
        while (!(spi_hw->sr & SPI_SSPSR_TNF_BITS));
        spi_hw->dr = 0xFF;
        while (!(spi_hw->sr & SPI_SSPSR_RNE_BITS));
        if (0xFF == spi_hw->dr) {
            void (* and_then)(void) = isr_pio1_0_and_then;
            isr_pio1_0_and_then = NULL;
            if (and_then)
                return and_then();
            else return;
        }
    }

    wait_for_card_ready_nonblocking_must_finish = 1;

    clocks_hw->wake_en0 |= CLOCKS_WAKE_EN0_CLK_SYS_PIO1_BITS;
    clocks_hw->sleep_en0 |= CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_BITS;

    sm = pio_claim_unused_sm(pio1, true);
    sm_offset = pio_add_program(pio1, &wait_for_card_ready_program);

    gpio_set_dir(10, GPIO_OUT);
    gpio_set_dir(11, GPIO_OUT);
    gpio_set_dir(12, GPIO_IN);

    gpio_put(10, 0);
    gpio_put(11, 1);
    gpio_put(12, 0);

    pio_gpio_init(pio1, 10);
    pio_gpio_init(pio1, 11);
    pio_gpio_init(pio1, 12);

    pio_sm_set_consecutive_pindirs(pio1, sm, 10, 2, true);
    pio_sm_set_consecutive_pindirs(pio1, sm, 12, 1, false);

    pio_sm_config sm_config = wait_for_card_ready_program_get_default_config(sm_offset);
    sm_config_set_sideset_pins(&sm_config, 10);
    sm_config_set_jmp_pin(&sm_config, 12);
    sm_config_set_clkdiv_int_frac8(&sm_config, clock_get_hz(clk_sys) / (2 * requested_baud_rate), 0);
    pio_sm_init(pio1, sm, sm_offset, &sm_config);

    hw_set_bits(&pio1->input_sync_bypass, 1U << 12);
    __DSB();

    pio_set_irq0_source_enabled(pio1, pis_interrupt0, true);
    pio_interrupt_clear(pio1, sm);
    irq_set_enabled(PIO_IRQ_NUM(pio1, 0), true);

    pio_sm_set_enabled(pio1, sm, true);
}

static void wait_for_card_ready_nonblocking_finish(void) {
    while (wait_for_card_ready_nonblocking_must_finish) yield();
}

static void wait_for_card_ready(void) {
    wait_for_card_ready_nonblocking_start();
    wait_for_card_ready_nonblocking_finish();
}

static uint32_t spi_receive_uint32be(void) {
    uint32_t ret;
    spi_read_blocking(spi1, 0xFF, (void *)&ret, 4);
    return __builtin_bswap32(ret);
}

void spi_sd_restore_baud_rate(void) {
    requested_baud_rate = clock_get_hz(clk_peri) / 2U;
}

static void spi_enable(unsigned baud) {
    clocks_hw->wake_en1 |= CLOCKS_WAKE_EN1_CLK_SYS_SPI1_BITS | CLOCKS_WAKE_EN1_CLK_PERI_SPI1_BITS;
    clocks_hw->sleep_en1 |= CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_BITS | CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_BITS;
    spi_init(spi1, baud);
}

static void spi_disable(void) {
    spi_deinit(spi1);
    clocks_hw->wake_en1 &= ~(CLOCKS_WAKE_EN1_CLK_SYS_SPI1_BITS | CLOCKS_WAKE_EN1_CLK_PERI_SPI1_BITS);
    clocks_hw->sleep_en1 &= ~(CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_BITS | CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_BITS);
}

int spi_sd_init(unsigned baud_rate_reduction) {
    spi_enable(400000);
    gpio_set_function(10, GPIO_FUNC_SPI);
    gpio_set_function(11, GPIO_FUNC_SPI);
    gpio_set_function(12, GPIO_FUNC_SPI);

    gpio_init(15);
    gpio_set_dir(15, GPIO_OUT);
    cs_high();

    /* clear miso */
    cs_low();
    spi_write_blocking(spi1, &(uint8_t){ 0xFF }, 1);
    cs_high();

    /* and then clock out at least 74 cycles at 100-400 kBd with cs pin held high */
    spi_write_blocking(spi1, (unsigned char[10]) { [0 ... 9] = 0xFF }, 10);

    /* cmd0, software reset. TODO: is looping this even necessary? */
    for (size_t ipass = 0;; ipass++) {
        /* if card likely not present, give up */
        if (ipass > 1024) {
            spi_disable();
            return -1;
        }
        cs_low();

        /* send cmd0 */
        const uint8_t cmd0_r1_response = command_and_r1_response(0, 0);
        cs_high();

        if (0x01 == cmd0_r1_response) break;

        /* give other stuff a chance to run if we are looping */
        __SEV(); yield();
    }

    if (verbose >= 2)
        dprintf(2, "%s: cmd0 success\r\n", __func__);

    /* cmd8, check voltage range and test pattern */
    for (size_t ipass = 0;; ipass++) {
        if (ipass > 3) {
            /* TODO: find out how many times we should try this before giving up */
            spi_disable();
            return -1;
        }
        cs_low();
        wait_for_card_ready();

        const uint8_t r1_response = command_and_r1_response(8, 0x1AA);

        if (0x1 != r1_response) {
            cs_high();
            continue;
        }

        const uint32_t response = spi_receive_uint32be();
        cs_high();

        if (0x1AA == response) break;
    }

    if (verbose >= 2)
        dprintf(2, "%s: cmd8 success\r\n", __func__);

    /* cmd59, re-enable crc feature, which is disabled by cmd0 */
    cs_low();
    wait_for_card_ready();
    if (command_and_r1_response(59, 1) > 1) {
        cs_high();
        spi_disable();
        return -1;
    }
    cs_high();

    if (verbose >= 2)
        dprintf(2, "%s: cmd59 success\r\n", __func__);

    /* cmd55, then acmd41, init. must loop this until the response is 0 */
    for (size_t ipass = 0;; ipass++) {
        if (ipass > 2500) {
            spi_disable();
            dprintf(2, "%s: giving up\r\n", __func__);
            return -1;
        }
        cs_low();
        wait_for_card_ready();

        const uint8_t cmd55_r1_response = command_and_r1_response(55, 0);
        cs_high();

        if (cmd55_r1_response > 1) continue;

        cs_low();
        wait_for_card_ready();

        const uint8_t acmd41_r1_response = command_and_r1_response(41, 1U << 30);
        cs_high();

        if (!acmd41_r1_response) break;
    }

    if (verbose >= 2)
        dprintf(2, "%s: cmd55+acmd41 success\r\n", __func__);

    spi_deinit(spi1);
    requested_baud_rate = clock_get_hz(clk_peri) / (2U + baud_rate_reduction);
    const unsigned actual_baud = spi_init(spi1, requested_baud_rate);
    if (verbose >= 1)
        dprintf(2, "%s: baud rate set to %u\r\n", __func__, actual_baud);

    /* TODO: if any of the following fail, restart the procedure with a lower baud rate */
    do {
        /* cmd58, read ocr register */
        cs_low();
        wait_for_card_ready();
        if (command_and_r1_response(58, 0) > 1) break;

        const unsigned int ocr = spi_receive_uint32be();
        (void)ocr;
        cs_high();

        /* cmd16, set block length to 512 */
        cs_low();
        wait_for_card_ready();
        if (command_and_r1_response(16, 512) > 1) break;
        cs_high();

        /* we get here on overall success of this function */
        cs_high();
        spi_disable();

        if (verbose >= 1)
            dprintf(2, "%s: success\r\n", __func__);
        return 0;
    } while(0);

    /* we get here on failure */
    cs_high();
    spi_disable();
    return -1;
}

static unsigned long microseconds_in_wait_prior = 0;
static unsigned long microseconds_in_data_prior = 0;

int spi_sd_write_blocks_start(unsigned long long block_address) {
    spi_enable(requested_baud_rate);
    cs_low();
    wait_for_card_ready();

    const uint8_t response = command_and_r1_response(25, block_address);
    if (response != 0) {
        cs_high();
        spi_disable();
        return -1;
    }

    /* extra byte prior to data packet */
    spi_write_blocking(spi1, (unsigned char[1]) { 0xff }, 1);

    microseconds_in_wait_prior = microseconds_in_wait;
    microseconds_in_data_prior = microseconds_in_data;
    return 0;
}

void spi_sd_write_blocks_end(void) {
    /* send stop tran token */
    spi_write_blocking(spi1, (unsigned char[2]) { 0xfd, 0xff }, 2);

    wait_for_card_ready();

    cs_high();
    spi_disable();

    if (verbose >= 1)
        dprintf(2, "%s: %lu us in data, %lu us in wait\r\n", __func__,
                (unsigned long)(microseconds_in_data - microseconds_in_data_prior),
                (unsigned long)(microseconds_in_wait - microseconds_in_wait_prior));
}

int spi_sd_write_pre_erase(unsigned long blocks) {
    spi_enable(requested_baud_rate);
    cs_low();
    wait_for_card_ready();

    const uint8_t cmd55_r1_response = command_and_r1_response(55, 0);
    cs_high();

    if (cmd55_r1_response > 1) {
        spi_disable();
        return -1;
    }

    cs_low();
    wait_for_card_ready();

    const uint8_t acmd23_r1_response = command_and_r1_response(23, blocks);

    cs_high();
    spi_disable();

    return acmd23_r1_response ? -1 : 0;
}

/* these are things that were previously on call stacks but need to be shared with isrs */
static uint dma_tx, dma_rx;
static dma_channel_config cfg_tx, cfg_rx;
static const unsigned char * tx_block;
static size_t tx_blocks_to_start = 0, tx_blocks_to_finish = 0;
static unsigned long timerawl_before_data, timerawl_before_wait;
static uint8_t tx_response;
static uint16_t tx_crc_dma;

static void start_writing_next_block(void) {
    if (!tx_blocks_to_start) return;

    while (spi_is_busy(spi1));

    spi_write_blocking(spi1, (unsigned char[1]) { 0xfc }, 1);
    while (spi_is_busy(spi1));

    spi_set_format(spi1, 16, SPI_CPOL_0, SPI_CPHA_0, SPI_MSB_FIRST);

    static const uint16_t zero_word = 0;
    dma_channel_configure(dma_tx, &cfg_tx, &spi_get_hw(spi1)->dr, tx_block ? tx_block : (void *)&zero_word, 256, false);
    if (tx_block) tx_block += 512;
    tx_blocks_to_start--;

    /* since we are using sevonpend, enable the irq source but disable in nvic */
    dma_channel_set_irq1_enabled(dma_tx, true);
    irq_set_enabled(DMA_IRQ_1, false);

    /* compute a CCITT16 CRC on the bytes flowing through the rx dma */
    dma_sniffer_enable(dma_tx, 0x2, true);
    dma_sniffer_set_byte_swap_enabled(true);
    dma_sniffer_set_data_accumulator(0);

    timerawl_before_data = timer_hw->timerawl;

    /* start the dma channel */
    dma_start_channel_mask(1u << dma_tx);
}

static void handle_block_wait_finished(void) {
    microseconds_in_wait += timer_hw->timerawl - timerawl_before_wait;

    if (0b00101 != tx_response)
        tx_blocks_to_finish = 0;
    else
        tx_blocks_to_finish--;

    __DSB();
}

static void finish_writing_block(void) {
    /* disable and clear the irq that caused wfe to return due to sevonpend */
    dma_channel_acknowledge_irq1(dma_tx);
    dma_channel_set_irq1_enabled(dma_tx, false);
    irq_clear(DMA_IRQ_1);

    /* retrieve the crc that we calculated on the bytes as they came in */
    tx_crc_dma = dma_sniffer_get_data_accumulator();

    dma_channel_cleanup(dma_tx);
    dma_sniffer_disable();

    /* wait for the rest of the spi tx fifo to drain, with wfe inhibited because it
     will not be accompanied by an interrupt that would wake the processor */
    while (spi_is_busy(spi1)) {
        __sev();
        yield();
    }

    /* write the calculated crc out to the card so it can validate it */
    spi_write16_blocking(spi1, &tx_crc_dma, 1);

    /* change format back to 8 bit */
    while (spi_is_busy(spi1));
    spi_set_format(spi1, 8, SPI_CPOL_0, SPI_CPHA_0, SPI_MSB_FIRST);

    /* read one byte response from card to see if it validated the crc */
    spi_read_blocking(spi1, 0xff, &tx_response, 1);

    tx_response &= 0b11111;

    timerawl_before_wait = timer_hw->timerawl;
    microseconds_in_data += timerawl_before_wait - timerawl_before_data;

    isr_pio1_0_and_then = handle_block_wait_finished;
    wait_for_card_ready_nonblocking_start();
}

int spi_sd_write_some_blocks(const void * buf, const unsigned long blocks) {
    dma_tx = dma_claim_unused_channel(true);

    cfg_tx = dma_channel_get_default_config(dma_tx);
    channel_config_set_transfer_data_size(&cfg_tx, DMA_SIZE_16);
    channel_config_set_dreq(&cfg_tx, spi_get_dreq(spi1, true));
    channel_config_set_read_increment(&cfg_tx, buf ? true : false);
    channel_config_set_write_increment(&cfg_tx, false);
    channel_config_set_bswap(&cfg_tx, true);

    tx_block = buf;
    tx_blocks_to_start = blocks;
    tx_blocks_to_finish = blocks;

    while (tx_blocks_to_finish) {
        start_writing_next_block();

        /* do other things and then sleep, while waiting for dma to finish */
        while (dma_channel_is_busy(dma_tx))
            yield();

        finish_writing_block();

        while (wait_for_card_ready_nonblocking_must_finish)
            yield();
    }

    dma_channel_unclaim(dma_tx);

    if (0b00101 != tx_response) {
        if (0b01011 == tx_response)
            dprintf(2, "%s: bad crc (sent 0x%04X)\r\n", __func__, tx_crc_dma);
        else
            dprintf(2, "%s: error 0x%x\r\n", __func__, tx_response);

        cs_high();
        spi_disable();
        return -1;
    }

    return 0;
}

int spi_sd_write_blocks(const void * buf, const unsigned long blocks, const unsigned long long block_address) {
    if (-1 == spi_sd_write_blocks_start(block_address) ||
        -1 == spi_sd_write_some_blocks(buf, blocks))
        return -1;

    spi_sd_write_blocks_end();

    return 0;
}

int spi_sd_read_blocks(void * buf, unsigned long blocks, unsigned long long block_address) {
    spi_enable(requested_baud_rate);
    cs_low();
    wait_for_card_ready();

    /* send cmd17 or cmd18 */
    if (command_and_r1_response(blocks > 1 ? 18 : 17, block_address) != 0) {
        cs_high();
        spi_disable();
        dprintf(2, "%s(%d): fail\r\n", __func__, __LINE__);
        return -1;
    }

    dma_rx = dma_claim_unused_channel(true);
    dma_tx = dma_claim_unused_channel(true);

    cfg_tx = dma_channel_get_default_config(dma_tx);
    channel_config_set_transfer_data_size(&cfg_tx, DMA_SIZE_16);
    channel_config_set_dreq(&cfg_tx, spi_get_dreq(spi1, true));
    channel_config_set_read_increment(&cfg_tx, false);

    cfg_rx = dma_channel_get_default_config(dma_rx);
    channel_config_set_transfer_data_size(&cfg_rx, DMA_SIZE_16);
    channel_config_set_dreq(&cfg_rx, spi_get_dreq(spi1, false));
    channel_config_set_read_increment(&cfg_rx, false);
    channel_config_set_write_increment(&cfg_rx, true);
    channel_config_set_bswap(&cfg_rx, true);

    /* clock out the response in 1 + 512 + 2 byte blocks */
    for (size_t iblock = 0; iblock < blocks; iblock++) {
        uint8_t result;
        /* this can loop for a while */
        while (0xFF == (result = spi_receive_one_byte_with_rx_enabled()));

        /* when we break out of the above loop, we've read the Data Token byte */
        if (0xFE != result) {
            cs_high();
            spi_disable();
            dma_channel_unclaim(dma_rx);
            dma_channel_unclaim(dma_tx);
            dprintf(2, "%s(%d): fail\r\n", __func__, __LINE__);
            return -1;
        }

        spi_set_format(spi1, 16, SPI_CPOL_0, SPI_CPHA_0, SPI_MSB_FIRST);

        uint16_t * restrict const block = ((uint16_t *)buf) + 256 * iblock;

        /* there has got to be a better way to do this than clock out bytes */
        dma_channel_configure(dma_tx, &cfg_tx, &spi_get_hw(spi1)->dr, &(uint16_t) { 0xFFFF }, 256, false);
        dma_channel_configure(dma_rx, &cfg_rx, block, &spi_get_hw(spi1)->dr, 256, false);

        dma_channel_acknowledge_irq1(dma_rx);

        /* since we are using sevonpend, enable the irq source but disable in nvic */
        dma_channel_set_irq1_enabled(dma_rx, true);
        irq_set_enabled(DMA_IRQ_1, false);

        /* compute a CCITT16 CRC on the bytes flowing through the rx dma */
        dma_sniffer_enable(dma_rx, 0x2, true);
        dma_sniffer_set_byte_swap_enabled(false);
        dma_sniffer_set_data_accumulator(0);

        /* start both dma channels simultaneously */
        dma_start_channel_mask((1u << dma_tx) | (1u << dma_rx));

        unsigned wakes = 0;

        /* do other things and then sleep, while waiting for dma to finish */
        while (dma_channel_is_busy(dma_rx)) {
            yield();
            wakes++;
        }

        /* disable and clear the irq that caused wfe to return due to sevonpend */
        dma_channel_acknowledge_irq1(dma_rx);
        dma_channel_set_irq1_enabled(dma_rx, false);
        irq_clear(DMA_IRQ_1);

        /* retrieve the crc that we calculated on the bytes as they came in */
        const uint16_t crc_dma = dma_sniffer_get_data_accumulator();

        dma_channel_cleanup(dma_rx);
        dma_channel_cleanup(dma_tx);
        dma_sniffer_disable();

        /* read the crc reported by the sd card */
        uint16_t crc_received;
        spi_read16_blocking(spi1, 0xFFFF, (void *)&crc_received, 1);

        spi_set_format(spi1, 8, SPI_CPOL_0, SPI_CPHA_0, SPI_MSB_FIRST);

        if (verbose >= 2)
            dprintf(2, "%s: received crc 0x%04X, dma 0x%04X, %u wakes\r\n",
                    __func__, crc_received, crc_dma, wakes);

        if (crc_received != crc_dma) {
            cs_high();
            spi_disable();
            dma_channel_unclaim(dma_rx);
            dma_channel_unclaim(dma_tx);
            dprintf(2, "%s: bad crc\r\n", __func__);
            return -1;
        }
    }

    /* if we sent cmd18, send cmd12 to stop */
    if (blocks > 1) {
        send_command_with_crc7(12, 0);

        /* CMD12 wants an extra byte prior to the response */
        spi_write_blocking(spi1, (unsigned char[1]) { 0xff }, 1);

        (void)r1_response();
        wait_for_card_ready();
    }

    cs_high();
    spi_disable();
    dma_channel_unclaim(dma_rx);
    dma_channel_unclaim(dma_tx);

    return 0;
}
