Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o D:/abDATA/PLD/StopWatch/t_tffr_isim_beh.exe -prj D:/abDATA/PLD/StopWatch/t_tffr_beh.prj work.t_tffr 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/abDATA/PLD/StopWatch/tffr.vhd" into library work
Parsing VHDL file "D:/abDATA/PLD/StopWatch/t_tffr.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160932 KB
Fuse CPU Usage: 499 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity tffr [tffr_default]
Compiling architecture behavior of entity t_tffr
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/abDATA/PLD/StopWatch/t_tffr_isim_beh.exe
Fuse Memory Usage: 169736 KB
Fuse CPU Usage: 592 ms
