--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml PWM_LED_top.twx PWM_LED_top.ncd -o PWM_LED_top.twr
PWM_LED_top.pcf -ucf PWM_LED_top.ucf

Design file:              PWM_LED_top.ncd
Physical constraint file: PWM_LED_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 408 paths analyzed, 37 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.638ns.
--------------------------------------------------------------------------------

Paths for end point divider_m/counter_13 (SLICE_X21Y21.C4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_m/counter_15 (FF)
  Destination:          divider_m/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.295 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_m/counter_15 to divider_m/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.CQ      Tcko                  0.525   divider_m/counter<15>
                                                       divider_m/counter_15
    SLICE_X18Y20.D1      net (fanout=2)        0.814   divider_m/counter<15>
    SLICE_X18Y20.D       Tilo                  0.254   divider_m/counter<15>
                                                       divider_m/n0001_inv1
    SLICE_X21Y18.B6      net (fanout=2)        0.568   divider_m/n0001_inv1
    SLICE_X21Y18.B       Tilo                  0.259   divider_m/counter<2>
                                                       divider_m/n0001_inv4
    SLICE_X21Y21.C4      net (fanout=16)       0.796   divider_m/n0001_inv
    SLICE_X21Y21.CLK     Tas                   0.373   divider_m/counter<14>
                                                       divider_m/counter_13_rstpot
                                                       divider_m/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (1.411ns logic, 2.178ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_m/counter_13 (FF)
  Destination:          divider_m/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.499ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_m/counter_13 to divider_m/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y21.CQ      Tcko                  0.430   divider_m/counter<14>
                                                       divider_m/counter_13
    SLICE_X18Y20.D2      net (fanout=2)        0.819   divider_m/counter<13>
    SLICE_X18Y20.D       Tilo                  0.254   divider_m/counter<15>
                                                       divider_m/n0001_inv1
    SLICE_X21Y18.B6      net (fanout=2)        0.568   divider_m/n0001_inv1
    SLICE_X21Y18.B       Tilo                  0.259   divider_m/counter<2>
                                                       divider_m/n0001_inv4
    SLICE_X21Y21.C4      net (fanout=16)       0.796   divider_m/n0001_inv
    SLICE_X21Y21.CLK     Tas                   0.373   divider_m/counter<14>
                                                       divider_m/counter_13_rstpot
                                                       divider_m/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.499ns (1.316ns logic, 2.183ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_m/counter_4 (FF)
  Destination:          divider_m/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.338ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_m/counter_4 to divider_m/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.BQ      Tcko                  0.430   divider_m/counter<6>
                                                       divider_m/counter_4
    SLICE_X19Y18.D2      net (fanout=2)        0.774   divider_m/counter<4>
    SLICE_X19Y18.D       Tilo                  0.259   N12
                                                       divider_m/n0001_inv4_SW0
    SLICE_X21Y18.B5      net (fanout=2)        0.447   N12
    SLICE_X21Y18.B       Tilo                  0.259   divider_m/counter<2>
                                                       divider_m/n0001_inv4
    SLICE_X21Y21.C4      net (fanout=16)       0.796   divider_m/n0001_inv
    SLICE_X21Y21.CLK     Tas                   0.373   divider_m/counter<14>
                                                       divider_m/counter_13_rstpot
                                                       divider_m/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (1.321ns logic, 2.017ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point divider_m/counter_14 (SLICE_X21Y21.D4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_m/counter_15 (FF)
  Destination:          divider_m/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.295 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_m/counter_15 to divider_m/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.CQ      Tcko                  0.525   divider_m/counter<15>
                                                       divider_m/counter_15
    SLICE_X18Y20.D1      net (fanout=2)        0.814   divider_m/counter<15>
    SLICE_X18Y20.D       Tilo                  0.254   divider_m/counter<15>
                                                       divider_m/n0001_inv1
    SLICE_X21Y18.B6      net (fanout=2)        0.568   divider_m/n0001_inv1
    SLICE_X21Y18.B       Tilo                  0.259   divider_m/counter<2>
                                                       divider_m/n0001_inv4
    SLICE_X21Y21.D4      net (fanout=16)       0.766   divider_m/n0001_inv
    SLICE_X21Y21.CLK     Tas                   0.373   divider_m/counter<14>
                                                       divider_m/counter_14_rstpot
                                                       divider_m/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (1.411ns logic, 2.148ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_m/counter_13 (FF)
  Destination:          divider_m/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.469ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_m/counter_13 to divider_m/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y21.CQ      Tcko                  0.430   divider_m/counter<14>
                                                       divider_m/counter_13
    SLICE_X18Y20.D2      net (fanout=2)        0.819   divider_m/counter<13>
    SLICE_X18Y20.D       Tilo                  0.254   divider_m/counter<15>
                                                       divider_m/n0001_inv1
    SLICE_X21Y18.B6      net (fanout=2)        0.568   divider_m/n0001_inv1
    SLICE_X21Y18.B       Tilo                  0.259   divider_m/counter<2>
                                                       divider_m/n0001_inv4
    SLICE_X21Y21.D4      net (fanout=16)       0.766   divider_m/n0001_inv
    SLICE_X21Y21.CLK     Tas                   0.373   divider_m/counter<14>
                                                       divider_m/counter_14_rstpot
                                                       divider_m/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (1.316ns logic, 2.153ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_m/counter_4 (FF)
  Destination:          divider_m/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.308ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_m/counter_4 to divider_m/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.BQ      Tcko                  0.430   divider_m/counter<6>
                                                       divider_m/counter_4
    SLICE_X19Y18.D2      net (fanout=2)        0.774   divider_m/counter<4>
    SLICE_X19Y18.D       Tilo                  0.259   N12
                                                       divider_m/n0001_inv4_SW0
    SLICE_X21Y18.B5      net (fanout=2)        0.447   N12
    SLICE_X21Y18.B       Tilo                  0.259   divider_m/counter<2>
                                                       divider_m/n0001_inv4
    SLICE_X21Y21.D4      net (fanout=16)       0.766   divider_m/n0001_inv
    SLICE_X21Y21.CLK     Tas                   0.373   divider_m/counter<14>
                                                       divider_m/counter_14_rstpot
                                                       divider_m/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      3.308ns (1.321ns logic, 1.987ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point divider_m/counter_12 (SLICE_X21Y21.B5), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_m/counter_15 (FF)
  Destination:          divider_m/counter_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.504ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.295 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_m/counter_15 to divider_m/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.CQ      Tcko                  0.525   divider_m/counter<15>
                                                       divider_m/counter_15
    SLICE_X18Y20.D1      net (fanout=2)        0.814   divider_m/counter<15>
    SLICE_X18Y20.D       Tilo                  0.254   divider_m/counter<15>
                                                       divider_m/n0001_inv1
    SLICE_X21Y18.B6      net (fanout=2)        0.568   divider_m/n0001_inv1
    SLICE_X21Y18.B       Tilo                  0.259   divider_m/counter<2>
                                                       divider_m/n0001_inv4
    SLICE_X21Y21.B5      net (fanout=16)       0.711   divider_m/n0001_inv
    SLICE_X21Y21.CLK     Tas                   0.373   divider_m/counter<14>
                                                       divider_m/counter_12_rstpot
                                                       divider_m/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (1.411ns logic, 2.093ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_m/counter_13 (FF)
  Destination:          divider_m/counter_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.414ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_m/counter_13 to divider_m/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y21.CQ      Tcko                  0.430   divider_m/counter<14>
                                                       divider_m/counter_13
    SLICE_X18Y20.D2      net (fanout=2)        0.819   divider_m/counter<13>
    SLICE_X18Y20.D       Tilo                  0.254   divider_m/counter<15>
                                                       divider_m/n0001_inv1
    SLICE_X21Y18.B6      net (fanout=2)        0.568   divider_m/n0001_inv1
    SLICE_X21Y18.B       Tilo                  0.259   divider_m/counter<2>
                                                       divider_m/n0001_inv4
    SLICE_X21Y21.B5      net (fanout=16)       0.711   divider_m/n0001_inv
    SLICE_X21Y21.CLK     Tas                   0.373   divider_m/counter<14>
                                                       divider_m/counter_12_rstpot
                                                       divider_m/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (1.316ns logic, 2.098ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_m/counter_4 (FF)
  Destination:          divider_m/counter_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.253ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_m/counter_4 to divider_m/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.BQ      Tcko                  0.430   divider_m/counter<6>
                                                       divider_m/counter_4
    SLICE_X19Y18.D2      net (fanout=2)        0.774   divider_m/counter<4>
    SLICE_X19Y18.D       Tilo                  0.259   N12
                                                       divider_m/n0001_inv4_SW0
    SLICE_X21Y18.B5      net (fanout=2)        0.447   N12
    SLICE_X21Y18.B       Tilo                  0.259   divider_m/counter<2>
                                                       divider_m/n0001_inv4
    SLICE_X21Y21.B5      net (fanout=16)       0.711   divider_m/n0001_inv
    SLICE_X21Y21.CLK     Tas                   0.373   divider_m/counter<14>
                                                       divider_m/counter_12_rstpot
                                                       divider_m/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (1.321ns logic, 1.932ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point divider_m/clk_o (SLICE_X18Y20.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider_m/counter_8 (FF)
  Destination:          divider_m/clk_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.073 - 0.075)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider_m/counter_8 to divider_m/clk_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.BQ      Tcko                  0.198   divider_m/counter<10>
                                                       divider_m/counter_8
    SLICE_X18Y20.A2      net (fanout=3)        0.365   divider_m/counter<8>
    SLICE_X18Y20.CLK     Tah         (-Th)    -0.197   divider_m/counter<15>
                                                       divider_m/clk_o_rstpot
                                                       divider_m/clk_o
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.395ns logic, 0.365ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point divider_m/clk_o (SLICE_X18Y20.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider_m/counter_9 (FF)
  Destination:          divider_m/clk_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.073 - 0.075)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider_m/counter_9 to divider_m/clk_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.CQ      Tcko                  0.198   divider_m/counter<10>
                                                       divider_m/counter_9
    SLICE_X18Y20.A1      net (fanout=3)        0.389   divider_m/counter<9>
    SLICE_X18Y20.CLK     Tah         (-Th)    -0.197   divider_m/counter<15>
                                                       divider_m/clk_o_rstpot
                                                       divider_m/clk_o
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.395ns logic, 0.389ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point divider_m/clk_o (SLICE_X18Y20.A5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider_m/counter_7 (FF)
  Destination:          divider_m/clk_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.073 - 0.075)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider_m/counter_7 to divider_m/clk_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.AQ      Tcko                  0.198   divider_m/counter<10>
                                                       divider_m/counter_7
    SLICE_X18Y20.B5      net (fanout=3)        0.173   divider_m/counter<7>
    SLICE_X18Y20.B       Tilo                  0.156   divider_m/counter<15>
                                                       divider_m/n0001_inv4_SW1
    SLICE_X18Y20.A5      net (fanout=1)        0.063   N14
    SLICE_X18Y20.CLK     Tah         (-Th)    -0.197   divider_m/counter<15>
                                                       divider_m/clk_o_rstpot
                                                       divider_m/clk_o
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.551ns logic, 0.236ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider_m/counter_6 (FF)
  Destination:          divider_m/clk_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.073 - 0.077)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider_m/counter_6 to divider_m/clk_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.DQ      Tcko                  0.198   divider_m/counter<6>
                                                       divider_m/counter_6
    SLICE_X18Y20.B3      net (fanout=3)        0.319   divider_m/counter<6>
    SLICE_X18Y20.B       Tilo                  0.156   divider_m/counter<15>
                                                       divider_m/n0001_inv4_SW1
    SLICE_X18Y20.A5      net (fanout=1)        0.063   N14
    SLICE_X18Y20.CLK     Tah         (-Th)    -0.197   divider_m/counter<15>
                                                       divider_m/clk_o_rstpot
                                                       divider_m/clk_o
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.551ns logic, 0.382ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: divider_m/counter<15>/CLK
  Logical resource: divider_m/clk_o/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: divider_m/counter<15>/CLK
  Logical resource: divider_m/counter_15/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_divider_m_clk_o = PERIOD TIMEGRP "divider_m/clk_o" 7440 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 114 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.103ns.
--------------------------------------------------------------------------------

Paths for end point PWM_m/pwm_cnt_5 (SLICE_X16Y5.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     7436.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM_m/pwm_cnt_3 (FF)
  Destination:          PWM_m/pwm_cnt_5 (FF)
  Requirement:          7440.000ns
  Data Path Delay:      2.647ns (Levels of Logic = 2)
  Clock Path Skew:      -0.421ns (0.119 - 0.540)
  Source Clock:         divider_m/clk_o rising at 0.000ns
  Destination Clock:    divider_m/clk_o rising at 7440.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM_m/pwm_cnt_3 to PWM_m/pwm_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.DQ       Tcko                  0.476   PWM_m/pwm_cnt<3>
                                                       PWM_m/pwm_cnt_3
    SLICE_X17Y4.D2       net (fanout=3)        0.745   PWM_m/pwm_cnt<3>
    SLICE_X17Y4.D        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>_SW0
    SLICE_X17Y4.C6       net (fanout=1)        0.143   N4
    SLICE_X17Y4.C        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>
    SLICE_X16Y5.SR       net (fanout=2)        0.336   PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o
    SLICE_X16Y5.CLK      Tsrck                 0.429   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      2.647ns (1.423ns logic, 1.224ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7436.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM_m/pwm_cnt_5 (FF)
  Destination:          PWM_m/pwm_cnt_5 (FF)
  Requirement:          7440.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         divider_m/clk_o rising at 0.000ns
  Destination Clock:    divider_m/clk_o rising at 7440.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM_m/pwm_cnt_5 to PWM_m/pwm_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.BQ       Tcko                  0.476   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_5
    SLICE_X17Y4.C1       net (fanout=4)        1.562   PWM_m/pwm_cnt<5>
    SLICE_X17Y4.C        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>
    SLICE_X16Y5.SR       net (fanout=2)        0.336   PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o
    SLICE_X16Y5.CLK      Tsrck                 0.429   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (1.164ns logic, 1.898ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7437.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM_m/pwm_cnt_7 (FF)
  Destination:          PWM_m/pwm_cnt_5 (FF)
  Requirement:          7440.000ns
  Data Path Delay:      2.493ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         divider_m/clk_o rising at 0.000ns
  Destination Clock:    divider_m/clk_o rising at 7440.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM_m/pwm_cnt_7 to PWM_m/pwm_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.DQ       Tcko                  0.476   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_7
    SLICE_X17Y4.D3       net (fanout=4)        0.591   PWM_m/pwm_cnt<7>
    SLICE_X17Y4.D        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>_SW0
    SLICE_X17Y4.C6       net (fanout=1)        0.143   N4
    SLICE_X17Y4.C        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>
    SLICE_X16Y5.SR       net (fanout=2)        0.336   PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o
    SLICE_X16Y5.CLK      Tsrck                 0.429   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      2.493ns (1.423ns logic, 1.070ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point PWM_m/pwm_cnt_4 (SLICE_X16Y5.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     7436.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM_m/pwm_cnt_3 (FF)
  Destination:          PWM_m/pwm_cnt_4 (FF)
  Requirement:          7440.000ns
  Data Path Delay:      2.636ns (Levels of Logic = 2)
  Clock Path Skew:      -0.421ns (0.119 - 0.540)
  Source Clock:         divider_m/clk_o rising at 0.000ns
  Destination Clock:    divider_m/clk_o rising at 7440.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM_m/pwm_cnt_3 to PWM_m/pwm_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.DQ       Tcko                  0.476   PWM_m/pwm_cnt<3>
                                                       PWM_m/pwm_cnt_3
    SLICE_X17Y4.D2       net (fanout=3)        0.745   PWM_m/pwm_cnt<3>
    SLICE_X17Y4.D        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>_SW0
    SLICE_X17Y4.C6       net (fanout=1)        0.143   N4
    SLICE_X17Y4.C        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>
    SLICE_X16Y5.SR       net (fanout=2)        0.336   PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o
    SLICE_X16Y5.CLK      Tsrck                 0.418   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.636ns (1.412ns logic, 1.224ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7436.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM_m/pwm_cnt_5 (FF)
  Destination:          PWM_m/pwm_cnt_4 (FF)
  Requirement:          7440.000ns
  Data Path Delay:      3.051ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         divider_m/clk_o rising at 0.000ns
  Destination Clock:    divider_m/clk_o rising at 7440.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM_m/pwm_cnt_5 to PWM_m/pwm_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.BQ       Tcko                  0.476   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_5
    SLICE_X17Y4.C1       net (fanout=4)        1.562   PWM_m/pwm_cnt<5>
    SLICE_X17Y4.C        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>
    SLICE_X16Y5.SR       net (fanout=2)        0.336   PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o
    SLICE_X16Y5.CLK      Tsrck                 0.418   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (1.153ns logic, 1.898ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7437.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM_m/pwm_cnt_7 (FF)
  Destination:          PWM_m/pwm_cnt_4 (FF)
  Requirement:          7440.000ns
  Data Path Delay:      2.482ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         divider_m/clk_o rising at 0.000ns
  Destination Clock:    divider_m/clk_o rising at 7440.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM_m/pwm_cnt_7 to PWM_m/pwm_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.DQ       Tcko                  0.476   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_7
    SLICE_X17Y4.D3       net (fanout=4)        0.591   PWM_m/pwm_cnt<7>
    SLICE_X17Y4.D        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>_SW0
    SLICE_X17Y4.C6       net (fanout=1)        0.143   N4
    SLICE_X17Y4.C        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>
    SLICE_X16Y5.SR       net (fanout=2)        0.336   PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o
    SLICE_X16Y5.CLK      Tsrck                 0.418   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.482ns (1.412ns logic, 1.070ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point PWM_m/pwm_cnt_6 (SLICE_X16Y5.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     7436.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM_m/pwm_cnt_3 (FF)
  Destination:          PWM_m/pwm_cnt_6 (FF)
  Requirement:          7440.000ns
  Data Path Delay:      2.613ns (Levels of Logic = 2)
  Clock Path Skew:      -0.421ns (0.119 - 0.540)
  Source Clock:         divider_m/clk_o rising at 0.000ns
  Destination Clock:    divider_m/clk_o rising at 7440.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM_m/pwm_cnt_3 to PWM_m/pwm_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.DQ       Tcko                  0.476   PWM_m/pwm_cnt<3>
                                                       PWM_m/pwm_cnt_3
    SLICE_X17Y4.D2       net (fanout=3)        0.745   PWM_m/pwm_cnt<3>
    SLICE_X17Y4.D        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>_SW0
    SLICE_X17Y4.C6       net (fanout=1)        0.143   N4
    SLICE_X17Y4.C        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>
    SLICE_X16Y5.SR       net (fanout=2)        0.336   PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o
    SLICE_X16Y5.CLK      Tsrck                 0.395   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (1.389ns logic, 1.224ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7436.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM_m/pwm_cnt_5 (FF)
  Destination:          PWM_m/pwm_cnt_6 (FF)
  Requirement:          7440.000ns
  Data Path Delay:      3.028ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         divider_m/clk_o rising at 0.000ns
  Destination Clock:    divider_m/clk_o rising at 7440.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM_m/pwm_cnt_5 to PWM_m/pwm_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.BQ       Tcko                  0.476   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_5
    SLICE_X17Y4.C1       net (fanout=4)        1.562   PWM_m/pwm_cnt<5>
    SLICE_X17Y4.C        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>
    SLICE_X16Y5.SR       net (fanout=2)        0.336   PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o
    SLICE_X16Y5.CLK      Tsrck                 0.395   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      3.028ns (1.130ns logic, 1.898ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7437.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM_m/pwm_cnt_7 (FF)
  Destination:          PWM_m/pwm_cnt_6 (FF)
  Requirement:          7440.000ns
  Data Path Delay:      2.459ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         divider_m/clk_o rising at 0.000ns
  Destination Clock:    divider_m/clk_o rising at 7440.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM_m/pwm_cnt_7 to PWM_m/pwm_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.DQ       Tcko                  0.476   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_7
    SLICE_X17Y4.D3       net (fanout=4)        0.591   PWM_m/pwm_cnt<7>
    SLICE_X17Y4.D        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>_SW0
    SLICE_X17Y4.C6       net (fanout=1)        0.143   N4
    SLICE_X17Y4.C        Tilo                  0.259   N4
                                                       PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o<7>
    SLICE_X16Y5.SR       net (fanout=2)        0.336   PWM_m/pwm_cnt[7]_PWR_4_o_equal_4_o
    SLICE_X16Y5.CLK      Tsrck                 0.395   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (1.389ns logic, 1.070ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_divider_m_clk_o = PERIOD TIMEGRP "divider_m/clk_o" 7440 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point divider_m/clk_o (SLICE_X18Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider_m/clk_o (FF)
  Destination:          divider_m/clk_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 7440.000ns
  Destination Clock:    clk_BUFGP rising at 7440.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider_m/clk_o to divider_m/clk_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.234   divider_m/counter<15>
                                                       divider_m/clk_o
    SLICE_X18Y20.A6      net (fanout=4)        0.026   divider_m/clk_o
    SLICE_X18Y20.CLK     Tah         (-Th)    -0.197   divider_m/counter<15>
                                                       divider_m/clk_o_rstpot
                                                       divider_m/clk_o
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.431ns logic, 0.026ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point PWM_m/pwm_cnt_7 (SLICE_X16Y5.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PWM_m/pwm_cnt_7 (FF)
  Destination:          PWM_m/pwm_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         divider_m/clk_o rising at 7440.000ns
  Destination Clock:    divider_m/clk_o rising at 7440.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PWM_m/pwm_cnt_7 to PWM_m/pwm_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.DQ       Tcko                  0.200   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt_7
    SLICE_X16Y5.D6       net (fanout=4)        0.024   PWM_m/pwm_cnt<7>
    SLICE_X16Y5.CLK      Tah         (-Th)    -0.237   PWM_m/pwm_cnt<7>
                                                       PWM_m/pwm_cnt<7>_rt
                                                       PWM_m/Mcount_pwm_cnt_xor<7>
                                                       PWM_m/pwm_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.437ns logic, 0.024ns route)
                                                       (94.8% logic, 5.2% route)

--------------------------------------------------------------------------------

Paths for end point PWM_m/pwm_cnt_1 (SLICE_X16Y4.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PWM_m/pwm_cnt_1 (FF)
  Destination:          PWM_m/pwm_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         divider_m/clk_o rising at 7440.000ns
  Destination Clock:    divider_m/clk_o rising at 7440.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PWM_m/pwm_cnt_1 to PWM_m/pwm_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.BQ       Tcko                  0.200   PWM_m/pwm_cnt<3>
                                                       PWM_m/pwm_cnt_1
    SLICE_X16Y4.B5       net (fanout=3)        0.086   PWM_m/pwm_cnt<1>
    SLICE_X16Y4.CLK      Tah         (-Th)    -0.234   PWM_m/pwm_cnt<3>
                                                       PWM_m/pwm_cnt<1>_rt
                                                       PWM_m/Mcount_pwm_cnt_cy<3>
                                                       PWM_m/pwm_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.434ns logic, 0.086ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_divider_m_clk_o = PERIOD TIMEGRP "divider_m/clk_o" 7440 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7439.520ns (period - min period limit)
  Period: 7440.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: divider_m/counter<15>/CLK
  Logical resource: divider_m/clk_o/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7439.525ns (period - min period limit)
  Period: 7440.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: PWM_m/pwm_cnt<3>/CLK
  Logical resource: PWM_m/pwm_cnt_0/CK
  Location pin: SLICE_X16Y4.CLK
  Clock network: divider_m/clk_o
--------------------------------------------------------------------------------
Slack: 7439.525ns (period - min period limit)
  Period: 7440.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: PWM_m/pwm_cnt<3>/CLK
  Logical resource: PWM_m/pwm_cnt_1/CK
  Location pin: SLICE_X16Y4.CLK
  Clock network: divider_m/clk_o
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.638|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 522 paths, 0 nets, and 122 connections

Design statistics:
   Minimum period:   3.638ns{1}   (Maximum frequency: 274.876MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 27 23:32:41 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 385 MB



