#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5618004c76f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5618004c4b90 .scope module, "cpu" "cpu" 3 26;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x5618005ccf60_0 .net "alu_input1", 31 0, L_0x561800608460;  1 drivers
v0x5618005cd040_0 .net "alu_input2", 31 0, L_0x561800609170;  1 drivers
o0x7f98a4694948 .functor BUFZ 1, C4<z>; HiZ drive
v0x5618005cd100_0 .net "clk", 0 0, o0x7f98a4694948;  0 drivers
v0x5618005cd1a0_0 .net "ex_alu_result", 31 0, L_0x561800609b60;  1 drivers
v0x5618005cd290_0 .net "ex_branch_target", 31 0, L_0x561800609ce0;  1 drivers
o0x7f98a46949a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5618005cd3a0_0 .net "ex_neg_flag", 0 0, o0x7f98a46949a8;  0 drivers
v0x5618005cd440_0 .net "ex_wb_alu_result", 31 0, v0x5618005b5390_0;  1 drivers
v0x5618005cd570_0 .net "ex_wb_mem_data", 31 0, v0x5618005b5470_0;  1 drivers
v0x5618005cd630_0 .net "ex_wb_mem_to_reg", 0 0, v0x5618005b5550_0;  1 drivers
v0x5618005cd760_0 .net "ex_wb_neg_flag", 0 0, v0x5618005b5610_0;  1 drivers
v0x5618005cd890_0 .net "ex_wb_rd", 5 0, v0x5618005b57b0_0;  1 drivers
v0x5618005cd950_0 .net "ex_wb_reg_write", 0 0, v0x5618005b5890_0;  1 drivers
v0x5618005cd9f0_0 .net "ex_wb_zero_flag", 0 0, v0x5618005b5a30_0;  1 drivers
v0x5618005cdb20_0 .net "ex_write_data", 31 0, L_0x561800609a30;  1 drivers
v0x5618005cdbe0_0 .net "ex_zero_flag", 0 0, L_0x561800609720;  1 drivers
v0x5618005cdc80_0 .net "id_alu_op", 2 0, v0x5618005bb590_0;  1 drivers
v0x5618005cdd40_0 .net "id_alu_src", 0 0, v0x5618005bb670_0;  1 drivers
v0x5618005cdef0_0 .net "id_branch", 0 0, v0x5618005bb740_0;  1 drivers
v0x5618005cdf90_0 .net "id_ex_alu_op", 2 0, v0x5618005b86d0_0;  1 drivers
v0x5618005ce050_0 .net "id_ex_alu_src", 0 0, v0x5618005b87c0_0;  1 drivers
v0x5618005ce0f0_0 .net "id_ex_branch", 0 0, v0x5618005b88b0_0;  1 drivers
v0x5618005ce190_0 .net "id_ex_imm", 31 0, v0x5618005b8950_0;  1 drivers
v0x5618005ce250_0 .net "id_ex_jump", 0 0, v0x5618005b8a60_0;  1 drivers
v0x5618005ce2f0_0 .net "id_ex_mem_to_reg", 0 0, v0x5618005b8b20_0;  1 drivers
v0x5618005ce390_0 .net "id_ex_mem_write", 0 0, v0x5618005b8bc0_0;  1 drivers
v0x5618005ce4c0_0 .net "id_ex_pc", 31 0, v0x5618005b8d00_0;  1 drivers
v0x5618005ce580_0 .net "id_ex_rd", 5 0, v0x5618005b8dc0_0;  1 drivers
v0x5618005ce640_0 .net "id_ex_reg_data1", 31 0, v0x5618005b8e80_0;  1 drivers
v0x5618005ce700_0 .net "id_ex_reg_data2", 31 0, v0x5618005b8f50_0;  1 drivers
v0x5618005ce810_0 .net "id_ex_reg_write", 0 0, v0x5618005b9020_0;  1 drivers
v0x5618005ce900_0 .net "id_ex_rs", 5 0, v0x5618005b90f0_0;  1 drivers
v0x5618005cea10_0 .net "id_ex_rt", 5 0, v0x5618005b91c0_0;  1 drivers
v0x5618005ceb20_0 .net "id_imm", 31 0, v0x5618005bbf40_0;  1 drivers
v0x5618005cedf0_0 .net "id_jump", 0 0, v0x5618005bb840_0;  1 drivers
v0x5618005cee90_0 .net "id_mem_to_reg", 0 0, v0x5618005bb910_0;  1 drivers
v0x5618005cef30_0 .net "id_mem_write", 0 0, v0x5618005bba00_0;  1 drivers
v0x5618005cefd0_0 .net "id_pc", 31 0, L_0x561800606830;  1 drivers
v0x5618005cf0e0_0 .net "id_rd", 5 0, L_0x5618006069c0;  1 drivers
v0x5618005cf1f0_0 .net "id_reg_data1", 31 0, L_0x561800606ef0;  1 drivers
v0x5618005cf2b0_0 .net "id_reg_data2", 31 0, L_0x5618006074a0;  1 drivers
v0x5618005cf370_0 .net "id_reg_write", 0 0, v0x5618005bbb70_0;  1 drivers
v0x5618005cf410_0 .net "id_rs", 5 0, L_0x5618006068a0;  1 drivers
v0x5618005cf520_0 .net "id_rt", 5 0, L_0x561800606930;  1 drivers
v0x5618005cf630_0 .net "if_flush", 0 0, L_0x5618006061e0;  1 drivers
v0x5618005cf720_0 .net "if_id_instr", 31 0, v0x5618005c0550_0;  1 drivers
v0x5618005cf7e0_0 .net "if_id_pc", 31 0, v0x5618005c0740_0;  1 drivers
v0x5618005cf8a0_0 .net "if_instr", 31 0, v0x5618005c1650_0;  1 drivers
v0x5618005cf9b0_0 .net "if_next_pc", 31 0, L_0x561800606000;  1 drivers
v0x5618005cfa70_0 .net "if_pc", 31 0, v0x5618005c59f0_0;  1 drivers
v0x5618005cfb30_0 .net "mem_alu_result", 31 0, L_0x561800609d80;  1 drivers
v0x5618005cfbf0_0 .net "mem_mem_to_reg", 0 0, L_0x56180060a190;  1 drivers
v0x5618005cfce0_0 .net "mem_neg_flag", 0 0, L_0x56180060a060;  1 drivers
v0x5618005cfd80_0 .net "mem_rd", 5 0, L_0x561800609df0;  1 drivers
v0x5618005cfe20_0 .net "mem_read_data", 31 0, v0x5618005ca880_0;  1 drivers
v0x5618005cfee0_0 .net "mem_reg_write", 0 0, L_0x56180060a120;  1 drivers
v0x5618005cff80_0 .net "mem_zero_flag", 0 0, L_0x561800609fa0;  1 drivers
v0x5618005d0020_0 .net "neg_flag", 0 0, L_0x561800609850;  1 drivers
o0x7f98a4694a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5618005d0110_0 .net "rst", 0 0, o0x7f98a4694a98;  0 drivers
v0x5618005d01b0_0 .net "wb_write_data", 31 0, L_0x56180060a430;  1 drivers
v0x5618005d0250_0 .net "wb_write_en", 0 0, L_0x56180060a5f0;  1 drivers
v0x5618005d02f0_0 .net "wb_write_reg", 5 0, L_0x56180060a340;  1 drivers
L_0x561800606300 .part v0x5618005c0550_0, 0, 4;
S_0x561800592de0 .scope module, "EX_STAGE" "ex_stage" 3 201, 4 24 0, S_0x5618004c4b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x56180056b990 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x561800609a30 .functor BUFZ 32, L_0x561800609170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f98a464b378 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5618005b34e0_0 .net/2u *"_ivl_0", 3 0, L_0x7f98a464b378;  1 drivers
v0x5618005b35c0_0 .net *"_ivl_2", 0 0, L_0x5618006098f0;  1 drivers
L_0x7f98a464b3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5618005b3680_0 .net/2u *"_ivl_4", 31 0, L_0x7f98a464b3c0;  1 drivers
v0x5618005b3770_0 .net *"_ivl_6", 31 0, L_0x561800609990;  1 drivers
v0x5618005b3850_0 .net "alu_op", 2 0, v0x5618005b86d0_0;  alias, 1 drivers
v0x5618005b3960_0 .net "alu_operand_b", 31 0, L_0x561800609380;  1 drivers
v0x5618005b3a50_0 .net "alu_result_wire", 31 0, v0x5618005b27d0_0;  1 drivers
v0x5618005b3b10_0 .net "alu_src", 0 0, v0x5618005b87c0_0;  alias, 1 drivers
v0x5618005b3be0_0 .net "ex_alu_result", 31 0, L_0x561800609b60;  alias, 1 drivers
v0x5618005b3d10_0 .net "ex_branch_target", 31 0, L_0x561800609ce0;  alias, 1 drivers
v0x5618005b3e00_0 .net "ex_write_data", 31 0, L_0x561800609a30;  alias, 1 drivers
v0x5618005b3ec0_0 .net "id_ex_imm", 31 0, v0x5618005b8950_0;  alias, 1 drivers
v0x5618005b3f80_0 .net "id_ex_mem_write", 0 0, v0x5618005b8bc0_0;  alias, 1 drivers
o0x7f98a46946a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5618005b4040_0 .net "id_ex_opcode", 3 0, o0x7f98a46946a8;  0 drivers
v0x5618005b4120_0 .net "id_ex_pc", 31 0, v0x5618005b8d00_0;  alias, 1 drivers
v0x5618005b41e0_0 .net "id_ex_reg_data1", 31 0, L_0x561800608460;  alias, 1 drivers
v0x5618005b42b0_0 .net "id_ex_reg_data2", 31 0, L_0x561800609170;  alias, 1 drivers
v0x5618005b4380_0 .net "neg_flag", 0 0, L_0x561800609850;  alias, 1 drivers
v0x5618005b4450_0 .net "zero_flag", 0 0, L_0x561800609720;  alias, 1 drivers
E_0x561800426140 .event anyedge, v0x5618005b31d0_0, v0x5618005b3f80_0;
L_0x5618006098f0 .cmp/eq 4, o0x7f98a46946a8, L_0x7f98a464b378;
L_0x561800609990 .arith/sum 32, v0x5618005b8d00_0, L_0x7f98a464b3c0;
L_0x561800609b60 .functor MUXZ 32, v0x5618005b27d0_0, L_0x561800609990, L_0x5618006098f0, C4<>;
S_0x561800506cf0 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x561800592de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f98a464b330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561800570fa0_0 .net/2u *"_ivl_6", 31 0, L_0x7f98a464b330;  1 drivers
v0x561800574450_0 .net "a", 31 0, L_0x561800608460;  alias, 1 drivers
v0x561800555340_0 .net "alu_control", 2 0, v0x5618005b86d0_0;  alias, 1 drivers
v0x56180050f3a0_0 .net "b", 31 0, L_0x561800609380;  alias, 1 drivers
v0x561800532570_0 .net "cmd_add", 0 0, L_0x5618006094b0;  1 drivers
v0x561800535a20_0 .net "cmd_neg", 0 0, L_0x5618006095e0;  1 drivers
v0x5618005b2650_0 .net "cmd_sub", 0 0, L_0x561800609680;  1 drivers
v0x5618005b2710_0 .net "negative", 0 0, L_0x561800609850;  alias, 1 drivers
v0x5618005b27d0_0 .var "result", 31 0;
v0x5618005b28b0_0 .net "zero", 0 0, L_0x561800609720;  alias, 1 drivers
E_0x5618005b1440 .event anyedge, v0x561800555340_0, v0x561800574450_0, v0x56180050f3a0_0;
L_0x5618006094b0 .part v0x5618005b86d0_0, 2, 1;
L_0x5618006095e0 .part v0x5618005b86d0_0, 1, 1;
L_0x561800609680 .part v0x5618005b86d0_0, 0, 1;
L_0x561800609720 .cmp/eq 32, v0x5618005b27d0_0, L_0x7f98a464b330;
L_0x561800609850 .part v0x5618005b27d0_0, 31, 1;
S_0x5618005b2a70 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x561800592de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x5618005b2c20_0 .net "in0", 31 0, L_0x561800609170;  alias, 1 drivers
v0x5618005b2d00_0 .net "in1", 31 0, v0x5618005b8950_0;  alias, 1 drivers
v0x5618005b2de0_0 .net "out", 31 0, L_0x561800609380;  alias, 1 drivers
v0x5618005b2e80_0 .net "sel", 0 0, v0x5618005b87c0_0;  alias, 1 drivers
L_0x561800609380 .functor MUXZ 32, L_0x561800609170, v0x5618005b8950_0, v0x5618005b87c0_0, C4<>;
S_0x5618005b2fa0 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x561800592de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x5618005b31d0_0 .net "a", 31 0, v0x5618005b8d00_0;  alias, 1 drivers
v0x5618005b32d0_0 .net "b", 31 0, v0x5618005b8950_0;  alias, 1 drivers
v0x5618005b3390_0 .net "out", 31 0, L_0x561800609ce0;  alias, 1 drivers
L_0x561800609ce0 .arith/sum 32, v0x5618005b8d00_0, v0x5618005b8950_0;
S_0x5618005b4660 .scope module, "EX_WB_REG" "exwb" 3 217, 8 23 0, S_0x5618004c4b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x5618005b4a70_0 .net "clk", 0 0, o0x7f98a4694948;  alias, 0 drivers
v0x5618005b4b50_0 .net "ex_alu_result", 31 0, L_0x561800609b60;  alias, 1 drivers
v0x5618005b4c40_0 .net "ex_mem_data", 31 0, L_0x561800609a30;  alias, 1 drivers
v0x5618005b4d40_0 .net "ex_mem_to_reg", 0 0, v0x5618005b8b20_0;  alias, 1 drivers
v0x5618005b4de0_0 .net "ex_neg_flag", 0 0, o0x7f98a46949a8;  alias, 0 drivers
o0x7f98a46949d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5618005b4ed0_0 .net "ex_opcode", 3 0, o0x7f98a46949d8;  0 drivers
v0x5618005b4fb0_0 .net "ex_rd", 5 0, v0x5618005b8dc0_0;  alias, 1 drivers
v0x5618005b5090_0 .net "ex_reg_write", 0 0, v0x5618005b9020_0;  alias, 1 drivers
o0x7f98a4694a68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5618005b5150_0 .net "ex_rt", 5 0, o0x7f98a4694a68;  0 drivers
v0x5618005b5230_0 .net "ex_zero_flag", 0 0, L_0x561800609720;  alias, 1 drivers
v0x5618005b52d0_0 .net "rst", 0 0, o0x7f98a4694a98;  alias, 0 drivers
v0x5618005b5390_0 .var "wb_alu_result", 31 0;
v0x5618005b5470_0 .var "wb_mem_data", 31 0;
v0x5618005b5550_0 .var "wb_mem_to_reg", 0 0;
v0x5618005b5610_0 .var "wb_neg_flag", 0 0;
v0x5618005b56d0_0 .var "wb_opcode", 3 0;
v0x5618005b57b0_0 .var "wb_rd", 5 0;
v0x5618005b5890_0 .var "wb_reg_write", 0 0;
v0x5618005b5950_0 .var "wb_rt", 5 0;
v0x5618005b5a30_0 .var "wb_zero_flag", 0 0;
E_0x561800403a00 .event posedge, v0x5618005b4a70_0;
S_0x5618005b5d70 .scope module, "FORWARD_UNIT" "forwarding" 3 185, 9 27 0, S_0x5618004c4b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x561800607880 .functor AND 1, L_0x561800607750, v0x5618005b5890_0, C4<1>, C4<1>;
L_0x561800607c50 .functor AND 1, L_0x561800607880, L_0x561800607b10, C4<1>, C4<1>;
L_0x561800607ec0 .functor AND 1, L_0x561800607d60, L_0x56180060a120, C4<1>, C4<1>;
L_0x5618006081d0 .functor AND 1, L_0x561800607ec0, L_0x561800608060, C4<1>, C4<1>;
L_0x561800608680 .functor AND 1, L_0x5618006085e0, v0x5618005b5890_0, C4<1>, C4<1>;
L_0x561800608a00 .functor AND 1, L_0x561800608680, L_0x561800608960, C4<1>, C4<1>;
L_0x561800608c20 .functor AND 1, L_0x561800608b10, L_0x56180060a120, C4<1>, C4<1>;
L_0x561800608bb0 .functor AND 1, L_0x561800608c20, L_0x561800608dd0, C4<1>, C4<1>;
v0x5618005b6080_0 .net *"_ivl_0", 0 0, L_0x561800607750;  1 drivers
v0x5618005b6140_0 .net *"_ivl_10", 0 0, L_0x561800607b10;  1 drivers
v0x5618005b6200_0 .net *"_ivl_13", 0 0, L_0x561800607c50;  1 drivers
v0x5618005b62a0_0 .net *"_ivl_14", 0 0, L_0x561800607d60;  1 drivers
v0x5618005b6360_0 .net *"_ivl_17", 0 0, L_0x561800607ec0;  1 drivers
v0x5618005b6470_0 .net *"_ivl_18", 31 0, L_0x561800607fc0;  1 drivers
L_0x7f98a464b180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005b6550_0 .net *"_ivl_21", 25 0, L_0x7f98a464b180;  1 drivers
L_0x7f98a464b1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005b6630_0 .net/2u *"_ivl_22", 31 0, L_0x7f98a464b1c8;  1 drivers
v0x5618005b6710_0 .net *"_ivl_24", 0 0, L_0x561800608060;  1 drivers
v0x5618005b67d0_0 .net *"_ivl_27", 0 0, L_0x5618006081d0;  1 drivers
v0x5618005b6890_0 .net *"_ivl_28", 31 0, L_0x5618006082e0;  1 drivers
v0x5618005b6970_0 .net *"_ivl_3", 0 0, L_0x561800607880;  1 drivers
v0x5618005b6a30_0 .net *"_ivl_32", 0 0, L_0x5618006085e0;  1 drivers
v0x5618005b6af0_0 .net *"_ivl_35", 0 0, L_0x561800608680;  1 drivers
v0x5618005b6bb0_0 .net *"_ivl_36", 31 0, L_0x561800608740;  1 drivers
L_0x7f98a464b210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005b6c90_0 .net *"_ivl_39", 25 0, L_0x7f98a464b210;  1 drivers
v0x5618005b6d70_0 .net *"_ivl_4", 31 0, L_0x5618006079b0;  1 drivers
L_0x7f98a464b258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005b6e50_0 .net/2u *"_ivl_40", 31 0, L_0x7f98a464b258;  1 drivers
v0x5618005b6f30_0 .net *"_ivl_42", 0 0, L_0x561800608960;  1 drivers
v0x5618005b6ff0_0 .net *"_ivl_45", 0 0, L_0x561800608a00;  1 drivers
v0x5618005b70b0_0 .net *"_ivl_46", 0 0, L_0x561800608b10;  1 drivers
v0x5618005b7170_0 .net *"_ivl_49", 0 0, L_0x561800608c20;  1 drivers
v0x5618005b7230_0 .net *"_ivl_50", 31 0, L_0x561800608ce0;  1 drivers
L_0x7f98a464b2a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005b7310_0 .net *"_ivl_53", 25 0, L_0x7f98a464b2a0;  1 drivers
L_0x7f98a464b2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005b73f0_0 .net/2u *"_ivl_54", 31 0, L_0x7f98a464b2e8;  1 drivers
v0x5618005b74d0_0 .net *"_ivl_56", 0 0, L_0x561800608dd0;  1 drivers
v0x5618005b7590_0 .net *"_ivl_59", 0 0, L_0x561800608bb0;  1 drivers
v0x5618005b7650_0 .net *"_ivl_60", 31 0, L_0x561800609080;  1 drivers
L_0x7f98a464b0f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005b7730_0 .net *"_ivl_7", 25 0, L_0x7f98a464b0f0;  1 drivers
L_0x7f98a464b138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005b7810_0 .net/2u *"_ivl_8", 31 0, L_0x7f98a464b138;  1 drivers
v0x5618005b78f0_0 .net "alu_input1", 31 0, L_0x561800608460;  alias, 1 drivers
v0x5618005b79b0_0 .net "alu_input2", 31 0, L_0x561800609170;  alias, 1 drivers
v0x5618005b7ac0_0 .net "ex_wb_alu_result", 31 0, v0x5618005b5390_0;  alias, 1 drivers
v0x5618005b7b80_0 .net "ex_wb_rd", 5 0, v0x5618005b57b0_0;  alias, 1 drivers
v0x5618005b7c20_0 .net "ex_wb_reg_write", 0 0, v0x5618005b5890_0;  alias, 1 drivers
v0x5618005b7cc0_0 .net "id_ex_reg_data1", 31 0, v0x5618005b8e80_0;  alias, 1 drivers
v0x5618005b7d60_0 .net "id_ex_reg_data2", 31 0, v0x5618005b8f50_0;  alias, 1 drivers
v0x5618005b7e40_0 .net "id_ex_rs", 5 0, v0x5618005b90f0_0;  alias, 1 drivers
v0x5618005b7f20_0 .net "id_ex_rt", 5 0, v0x5618005b91c0_0;  alias, 1 drivers
v0x5618005b8000_0 .net "mem_alu_result", 31 0, L_0x561800609d80;  alias, 1 drivers
v0x5618005b80e0_0 .net "mem_rd", 5 0, L_0x561800609df0;  alias, 1 drivers
v0x5618005b81c0_0 .net "mem_reg_write", 0 0, L_0x56180060a120;  alias, 1 drivers
L_0x561800607750 .cmp/eq 6, v0x5618005b90f0_0, v0x5618005b57b0_0;
L_0x5618006079b0 .concat [ 6 26 0 0], v0x5618005b90f0_0, L_0x7f98a464b0f0;
L_0x561800607b10 .cmp/ne 32, L_0x5618006079b0, L_0x7f98a464b138;
L_0x561800607d60 .cmp/eq 6, v0x5618005b90f0_0, L_0x561800609df0;
L_0x561800607fc0 .concat [ 6 26 0 0], v0x5618005b90f0_0, L_0x7f98a464b180;
L_0x561800608060 .cmp/ne 32, L_0x561800607fc0, L_0x7f98a464b1c8;
L_0x5618006082e0 .functor MUXZ 32, v0x5618005b8e80_0, L_0x561800609d80, L_0x5618006081d0, C4<>;
L_0x561800608460 .functor MUXZ 32, L_0x5618006082e0, v0x5618005b5390_0, L_0x561800607c50, C4<>;
L_0x5618006085e0 .cmp/eq 6, v0x5618005b91c0_0, v0x5618005b57b0_0;
L_0x561800608740 .concat [ 6 26 0 0], v0x5618005b91c0_0, L_0x7f98a464b210;
L_0x561800608960 .cmp/ne 32, L_0x561800608740, L_0x7f98a464b258;
L_0x561800608b10 .cmp/eq 6, v0x5618005b91c0_0, L_0x561800609df0;
L_0x561800608ce0 .concat [ 6 26 0 0], v0x5618005b91c0_0, L_0x7f98a464b2a0;
L_0x561800608dd0 .cmp/ne 32, L_0x561800608ce0, L_0x7f98a464b2e8;
L_0x561800609080 .functor MUXZ 32, v0x5618005b8f50_0, L_0x561800609d80, L_0x561800608bb0, C4<>;
L_0x561800609170 .functor MUXZ 32, L_0x561800609080, v0x5618005b5390_0, L_0x561800608a00, C4<>;
S_0x5618005b8400 .scope module, "ID_EX_REG" "idex" 3 151, 10 23 0, S_0x5618004c4b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x5618005b85e0_0 .net "clk", 0 0, o0x7f98a4694948;  alias, 0 drivers
v0x5618005b86d0_0 .var "ex_alu_op", 2 0;
v0x5618005b87c0_0 .var "ex_alu_src", 0 0;
v0x5618005b88b0_0 .var "ex_branch", 0 0;
v0x5618005b8950_0 .var "ex_imm", 31 0;
v0x5618005b8a60_0 .var "ex_jump", 0 0;
v0x5618005b8b20_0 .var "ex_mem_to_reg", 0 0;
v0x5618005b8bc0_0 .var "ex_mem_write", 0 0;
v0x5618005b8c60_0 .var "ex_opcode", 3 0;
v0x5618005b8d00_0 .var "ex_pc", 31 0;
v0x5618005b8dc0_0 .var "ex_rd", 5 0;
v0x5618005b8e80_0 .var "ex_reg_data1", 31 0;
v0x5618005b8f50_0 .var "ex_reg_data2", 31 0;
v0x5618005b9020_0 .var "ex_reg_write", 0 0;
v0x5618005b90f0_0 .var "ex_rs", 5 0;
v0x5618005b91c0_0 .var "ex_rt", 5 0;
v0x5618005b9290_0 .net "id_alu_op", 2 0, v0x5618005bb590_0;  alias, 1 drivers
v0x5618005b9440_0 .net "id_alu_src", 0 0, v0x5618005bb670_0;  alias, 1 drivers
v0x5618005b9500_0 .net "id_branch", 0 0, v0x5618005bb740_0;  alias, 1 drivers
v0x5618005b95c0_0 .net "id_imm", 31 0, v0x5618005bbf40_0;  alias, 1 drivers
v0x5618005b96a0_0 .net "id_jump", 0 0, v0x5618005bb840_0;  alias, 1 drivers
v0x5618005b9760_0 .net "id_mem_to_reg", 0 0, v0x5618005bb910_0;  alias, 1 drivers
v0x5618005b9820_0 .net "id_mem_write", 0 0, v0x5618005bba00_0;  alias, 1 drivers
o0x7f98a4695b48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5618005b98e0_0 .net "id_opcode", 3 0, o0x7f98a4695b48;  0 drivers
v0x5618005b99c0_0 .net "id_pc", 31 0, L_0x561800606830;  alias, 1 drivers
v0x5618005b9aa0_0 .net "id_rd", 5 0, L_0x5618006069c0;  alias, 1 drivers
v0x5618005b9b80_0 .net "id_reg_data1", 31 0, L_0x561800606ef0;  alias, 1 drivers
v0x5618005b9c60_0 .net "id_reg_data2", 31 0, L_0x5618006074a0;  alias, 1 drivers
v0x5618005b9d40_0 .net "id_reg_write", 0 0, v0x5618005bbb70_0;  alias, 1 drivers
v0x5618005b9e00_0 .net "id_rs", 5 0, L_0x5618006068a0;  alias, 1 drivers
v0x5618005b9ee0_0 .net "id_rt", 5 0, L_0x561800606930;  alias, 1 drivers
v0x5618005b9fc0_0 .net "rst", 0 0, o0x7f98a4694a98;  alias, 0 drivers
S_0x5618005ba580 .scope module, "ID_STAGE" "id_stage" 3 126, 11 23 0, S_0x5618004c4b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x561800606830 .functor BUFZ 32, v0x5618005c0740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5618006068a0 .functor BUFZ 6, L_0x561800606510, C4<000000>, C4<000000>, C4<000000>;
L_0x561800606930 .functor BUFZ 6, L_0x5618006065b0, C4<000000>, C4<000000>, C4<000000>;
L_0x5618006069c0 .functor BUFZ 6, L_0x561800606650, C4<000000>, C4<000000>, C4<000000>;
L_0x561800606a80 .functor BUFZ 4, L_0x561800606450, C4<0000>, C4<0000>, C4<0000>;
v0x5618005be750_0 .net "clk", 0 0, o0x7f98a4694948;  alias, 0 drivers
v0x5618005be810_0 .net "id_alu_op", 2 0, v0x5618005bb590_0;  alias, 1 drivers
v0x5618005be920_0 .net "id_alu_src", 0 0, v0x5618005bb670_0;  alias, 1 drivers
v0x5618005bea10_0 .net "id_branch", 0 0, v0x5618005bb740_0;  alias, 1 drivers
v0x5618005beb00_0 .net "id_imm", 31 0, v0x5618005bbf40_0;  alias, 1 drivers
v0x5618005bec40_0 .net "id_jump", 0 0, v0x5618005bb840_0;  alias, 1 drivers
v0x5618005bed30_0 .net "id_mem_to_reg", 0 0, v0x5618005bb910_0;  alias, 1 drivers
v0x5618005bee20_0 .net "id_mem_write", 0 0, v0x5618005bba00_0;  alias, 1 drivers
v0x5618005bef10_0 .net "id_opcode", 3 0, L_0x561800606a80;  1 drivers
v0x5618005beff0_0 .net "id_pc", 31 0, L_0x561800606830;  alias, 1 drivers
v0x5618005bf0b0_0 .net "id_rd", 5 0, L_0x5618006069c0;  alias, 1 drivers
v0x5618005bf150_0 .net "id_reg_data1", 31 0, L_0x561800606ef0;  alias, 1 drivers
v0x5618005bf1f0_0 .net "id_reg_data2", 31 0, L_0x5618006074a0;  alias, 1 drivers
v0x5618005bf300_0 .net "id_reg_write", 0 0, v0x5618005bbb70_0;  alias, 1 drivers
v0x5618005bf3f0_0 .net "id_rs", 5 0, L_0x5618006068a0;  alias, 1 drivers
v0x5618005bf4b0_0 .net "id_rt", 5 0, L_0x561800606930;  alias, 1 drivers
v0x5618005bf550_0 .net "if_id_instr", 31 0, v0x5618005c0550_0;  alias, 1 drivers
v0x5618005bf700_0 .net "if_id_pc", 31 0, v0x5618005c0740_0;  alias, 1 drivers
v0x5618005bf7c0_0 .net "opcode", 3 0, L_0x561800606450;  1 drivers
v0x5618005bf880_0 .net "rd", 5 0, L_0x561800606650;  1 drivers
v0x5618005bf940_0 .net "rs", 5 0, L_0x561800606510;  1 drivers
v0x5618005bfa00_0 .net "rst", 0 0, o0x7f98a4694a98;  alias, 0 drivers
v0x5618005bfaa0_0 .net "rt", 5 0, L_0x5618006065b0;  1 drivers
v0x5618005bfb40_0 .net "wb_reg_write", 0 0, L_0x56180060a5f0;  alias, 1 drivers
v0x5618005bfbe0_0 .net "wb_write_data", 31 0, L_0x56180060a430;  alias, 1 drivers
v0x5618005bfc80_0 .net "wb_write_reg", 5 0, L_0x56180060a340;  alias, 1 drivers
E_0x5618005ba9d0 .event anyedge, v0x5618005bbad0_0, v0x5618005bc050_0, v0x5618005bf880_0;
L_0x561800606450 .part v0x5618005c0550_0, 0, 4;
L_0x561800606510 .part v0x5618005c0550_0, 10, 6;
L_0x5618006065b0 .part v0x5618005c0550_0, 4, 6;
L_0x561800606650 .part v0x5618005c0550_0, 16, 6;
S_0x5618005baa50 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x5618005ba580;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x5618005bac50 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x5618005bac90 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x5618005bacd0 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x5618005bad10 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x5618005bad50 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x5618005bad90 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x5618005badd0 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x5618005bae10 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x5618005bae50 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x5618005bae90 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x5618005baed0 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x5618005bb590_0 .var "alu_op", 2 0;
v0x5618005bb670_0 .var "alu_src", 0 0;
v0x5618005bb740_0 .var "branch", 0 0;
v0x5618005bb840_0 .var "jump", 0 0;
v0x5618005bb910_0 .var "mem_to_reg", 0 0;
v0x5618005bba00_0 .var "mem_write", 0 0;
v0x5618005bbad0_0 .net "opcode", 3 0, L_0x561800606450;  alias, 1 drivers
v0x5618005bbb70_0 .var "reg_write", 0 0;
E_0x5618005bb530 .event anyedge, v0x5618005bbad0_0;
S_0x5618005bbcd0 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x5618005ba580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x5618005bbf40_0 .var "imm_out", 31 0;
v0x5618005bc050_0 .net "instruction", 31 0, v0x5618005c0550_0;  alias, 1 drivers
E_0x5618005bbec0 .event anyedge, v0x5618005bc050_0;
S_0x5618005bc170 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x5618005ba580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x561800606cb0 .functor AND 1, L_0x56180060a5f0, L_0x561800606af0, C4<1>, C4<1>;
L_0x561800607260 .functor AND 1, L_0x56180060a5f0, L_0x561800607130, C4<1>, C4<1>;
v0x5618005bd870_1 .array/port v0x5618005bd870, 1;
L_0x561800607670 .functor BUFZ 32, v0x5618005bd870_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5618005bd870_2 .array/port v0x5618005bd870, 2;
L_0x5618006076e0 .functor BUFZ 32, v0x5618005bd870_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5618005bc7a0_0 .net *"_ivl_0", 0 0, L_0x561800606af0;  1 drivers
v0x5618005bc880_0 .net *"_ivl_12", 0 0, L_0x561800607130;  1 drivers
v0x5618005bc940_0 .net *"_ivl_15", 0 0, L_0x561800607260;  1 drivers
v0x5618005bca10_0 .net *"_ivl_16", 31 0, L_0x5618006072d0;  1 drivers
v0x5618005bcaf0_0 .net *"_ivl_18", 7 0, L_0x5618006073b0;  1 drivers
L_0x7f98a464b0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5618005bcc20_0 .net *"_ivl_21", 1 0, L_0x7f98a464b0a8;  1 drivers
v0x5618005bcd00_0 .net *"_ivl_3", 0 0, L_0x561800606cb0;  1 drivers
v0x5618005bcdc0_0 .net *"_ivl_4", 31 0, L_0x561800606db0;  1 drivers
v0x5618005bcea0_0 .net *"_ivl_6", 7 0, L_0x561800606e50;  1 drivers
L_0x7f98a464b060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5618005bcf80_0 .net *"_ivl_9", 1 0, L_0x7f98a464b060;  1 drivers
v0x5618005bd060_0 .net "clk", 0 0, o0x7f98a4694948;  alias, 0 drivers
v0x5618005bd100_0 .net "debug_r1", 31 0, L_0x561800607670;  1 drivers
v0x5618005bd1e0_0 .net "debug_r2", 31 0, L_0x5618006076e0;  1 drivers
v0x5618005bd2c0_0 .var/i "i", 31 0;
v0x5618005bd3a0_0 .net "read_data1", 31 0, L_0x561800606ef0;  alias, 1 drivers
v0x5618005bd460_0 .net "read_data2", 31 0, L_0x5618006074a0;  alias, 1 drivers
v0x5618005bd500_0 .net "read_reg1", 5 0, L_0x561800606510;  alias, 1 drivers
v0x5618005bd6d0_0 .net "read_reg2", 5 0, L_0x5618006065b0;  alias, 1 drivers
v0x5618005bd7b0_0 .net "reg_write_en", 0 0, L_0x56180060a5f0;  alias, 1 drivers
v0x5618005bd870 .array "registers", 63 0, 31 0;
v0x5618005be340_0 .net "rst", 0 0, o0x7f98a4694a98;  alias, 0 drivers
v0x5618005be430_0 .net "write_data", 31 0, L_0x56180060a430;  alias, 1 drivers
v0x5618005be510_0 .net "write_reg", 5 0, L_0x56180060a340;  alias, 1 drivers
E_0x5618005bc380 .event posedge, v0x5618005b52d0_0, v0x5618005b4a70_0;
L_0x561800606af0 .cmp/eq 6, L_0x56180060a340, L_0x561800606510;
L_0x561800606db0 .array/port v0x5618005bd870, L_0x561800606e50;
L_0x561800606e50 .concat [ 6 2 0 0], L_0x561800606510, L_0x7f98a464b060;
L_0x561800606ef0 .functor MUXZ 32, L_0x561800606db0, L_0x56180060a430, L_0x561800606cb0, C4<>;
L_0x561800607130 .cmp/eq 6, L_0x56180060a340, L_0x5618006065b0;
L_0x5618006072d0 .array/port v0x5618005bd870, L_0x5618006073b0;
L_0x5618006073b0 .concat [ 6 2 0 0], L_0x5618006065b0, L_0x7f98a464b0a8;
L_0x5618006074a0 .functor MUXZ 32, L_0x5618006072d0, L_0x56180060a430, L_0x561800607260, C4<>;
S_0x5618005bc3c0 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x5618005bc170;
 .timescale -9 -12;
v0x5618005bc5c0_0 .var "reg_index", 5 0;
v0x5618005bc6c0_0 .var "reg_value", 31 0;
TD_cpu.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x5618005bc6c0_0;
    %load/vec4 v0x5618005bc5c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x5618005bd870, 4, 0;
    %end;
S_0x5618005bffa0 .scope module, "IF_ID_REG" "ifid" 3 116, 15 23 0, S_0x5618004c4b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x5618005c02e0_0 .net "clk", 0 0, o0x7f98a4694948;  alias, 0 drivers
v0x5618005c03a0_0 .net "flush", 0 0, L_0x5618006061e0;  alias, 1 drivers
v0x5618005c0460_0 .net "instr_in", 31 0, v0x5618005c1650_0;  alias, 1 drivers
v0x5618005c0550_0 .var "instr_out", 31 0;
v0x5618005c0610_0 .net "pc_in", 31 0, v0x5618005c59f0_0;  alias, 1 drivers
v0x5618005c0740_0 .var "pc_out", 31 0;
E_0x5618005c0260 .event negedge, v0x5618005b4a70_0;
S_0x5618005c08e0 .scope module, "IF_IMEM_INST" "im" 3 111, 16 22 0, S_0x5618004c4b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x5618005c0ac0 .param/l "MEM_SIZE" 0 16 26, +C4<00000000000000000000000100000000>;
v0x5618005c1480_0 .net "address", 31 0, v0x5618005c59f0_0;  alias, 1 drivers
v0x5618005c1590_0 .var/i "i", 31 0;
v0x5618005c1650_0 .var "instruction", 31 0;
v0x5618005c1750 .array "mem", 255 0, 31 0;
v0x5618005c1750_0 .array/port v0x5618005c1750, 0;
v0x5618005c1750_1 .array/port v0x5618005c1750, 1;
v0x5618005c1750_2 .array/port v0x5618005c1750, 2;
E_0x5618005c0c10/0 .event anyedge, v0x5618005c0610_0, v0x5618005c1750_0, v0x5618005c1750_1, v0x5618005c1750_2;
v0x5618005c1750_3 .array/port v0x5618005c1750, 3;
v0x5618005c1750_4 .array/port v0x5618005c1750, 4;
v0x5618005c1750_5 .array/port v0x5618005c1750, 5;
v0x5618005c1750_6 .array/port v0x5618005c1750, 6;
E_0x5618005c0c10/1 .event anyedge, v0x5618005c1750_3, v0x5618005c1750_4, v0x5618005c1750_5, v0x5618005c1750_6;
v0x5618005c1750_7 .array/port v0x5618005c1750, 7;
v0x5618005c1750_8 .array/port v0x5618005c1750, 8;
v0x5618005c1750_9 .array/port v0x5618005c1750, 9;
v0x5618005c1750_10 .array/port v0x5618005c1750, 10;
E_0x5618005c0c10/2 .event anyedge, v0x5618005c1750_7, v0x5618005c1750_8, v0x5618005c1750_9, v0x5618005c1750_10;
v0x5618005c1750_11 .array/port v0x5618005c1750, 11;
v0x5618005c1750_12 .array/port v0x5618005c1750, 12;
v0x5618005c1750_13 .array/port v0x5618005c1750, 13;
v0x5618005c1750_14 .array/port v0x5618005c1750, 14;
E_0x5618005c0c10/3 .event anyedge, v0x5618005c1750_11, v0x5618005c1750_12, v0x5618005c1750_13, v0x5618005c1750_14;
v0x5618005c1750_15 .array/port v0x5618005c1750, 15;
v0x5618005c1750_16 .array/port v0x5618005c1750, 16;
v0x5618005c1750_17 .array/port v0x5618005c1750, 17;
v0x5618005c1750_18 .array/port v0x5618005c1750, 18;
E_0x5618005c0c10/4 .event anyedge, v0x5618005c1750_15, v0x5618005c1750_16, v0x5618005c1750_17, v0x5618005c1750_18;
v0x5618005c1750_19 .array/port v0x5618005c1750, 19;
v0x5618005c1750_20 .array/port v0x5618005c1750, 20;
v0x5618005c1750_21 .array/port v0x5618005c1750, 21;
v0x5618005c1750_22 .array/port v0x5618005c1750, 22;
E_0x5618005c0c10/5 .event anyedge, v0x5618005c1750_19, v0x5618005c1750_20, v0x5618005c1750_21, v0x5618005c1750_22;
v0x5618005c1750_23 .array/port v0x5618005c1750, 23;
v0x5618005c1750_24 .array/port v0x5618005c1750, 24;
v0x5618005c1750_25 .array/port v0x5618005c1750, 25;
v0x5618005c1750_26 .array/port v0x5618005c1750, 26;
E_0x5618005c0c10/6 .event anyedge, v0x5618005c1750_23, v0x5618005c1750_24, v0x5618005c1750_25, v0x5618005c1750_26;
v0x5618005c1750_27 .array/port v0x5618005c1750, 27;
v0x5618005c1750_28 .array/port v0x5618005c1750, 28;
v0x5618005c1750_29 .array/port v0x5618005c1750, 29;
v0x5618005c1750_30 .array/port v0x5618005c1750, 30;
E_0x5618005c0c10/7 .event anyedge, v0x5618005c1750_27, v0x5618005c1750_28, v0x5618005c1750_29, v0x5618005c1750_30;
v0x5618005c1750_31 .array/port v0x5618005c1750, 31;
v0x5618005c1750_32 .array/port v0x5618005c1750, 32;
v0x5618005c1750_33 .array/port v0x5618005c1750, 33;
v0x5618005c1750_34 .array/port v0x5618005c1750, 34;
E_0x5618005c0c10/8 .event anyedge, v0x5618005c1750_31, v0x5618005c1750_32, v0x5618005c1750_33, v0x5618005c1750_34;
v0x5618005c1750_35 .array/port v0x5618005c1750, 35;
v0x5618005c1750_36 .array/port v0x5618005c1750, 36;
v0x5618005c1750_37 .array/port v0x5618005c1750, 37;
v0x5618005c1750_38 .array/port v0x5618005c1750, 38;
E_0x5618005c0c10/9 .event anyedge, v0x5618005c1750_35, v0x5618005c1750_36, v0x5618005c1750_37, v0x5618005c1750_38;
v0x5618005c1750_39 .array/port v0x5618005c1750, 39;
v0x5618005c1750_40 .array/port v0x5618005c1750, 40;
v0x5618005c1750_41 .array/port v0x5618005c1750, 41;
v0x5618005c1750_42 .array/port v0x5618005c1750, 42;
E_0x5618005c0c10/10 .event anyedge, v0x5618005c1750_39, v0x5618005c1750_40, v0x5618005c1750_41, v0x5618005c1750_42;
v0x5618005c1750_43 .array/port v0x5618005c1750, 43;
v0x5618005c1750_44 .array/port v0x5618005c1750, 44;
v0x5618005c1750_45 .array/port v0x5618005c1750, 45;
v0x5618005c1750_46 .array/port v0x5618005c1750, 46;
E_0x5618005c0c10/11 .event anyedge, v0x5618005c1750_43, v0x5618005c1750_44, v0x5618005c1750_45, v0x5618005c1750_46;
v0x5618005c1750_47 .array/port v0x5618005c1750, 47;
v0x5618005c1750_48 .array/port v0x5618005c1750, 48;
v0x5618005c1750_49 .array/port v0x5618005c1750, 49;
v0x5618005c1750_50 .array/port v0x5618005c1750, 50;
E_0x5618005c0c10/12 .event anyedge, v0x5618005c1750_47, v0x5618005c1750_48, v0x5618005c1750_49, v0x5618005c1750_50;
v0x5618005c1750_51 .array/port v0x5618005c1750, 51;
v0x5618005c1750_52 .array/port v0x5618005c1750, 52;
v0x5618005c1750_53 .array/port v0x5618005c1750, 53;
v0x5618005c1750_54 .array/port v0x5618005c1750, 54;
E_0x5618005c0c10/13 .event anyedge, v0x5618005c1750_51, v0x5618005c1750_52, v0x5618005c1750_53, v0x5618005c1750_54;
v0x5618005c1750_55 .array/port v0x5618005c1750, 55;
v0x5618005c1750_56 .array/port v0x5618005c1750, 56;
v0x5618005c1750_57 .array/port v0x5618005c1750, 57;
v0x5618005c1750_58 .array/port v0x5618005c1750, 58;
E_0x5618005c0c10/14 .event anyedge, v0x5618005c1750_55, v0x5618005c1750_56, v0x5618005c1750_57, v0x5618005c1750_58;
v0x5618005c1750_59 .array/port v0x5618005c1750, 59;
v0x5618005c1750_60 .array/port v0x5618005c1750, 60;
v0x5618005c1750_61 .array/port v0x5618005c1750, 61;
v0x5618005c1750_62 .array/port v0x5618005c1750, 62;
E_0x5618005c0c10/15 .event anyedge, v0x5618005c1750_59, v0x5618005c1750_60, v0x5618005c1750_61, v0x5618005c1750_62;
v0x5618005c1750_63 .array/port v0x5618005c1750, 63;
v0x5618005c1750_64 .array/port v0x5618005c1750, 64;
v0x5618005c1750_65 .array/port v0x5618005c1750, 65;
v0x5618005c1750_66 .array/port v0x5618005c1750, 66;
E_0x5618005c0c10/16 .event anyedge, v0x5618005c1750_63, v0x5618005c1750_64, v0x5618005c1750_65, v0x5618005c1750_66;
v0x5618005c1750_67 .array/port v0x5618005c1750, 67;
v0x5618005c1750_68 .array/port v0x5618005c1750, 68;
v0x5618005c1750_69 .array/port v0x5618005c1750, 69;
v0x5618005c1750_70 .array/port v0x5618005c1750, 70;
E_0x5618005c0c10/17 .event anyedge, v0x5618005c1750_67, v0x5618005c1750_68, v0x5618005c1750_69, v0x5618005c1750_70;
v0x5618005c1750_71 .array/port v0x5618005c1750, 71;
v0x5618005c1750_72 .array/port v0x5618005c1750, 72;
v0x5618005c1750_73 .array/port v0x5618005c1750, 73;
v0x5618005c1750_74 .array/port v0x5618005c1750, 74;
E_0x5618005c0c10/18 .event anyedge, v0x5618005c1750_71, v0x5618005c1750_72, v0x5618005c1750_73, v0x5618005c1750_74;
v0x5618005c1750_75 .array/port v0x5618005c1750, 75;
v0x5618005c1750_76 .array/port v0x5618005c1750, 76;
v0x5618005c1750_77 .array/port v0x5618005c1750, 77;
v0x5618005c1750_78 .array/port v0x5618005c1750, 78;
E_0x5618005c0c10/19 .event anyedge, v0x5618005c1750_75, v0x5618005c1750_76, v0x5618005c1750_77, v0x5618005c1750_78;
v0x5618005c1750_79 .array/port v0x5618005c1750, 79;
v0x5618005c1750_80 .array/port v0x5618005c1750, 80;
v0x5618005c1750_81 .array/port v0x5618005c1750, 81;
v0x5618005c1750_82 .array/port v0x5618005c1750, 82;
E_0x5618005c0c10/20 .event anyedge, v0x5618005c1750_79, v0x5618005c1750_80, v0x5618005c1750_81, v0x5618005c1750_82;
v0x5618005c1750_83 .array/port v0x5618005c1750, 83;
v0x5618005c1750_84 .array/port v0x5618005c1750, 84;
v0x5618005c1750_85 .array/port v0x5618005c1750, 85;
v0x5618005c1750_86 .array/port v0x5618005c1750, 86;
E_0x5618005c0c10/21 .event anyedge, v0x5618005c1750_83, v0x5618005c1750_84, v0x5618005c1750_85, v0x5618005c1750_86;
v0x5618005c1750_87 .array/port v0x5618005c1750, 87;
v0x5618005c1750_88 .array/port v0x5618005c1750, 88;
v0x5618005c1750_89 .array/port v0x5618005c1750, 89;
v0x5618005c1750_90 .array/port v0x5618005c1750, 90;
E_0x5618005c0c10/22 .event anyedge, v0x5618005c1750_87, v0x5618005c1750_88, v0x5618005c1750_89, v0x5618005c1750_90;
v0x5618005c1750_91 .array/port v0x5618005c1750, 91;
v0x5618005c1750_92 .array/port v0x5618005c1750, 92;
v0x5618005c1750_93 .array/port v0x5618005c1750, 93;
v0x5618005c1750_94 .array/port v0x5618005c1750, 94;
E_0x5618005c0c10/23 .event anyedge, v0x5618005c1750_91, v0x5618005c1750_92, v0x5618005c1750_93, v0x5618005c1750_94;
v0x5618005c1750_95 .array/port v0x5618005c1750, 95;
v0x5618005c1750_96 .array/port v0x5618005c1750, 96;
v0x5618005c1750_97 .array/port v0x5618005c1750, 97;
v0x5618005c1750_98 .array/port v0x5618005c1750, 98;
E_0x5618005c0c10/24 .event anyedge, v0x5618005c1750_95, v0x5618005c1750_96, v0x5618005c1750_97, v0x5618005c1750_98;
v0x5618005c1750_99 .array/port v0x5618005c1750, 99;
v0x5618005c1750_100 .array/port v0x5618005c1750, 100;
v0x5618005c1750_101 .array/port v0x5618005c1750, 101;
v0x5618005c1750_102 .array/port v0x5618005c1750, 102;
E_0x5618005c0c10/25 .event anyedge, v0x5618005c1750_99, v0x5618005c1750_100, v0x5618005c1750_101, v0x5618005c1750_102;
v0x5618005c1750_103 .array/port v0x5618005c1750, 103;
v0x5618005c1750_104 .array/port v0x5618005c1750, 104;
v0x5618005c1750_105 .array/port v0x5618005c1750, 105;
v0x5618005c1750_106 .array/port v0x5618005c1750, 106;
E_0x5618005c0c10/26 .event anyedge, v0x5618005c1750_103, v0x5618005c1750_104, v0x5618005c1750_105, v0x5618005c1750_106;
v0x5618005c1750_107 .array/port v0x5618005c1750, 107;
v0x5618005c1750_108 .array/port v0x5618005c1750, 108;
v0x5618005c1750_109 .array/port v0x5618005c1750, 109;
v0x5618005c1750_110 .array/port v0x5618005c1750, 110;
E_0x5618005c0c10/27 .event anyedge, v0x5618005c1750_107, v0x5618005c1750_108, v0x5618005c1750_109, v0x5618005c1750_110;
v0x5618005c1750_111 .array/port v0x5618005c1750, 111;
v0x5618005c1750_112 .array/port v0x5618005c1750, 112;
v0x5618005c1750_113 .array/port v0x5618005c1750, 113;
v0x5618005c1750_114 .array/port v0x5618005c1750, 114;
E_0x5618005c0c10/28 .event anyedge, v0x5618005c1750_111, v0x5618005c1750_112, v0x5618005c1750_113, v0x5618005c1750_114;
v0x5618005c1750_115 .array/port v0x5618005c1750, 115;
v0x5618005c1750_116 .array/port v0x5618005c1750, 116;
v0x5618005c1750_117 .array/port v0x5618005c1750, 117;
v0x5618005c1750_118 .array/port v0x5618005c1750, 118;
E_0x5618005c0c10/29 .event anyedge, v0x5618005c1750_115, v0x5618005c1750_116, v0x5618005c1750_117, v0x5618005c1750_118;
v0x5618005c1750_119 .array/port v0x5618005c1750, 119;
v0x5618005c1750_120 .array/port v0x5618005c1750, 120;
v0x5618005c1750_121 .array/port v0x5618005c1750, 121;
v0x5618005c1750_122 .array/port v0x5618005c1750, 122;
E_0x5618005c0c10/30 .event anyedge, v0x5618005c1750_119, v0x5618005c1750_120, v0x5618005c1750_121, v0x5618005c1750_122;
v0x5618005c1750_123 .array/port v0x5618005c1750, 123;
v0x5618005c1750_124 .array/port v0x5618005c1750, 124;
v0x5618005c1750_125 .array/port v0x5618005c1750, 125;
v0x5618005c1750_126 .array/port v0x5618005c1750, 126;
E_0x5618005c0c10/31 .event anyedge, v0x5618005c1750_123, v0x5618005c1750_124, v0x5618005c1750_125, v0x5618005c1750_126;
v0x5618005c1750_127 .array/port v0x5618005c1750, 127;
v0x5618005c1750_128 .array/port v0x5618005c1750, 128;
v0x5618005c1750_129 .array/port v0x5618005c1750, 129;
v0x5618005c1750_130 .array/port v0x5618005c1750, 130;
E_0x5618005c0c10/32 .event anyedge, v0x5618005c1750_127, v0x5618005c1750_128, v0x5618005c1750_129, v0x5618005c1750_130;
v0x5618005c1750_131 .array/port v0x5618005c1750, 131;
v0x5618005c1750_132 .array/port v0x5618005c1750, 132;
v0x5618005c1750_133 .array/port v0x5618005c1750, 133;
v0x5618005c1750_134 .array/port v0x5618005c1750, 134;
E_0x5618005c0c10/33 .event anyedge, v0x5618005c1750_131, v0x5618005c1750_132, v0x5618005c1750_133, v0x5618005c1750_134;
v0x5618005c1750_135 .array/port v0x5618005c1750, 135;
v0x5618005c1750_136 .array/port v0x5618005c1750, 136;
v0x5618005c1750_137 .array/port v0x5618005c1750, 137;
v0x5618005c1750_138 .array/port v0x5618005c1750, 138;
E_0x5618005c0c10/34 .event anyedge, v0x5618005c1750_135, v0x5618005c1750_136, v0x5618005c1750_137, v0x5618005c1750_138;
v0x5618005c1750_139 .array/port v0x5618005c1750, 139;
v0x5618005c1750_140 .array/port v0x5618005c1750, 140;
v0x5618005c1750_141 .array/port v0x5618005c1750, 141;
v0x5618005c1750_142 .array/port v0x5618005c1750, 142;
E_0x5618005c0c10/35 .event anyedge, v0x5618005c1750_139, v0x5618005c1750_140, v0x5618005c1750_141, v0x5618005c1750_142;
v0x5618005c1750_143 .array/port v0x5618005c1750, 143;
v0x5618005c1750_144 .array/port v0x5618005c1750, 144;
v0x5618005c1750_145 .array/port v0x5618005c1750, 145;
v0x5618005c1750_146 .array/port v0x5618005c1750, 146;
E_0x5618005c0c10/36 .event anyedge, v0x5618005c1750_143, v0x5618005c1750_144, v0x5618005c1750_145, v0x5618005c1750_146;
v0x5618005c1750_147 .array/port v0x5618005c1750, 147;
v0x5618005c1750_148 .array/port v0x5618005c1750, 148;
v0x5618005c1750_149 .array/port v0x5618005c1750, 149;
v0x5618005c1750_150 .array/port v0x5618005c1750, 150;
E_0x5618005c0c10/37 .event anyedge, v0x5618005c1750_147, v0x5618005c1750_148, v0x5618005c1750_149, v0x5618005c1750_150;
v0x5618005c1750_151 .array/port v0x5618005c1750, 151;
v0x5618005c1750_152 .array/port v0x5618005c1750, 152;
v0x5618005c1750_153 .array/port v0x5618005c1750, 153;
v0x5618005c1750_154 .array/port v0x5618005c1750, 154;
E_0x5618005c0c10/38 .event anyedge, v0x5618005c1750_151, v0x5618005c1750_152, v0x5618005c1750_153, v0x5618005c1750_154;
v0x5618005c1750_155 .array/port v0x5618005c1750, 155;
v0x5618005c1750_156 .array/port v0x5618005c1750, 156;
v0x5618005c1750_157 .array/port v0x5618005c1750, 157;
v0x5618005c1750_158 .array/port v0x5618005c1750, 158;
E_0x5618005c0c10/39 .event anyedge, v0x5618005c1750_155, v0x5618005c1750_156, v0x5618005c1750_157, v0x5618005c1750_158;
v0x5618005c1750_159 .array/port v0x5618005c1750, 159;
v0x5618005c1750_160 .array/port v0x5618005c1750, 160;
v0x5618005c1750_161 .array/port v0x5618005c1750, 161;
v0x5618005c1750_162 .array/port v0x5618005c1750, 162;
E_0x5618005c0c10/40 .event anyedge, v0x5618005c1750_159, v0x5618005c1750_160, v0x5618005c1750_161, v0x5618005c1750_162;
v0x5618005c1750_163 .array/port v0x5618005c1750, 163;
v0x5618005c1750_164 .array/port v0x5618005c1750, 164;
v0x5618005c1750_165 .array/port v0x5618005c1750, 165;
v0x5618005c1750_166 .array/port v0x5618005c1750, 166;
E_0x5618005c0c10/41 .event anyedge, v0x5618005c1750_163, v0x5618005c1750_164, v0x5618005c1750_165, v0x5618005c1750_166;
v0x5618005c1750_167 .array/port v0x5618005c1750, 167;
v0x5618005c1750_168 .array/port v0x5618005c1750, 168;
v0x5618005c1750_169 .array/port v0x5618005c1750, 169;
v0x5618005c1750_170 .array/port v0x5618005c1750, 170;
E_0x5618005c0c10/42 .event anyedge, v0x5618005c1750_167, v0x5618005c1750_168, v0x5618005c1750_169, v0x5618005c1750_170;
v0x5618005c1750_171 .array/port v0x5618005c1750, 171;
v0x5618005c1750_172 .array/port v0x5618005c1750, 172;
v0x5618005c1750_173 .array/port v0x5618005c1750, 173;
v0x5618005c1750_174 .array/port v0x5618005c1750, 174;
E_0x5618005c0c10/43 .event anyedge, v0x5618005c1750_171, v0x5618005c1750_172, v0x5618005c1750_173, v0x5618005c1750_174;
v0x5618005c1750_175 .array/port v0x5618005c1750, 175;
v0x5618005c1750_176 .array/port v0x5618005c1750, 176;
v0x5618005c1750_177 .array/port v0x5618005c1750, 177;
v0x5618005c1750_178 .array/port v0x5618005c1750, 178;
E_0x5618005c0c10/44 .event anyedge, v0x5618005c1750_175, v0x5618005c1750_176, v0x5618005c1750_177, v0x5618005c1750_178;
v0x5618005c1750_179 .array/port v0x5618005c1750, 179;
v0x5618005c1750_180 .array/port v0x5618005c1750, 180;
v0x5618005c1750_181 .array/port v0x5618005c1750, 181;
v0x5618005c1750_182 .array/port v0x5618005c1750, 182;
E_0x5618005c0c10/45 .event anyedge, v0x5618005c1750_179, v0x5618005c1750_180, v0x5618005c1750_181, v0x5618005c1750_182;
v0x5618005c1750_183 .array/port v0x5618005c1750, 183;
v0x5618005c1750_184 .array/port v0x5618005c1750, 184;
v0x5618005c1750_185 .array/port v0x5618005c1750, 185;
v0x5618005c1750_186 .array/port v0x5618005c1750, 186;
E_0x5618005c0c10/46 .event anyedge, v0x5618005c1750_183, v0x5618005c1750_184, v0x5618005c1750_185, v0x5618005c1750_186;
v0x5618005c1750_187 .array/port v0x5618005c1750, 187;
v0x5618005c1750_188 .array/port v0x5618005c1750, 188;
v0x5618005c1750_189 .array/port v0x5618005c1750, 189;
v0x5618005c1750_190 .array/port v0x5618005c1750, 190;
E_0x5618005c0c10/47 .event anyedge, v0x5618005c1750_187, v0x5618005c1750_188, v0x5618005c1750_189, v0x5618005c1750_190;
v0x5618005c1750_191 .array/port v0x5618005c1750, 191;
v0x5618005c1750_192 .array/port v0x5618005c1750, 192;
v0x5618005c1750_193 .array/port v0x5618005c1750, 193;
v0x5618005c1750_194 .array/port v0x5618005c1750, 194;
E_0x5618005c0c10/48 .event anyedge, v0x5618005c1750_191, v0x5618005c1750_192, v0x5618005c1750_193, v0x5618005c1750_194;
v0x5618005c1750_195 .array/port v0x5618005c1750, 195;
v0x5618005c1750_196 .array/port v0x5618005c1750, 196;
v0x5618005c1750_197 .array/port v0x5618005c1750, 197;
v0x5618005c1750_198 .array/port v0x5618005c1750, 198;
E_0x5618005c0c10/49 .event anyedge, v0x5618005c1750_195, v0x5618005c1750_196, v0x5618005c1750_197, v0x5618005c1750_198;
v0x5618005c1750_199 .array/port v0x5618005c1750, 199;
v0x5618005c1750_200 .array/port v0x5618005c1750, 200;
v0x5618005c1750_201 .array/port v0x5618005c1750, 201;
v0x5618005c1750_202 .array/port v0x5618005c1750, 202;
E_0x5618005c0c10/50 .event anyedge, v0x5618005c1750_199, v0x5618005c1750_200, v0x5618005c1750_201, v0x5618005c1750_202;
v0x5618005c1750_203 .array/port v0x5618005c1750, 203;
v0x5618005c1750_204 .array/port v0x5618005c1750, 204;
v0x5618005c1750_205 .array/port v0x5618005c1750, 205;
v0x5618005c1750_206 .array/port v0x5618005c1750, 206;
E_0x5618005c0c10/51 .event anyedge, v0x5618005c1750_203, v0x5618005c1750_204, v0x5618005c1750_205, v0x5618005c1750_206;
v0x5618005c1750_207 .array/port v0x5618005c1750, 207;
v0x5618005c1750_208 .array/port v0x5618005c1750, 208;
v0x5618005c1750_209 .array/port v0x5618005c1750, 209;
v0x5618005c1750_210 .array/port v0x5618005c1750, 210;
E_0x5618005c0c10/52 .event anyedge, v0x5618005c1750_207, v0x5618005c1750_208, v0x5618005c1750_209, v0x5618005c1750_210;
v0x5618005c1750_211 .array/port v0x5618005c1750, 211;
v0x5618005c1750_212 .array/port v0x5618005c1750, 212;
v0x5618005c1750_213 .array/port v0x5618005c1750, 213;
v0x5618005c1750_214 .array/port v0x5618005c1750, 214;
E_0x5618005c0c10/53 .event anyedge, v0x5618005c1750_211, v0x5618005c1750_212, v0x5618005c1750_213, v0x5618005c1750_214;
v0x5618005c1750_215 .array/port v0x5618005c1750, 215;
v0x5618005c1750_216 .array/port v0x5618005c1750, 216;
v0x5618005c1750_217 .array/port v0x5618005c1750, 217;
v0x5618005c1750_218 .array/port v0x5618005c1750, 218;
E_0x5618005c0c10/54 .event anyedge, v0x5618005c1750_215, v0x5618005c1750_216, v0x5618005c1750_217, v0x5618005c1750_218;
v0x5618005c1750_219 .array/port v0x5618005c1750, 219;
v0x5618005c1750_220 .array/port v0x5618005c1750, 220;
v0x5618005c1750_221 .array/port v0x5618005c1750, 221;
v0x5618005c1750_222 .array/port v0x5618005c1750, 222;
E_0x5618005c0c10/55 .event anyedge, v0x5618005c1750_219, v0x5618005c1750_220, v0x5618005c1750_221, v0x5618005c1750_222;
v0x5618005c1750_223 .array/port v0x5618005c1750, 223;
v0x5618005c1750_224 .array/port v0x5618005c1750, 224;
v0x5618005c1750_225 .array/port v0x5618005c1750, 225;
v0x5618005c1750_226 .array/port v0x5618005c1750, 226;
E_0x5618005c0c10/56 .event anyedge, v0x5618005c1750_223, v0x5618005c1750_224, v0x5618005c1750_225, v0x5618005c1750_226;
v0x5618005c1750_227 .array/port v0x5618005c1750, 227;
v0x5618005c1750_228 .array/port v0x5618005c1750, 228;
v0x5618005c1750_229 .array/port v0x5618005c1750, 229;
v0x5618005c1750_230 .array/port v0x5618005c1750, 230;
E_0x5618005c0c10/57 .event anyedge, v0x5618005c1750_227, v0x5618005c1750_228, v0x5618005c1750_229, v0x5618005c1750_230;
v0x5618005c1750_231 .array/port v0x5618005c1750, 231;
v0x5618005c1750_232 .array/port v0x5618005c1750, 232;
v0x5618005c1750_233 .array/port v0x5618005c1750, 233;
v0x5618005c1750_234 .array/port v0x5618005c1750, 234;
E_0x5618005c0c10/58 .event anyedge, v0x5618005c1750_231, v0x5618005c1750_232, v0x5618005c1750_233, v0x5618005c1750_234;
v0x5618005c1750_235 .array/port v0x5618005c1750, 235;
v0x5618005c1750_236 .array/port v0x5618005c1750, 236;
v0x5618005c1750_237 .array/port v0x5618005c1750, 237;
v0x5618005c1750_238 .array/port v0x5618005c1750, 238;
E_0x5618005c0c10/59 .event anyedge, v0x5618005c1750_235, v0x5618005c1750_236, v0x5618005c1750_237, v0x5618005c1750_238;
v0x5618005c1750_239 .array/port v0x5618005c1750, 239;
v0x5618005c1750_240 .array/port v0x5618005c1750, 240;
v0x5618005c1750_241 .array/port v0x5618005c1750, 241;
v0x5618005c1750_242 .array/port v0x5618005c1750, 242;
E_0x5618005c0c10/60 .event anyedge, v0x5618005c1750_239, v0x5618005c1750_240, v0x5618005c1750_241, v0x5618005c1750_242;
v0x5618005c1750_243 .array/port v0x5618005c1750, 243;
v0x5618005c1750_244 .array/port v0x5618005c1750, 244;
v0x5618005c1750_245 .array/port v0x5618005c1750, 245;
v0x5618005c1750_246 .array/port v0x5618005c1750, 246;
E_0x5618005c0c10/61 .event anyedge, v0x5618005c1750_243, v0x5618005c1750_244, v0x5618005c1750_245, v0x5618005c1750_246;
v0x5618005c1750_247 .array/port v0x5618005c1750, 247;
v0x5618005c1750_248 .array/port v0x5618005c1750, 248;
v0x5618005c1750_249 .array/port v0x5618005c1750, 249;
v0x5618005c1750_250 .array/port v0x5618005c1750, 250;
E_0x5618005c0c10/62 .event anyedge, v0x5618005c1750_247, v0x5618005c1750_248, v0x5618005c1750_249, v0x5618005c1750_250;
v0x5618005c1750_251 .array/port v0x5618005c1750, 251;
v0x5618005c1750_252 .array/port v0x5618005c1750, 252;
v0x5618005c1750_253 .array/port v0x5618005c1750, 253;
v0x5618005c1750_254 .array/port v0x5618005c1750, 254;
E_0x5618005c0c10/63 .event anyedge, v0x5618005c1750_251, v0x5618005c1750_252, v0x5618005c1750_253, v0x5618005c1750_254;
v0x5618005c1750_255 .array/port v0x5618005c1750, 255;
E_0x5618005c0c10/64 .event anyedge, v0x5618005c1750_255;
E_0x5618005c0c10 .event/or E_0x5618005c0c10/0, E_0x5618005c0c10/1, E_0x5618005c0c10/2, E_0x5618005c0c10/3, E_0x5618005c0c10/4, E_0x5618005c0c10/5, E_0x5618005c0c10/6, E_0x5618005c0c10/7, E_0x5618005c0c10/8, E_0x5618005c0c10/9, E_0x5618005c0c10/10, E_0x5618005c0c10/11, E_0x5618005c0c10/12, E_0x5618005c0c10/13, E_0x5618005c0c10/14, E_0x5618005c0c10/15, E_0x5618005c0c10/16, E_0x5618005c0c10/17, E_0x5618005c0c10/18, E_0x5618005c0c10/19, E_0x5618005c0c10/20, E_0x5618005c0c10/21, E_0x5618005c0c10/22, E_0x5618005c0c10/23, E_0x5618005c0c10/24, E_0x5618005c0c10/25, E_0x5618005c0c10/26, E_0x5618005c0c10/27, E_0x5618005c0c10/28, E_0x5618005c0c10/29, E_0x5618005c0c10/30, E_0x5618005c0c10/31, E_0x5618005c0c10/32, E_0x5618005c0c10/33, E_0x5618005c0c10/34, E_0x5618005c0c10/35, E_0x5618005c0c10/36, E_0x5618005c0c10/37, E_0x5618005c0c10/38, E_0x5618005c0c10/39, E_0x5618005c0c10/40, E_0x5618005c0c10/41, E_0x5618005c0c10/42, E_0x5618005c0c10/43, E_0x5618005c0c10/44, E_0x5618005c0c10/45, E_0x5618005c0c10/46, E_0x5618005c0c10/47, E_0x5618005c0c10/48, E_0x5618005c0c10/49, E_0x5618005c0c10/50, E_0x5618005c0c10/51, E_0x5618005c0c10/52, E_0x5618005c0c10/53, E_0x5618005c0c10/54, E_0x5618005c0c10/55, E_0x5618005c0c10/56, E_0x5618005c0c10/57, E_0x5618005c0c10/58, E_0x5618005c0c10/59, E_0x5618005c0c10/60, E_0x5618005c0c10/61, E_0x5618005c0c10/62, E_0x5618005c0c10/63, E_0x5618005c0c10/64;
S_0x5618005c4060 .scope module, "IF_STAGE" "if_stage" 3 94, 17 24 0, S_0x5618004c4b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x561800555220 .functor AND 1, v0x5618005b88b0_0, v0x5618005c46e0_0, C4<1>, C4<1>;
L_0x561800605ef0 .functor OR 1, v0x5618005b8a60_0, L_0x561800555220, C4<0>, C4<0>;
L_0x5618006061e0 .functor BUFZ 1, L_0x561800605ef0, C4<0>, C4<0>, C4<0>;
v0x5618005c5c80_0 .net *"_ivl_2", 0 0, L_0x561800555220;  1 drivers
v0x5618005c5d80_0 .net "branch", 0 0, v0x5618005b88b0_0;  alias, 1 drivers
v0x5618005c5e40_0 .net "branch_taken", 0 0, v0x5618005c46e0_0;  1 drivers
v0x5618005c5f40_0 .net "branch_target", 31 0, L_0x561800609ce0;  alias, 1 drivers
v0x5618005c5fe0_0 .net "clk", 0 0, o0x7f98a4694948;  alias, 0 drivers
v0x5618005c6080_0 .net "flush", 0 0, L_0x5618006061e0;  alias, 1 drivers
v0x5618005c6120_0 .net "id_opcode", 3 0, L_0x561800606300;  1 drivers
v0x5618005c61f0_0 .net "id_pc", 31 0, v0x5618005c0740_0;  alias, 1 drivers
v0x5618005c62e0_0 .net "jump", 0 0, v0x5618005b8a60_0;  alias, 1 drivers
v0x5618005c6410_0 .net "next_pc", 31 0, L_0x561800606000;  alias, 1 drivers
v0x5618005c64b0_0 .net "pc_mux_sel", 0 0, L_0x561800605ef0;  1 drivers
v0x5618005c6550_0 .net "pc_out", 31 0, v0x5618005c59f0_0;  alias, 1 drivers
v0x5618005c6680_0 .net "pc_plus_one", 31 0, L_0x5618005f5d90;  1 drivers
v0x5618005c6720_0 .net "prev_neg_flag", 0 0, v0x5618005b5610_0;  alias, 1 drivers
v0x5618005c6810_0 .net "prev_zero_flag", 0 0, v0x5618005b5a30_0;  alias, 1 drivers
v0x5618005c6900_0 .net "rst", 0 0, o0x7f98a4694a98;  alias, 0 drivers
S_0x5618005c4370 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x5618005c4060;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x5618005c0b60 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x5618005c0ba0 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x5618005c46e0_0 .var "branch_taken", 0 0;
v0x5618005c47c0_0 .net "neg_flag", 0 0, v0x5618005b5610_0;  alias, 1 drivers
v0x5618005c48b0_0 .net "opcode", 3 0, L_0x561800606300;  alias, 1 drivers
v0x5618005c4980_0 .net "zero_flag", 0 0, v0x5618005b5a30_0;  alias, 1 drivers
E_0x5618005c4680 .event anyedge, v0x5618005c48b0_0, v0x5618005b5a30_0, v0x5618005b5610_0;
S_0x5618005c4ac0 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x5618005c4060;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x5618005c4d10_0 .net "a", 31 0, v0x5618005c59f0_0;  alias, 1 drivers
L_0x7f98a464b018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5618005c4e40_0 .net "b", 31 0, L_0x7f98a464b018;  1 drivers
v0x5618005c4f20_0 .net "out", 31 0, L_0x5618005f5d90;  alias, 1 drivers
L_0x5618005f5d90 .arith/sum 32, v0x5618005c59f0_0, L_0x7f98a464b018;
S_0x5618005c5060 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x5618005c4060;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x5618005c5270_0 .net "in0", 31 0, L_0x5618005f5d90;  alias, 1 drivers
v0x5618005c5340_0 .net "in1", 31 0, L_0x561800609ce0;  alias, 1 drivers
v0x5618005c5430_0 .net "out", 31 0, L_0x561800606000;  alias, 1 drivers
v0x5618005c54f0_0 .net "sel", 0 0, L_0x561800605ef0;  alias, 1 drivers
L_0x561800606000 .functor MUXZ 32, L_0x5618005f5d90, L_0x561800609ce0, L_0x561800605ef0, C4<>;
S_0x5618005c5660 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x5618005c4060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x5618005c5840_0 .net "clk", 0 0, o0x7f98a4694948;  alias, 0 drivers
v0x5618005c5900_0 .net "pc_in", 31 0, L_0x561800606000;  alias, 1 drivers
v0x5618005c59f0_0 .var "pc_out", 31 0;
v0x5618005c5ac0_0 .net "rst", 0 0, o0x7f98a4694a98;  alias, 0 drivers
S_0x5618005c6b50 .scope module, "MEM_STAGE" "mem_stage" 3 237, 20 23 0, S_0x5618004c4b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x561800609d80 .functor BUFZ 32, v0x5618005b5390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561800609df0 .functor BUFZ 6, v0x5618005b57b0_0, C4<000000>, C4<000000>, C4<000000>;
o0x7f98a469e5a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
L_0x561800609e60 .functor BUFZ 6, o0x7f98a469e5a8, C4<000000>, C4<000000>, C4<000000>;
o0x7f98a469e578 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x561800609ed0 .functor BUFZ 4, o0x7f98a469e578, C4<0000>, C4<0000>, C4<0000>;
L_0x561800609fa0 .functor BUFZ 1, v0x5618005b5a30_0, C4<0>, C4<0>, C4<0>;
L_0x56180060a060 .functor BUFZ 1, v0x5618005b5610_0, C4<0>, C4<0>, C4<0>;
L_0x56180060a120 .functor BUFZ 1, v0x5618005b5890_0, C4<0>, C4<0>, C4<0>;
L_0x56180060a190 .functor BUFZ 1, v0x5618005b5550_0, C4<0>, C4<0>, C4<0>;
v0x5618005caaa0_0 .net "clk", 0 0, o0x7f98a4694948;  alias, 0 drivers
v0x5618005cac70_0 .net "ex_alu_result", 31 0, v0x5618005b5390_0;  alias, 1 drivers
v0x5618005cad30_0 .net "ex_mem_to_reg", 0 0, v0x5618005b5550_0;  alias, 1 drivers
v0x5618005cadd0_0 .net "ex_mem_write", 0 0, v0x5618005b8bc0_0;  alias, 1 drivers
v0x5618005cae70_0 .net "ex_neg_flag", 0 0, v0x5618005b5610_0;  alias, 1 drivers
v0x5618005caf60_0 .net "ex_opcode", 3 0, o0x7f98a469e578;  0 drivers
v0x5618005cb000_0 .net "ex_rd", 5 0, v0x5618005b57b0_0;  alias, 1 drivers
v0x5618005cb110_0 .net "ex_reg_write", 0 0, v0x5618005b5890_0;  alias, 1 drivers
v0x5618005cb200_0 .net "ex_rt", 5 0, o0x7f98a469e5a8;  0 drivers
v0x5618005cb2e0_0 .net "ex_write_data", 31 0, v0x5618005b5470_0;  alias, 1 drivers
v0x5618005cb3a0_0 .net "ex_zero_flag", 0 0, v0x5618005b5a30_0;  alias, 1 drivers
v0x5618005cb440_0 .net "mem_alu_result", 31 0, L_0x561800609d80;  alias, 1 drivers
v0x5618005cb500_0 .net "mem_mem_to_reg", 0 0, L_0x56180060a190;  alias, 1 drivers
v0x5618005cb5a0_0 .net "mem_neg_flag", 0 0, L_0x56180060a060;  alias, 1 drivers
v0x5618005cb660_0 .net "mem_opcode", 3 0, L_0x561800609ed0;  1 drivers
v0x5618005cb740_0 .net "mem_rd", 5 0, L_0x561800609df0;  alias, 1 drivers
v0x5618005cb800_0 .net "mem_read_data", 31 0, v0x5618005ca880_0;  alias, 1 drivers
v0x5618005cb9b0_0 .net "mem_reg_write", 0 0, L_0x56180060a120;  alias, 1 drivers
v0x5618005cba50_0 .net "mem_rt", 5 0, L_0x561800609e60;  1 drivers
v0x5618005cbaf0_0 .net "mem_zero_flag", 0 0, L_0x561800609fa0;  alias, 1 drivers
S_0x5618005c6fb0 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x5618005c6b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x5618005c7160 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x5618005c7be0_0 .net "address", 31 0, v0x5618005b5390_0;  alias, 1 drivers
v0x5618005c7d10_0 .net "clk", 0 0, o0x7f98a4694948;  alias, 0 drivers
v0x5618005c7dd0_0 .var/i "i", 31 0;
v0x5618005c7e70 .array "mem", 255 0, 31 0;
v0x5618005ca740_0 .net "mem_write", 0 0, v0x5618005b8bc0_0;  alias, 1 drivers
v0x5618005ca880_0 .var "read_data", 31 0;
v0x5618005ca960_0 .net "write_data", 31 0, v0x5618005b5470_0;  alias, 1 drivers
E_0x5618005c7310 .event posedge, v0x5618005b3f80_0, v0x5618005b4a70_0;
v0x5618005c7e70_0 .array/port v0x5618005c7e70, 0;
v0x5618005c7e70_1 .array/port v0x5618005c7e70, 1;
v0x5618005c7e70_2 .array/port v0x5618005c7e70, 2;
E_0x5618005c7390/0 .event anyedge, v0x5618005b5390_0, v0x5618005c7e70_0, v0x5618005c7e70_1, v0x5618005c7e70_2;
v0x5618005c7e70_3 .array/port v0x5618005c7e70, 3;
v0x5618005c7e70_4 .array/port v0x5618005c7e70, 4;
v0x5618005c7e70_5 .array/port v0x5618005c7e70, 5;
v0x5618005c7e70_6 .array/port v0x5618005c7e70, 6;
E_0x5618005c7390/1 .event anyedge, v0x5618005c7e70_3, v0x5618005c7e70_4, v0x5618005c7e70_5, v0x5618005c7e70_6;
v0x5618005c7e70_7 .array/port v0x5618005c7e70, 7;
v0x5618005c7e70_8 .array/port v0x5618005c7e70, 8;
v0x5618005c7e70_9 .array/port v0x5618005c7e70, 9;
v0x5618005c7e70_10 .array/port v0x5618005c7e70, 10;
E_0x5618005c7390/2 .event anyedge, v0x5618005c7e70_7, v0x5618005c7e70_8, v0x5618005c7e70_9, v0x5618005c7e70_10;
v0x5618005c7e70_11 .array/port v0x5618005c7e70, 11;
v0x5618005c7e70_12 .array/port v0x5618005c7e70, 12;
v0x5618005c7e70_13 .array/port v0x5618005c7e70, 13;
v0x5618005c7e70_14 .array/port v0x5618005c7e70, 14;
E_0x5618005c7390/3 .event anyedge, v0x5618005c7e70_11, v0x5618005c7e70_12, v0x5618005c7e70_13, v0x5618005c7e70_14;
v0x5618005c7e70_15 .array/port v0x5618005c7e70, 15;
v0x5618005c7e70_16 .array/port v0x5618005c7e70, 16;
v0x5618005c7e70_17 .array/port v0x5618005c7e70, 17;
v0x5618005c7e70_18 .array/port v0x5618005c7e70, 18;
E_0x5618005c7390/4 .event anyedge, v0x5618005c7e70_15, v0x5618005c7e70_16, v0x5618005c7e70_17, v0x5618005c7e70_18;
v0x5618005c7e70_19 .array/port v0x5618005c7e70, 19;
v0x5618005c7e70_20 .array/port v0x5618005c7e70, 20;
v0x5618005c7e70_21 .array/port v0x5618005c7e70, 21;
v0x5618005c7e70_22 .array/port v0x5618005c7e70, 22;
E_0x5618005c7390/5 .event anyedge, v0x5618005c7e70_19, v0x5618005c7e70_20, v0x5618005c7e70_21, v0x5618005c7e70_22;
v0x5618005c7e70_23 .array/port v0x5618005c7e70, 23;
v0x5618005c7e70_24 .array/port v0x5618005c7e70, 24;
v0x5618005c7e70_25 .array/port v0x5618005c7e70, 25;
v0x5618005c7e70_26 .array/port v0x5618005c7e70, 26;
E_0x5618005c7390/6 .event anyedge, v0x5618005c7e70_23, v0x5618005c7e70_24, v0x5618005c7e70_25, v0x5618005c7e70_26;
v0x5618005c7e70_27 .array/port v0x5618005c7e70, 27;
v0x5618005c7e70_28 .array/port v0x5618005c7e70, 28;
v0x5618005c7e70_29 .array/port v0x5618005c7e70, 29;
v0x5618005c7e70_30 .array/port v0x5618005c7e70, 30;
E_0x5618005c7390/7 .event anyedge, v0x5618005c7e70_27, v0x5618005c7e70_28, v0x5618005c7e70_29, v0x5618005c7e70_30;
v0x5618005c7e70_31 .array/port v0x5618005c7e70, 31;
v0x5618005c7e70_32 .array/port v0x5618005c7e70, 32;
v0x5618005c7e70_33 .array/port v0x5618005c7e70, 33;
v0x5618005c7e70_34 .array/port v0x5618005c7e70, 34;
E_0x5618005c7390/8 .event anyedge, v0x5618005c7e70_31, v0x5618005c7e70_32, v0x5618005c7e70_33, v0x5618005c7e70_34;
v0x5618005c7e70_35 .array/port v0x5618005c7e70, 35;
v0x5618005c7e70_36 .array/port v0x5618005c7e70, 36;
v0x5618005c7e70_37 .array/port v0x5618005c7e70, 37;
v0x5618005c7e70_38 .array/port v0x5618005c7e70, 38;
E_0x5618005c7390/9 .event anyedge, v0x5618005c7e70_35, v0x5618005c7e70_36, v0x5618005c7e70_37, v0x5618005c7e70_38;
v0x5618005c7e70_39 .array/port v0x5618005c7e70, 39;
v0x5618005c7e70_40 .array/port v0x5618005c7e70, 40;
v0x5618005c7e70_41 .array/port v0x5618005c7e70, 41;
v0x5618005c7e70_42 .array/port v0x5618005c7e70, 42;
E_0x5618005c7390/10 .event anyedge, v0x5618005c7e70_39, v0x5618005c7e70_40, v0x5618005c7e70_41, v0x5618005c7e70_42;
v0x5618005c7e70_43 .array/port v0x5618005c7e70, 43;
v0x5618005c7e70_44 .array/port v0x5618005c7e70, 44;
v0x5618005c7e70_45 .array/port v0x5618005c7e70, 45;
v0x5618005c7e70_46 .array/port v0x5618005c7e70, 46;
E_0x5618005c7390/11 .event anyedge, v0x5618005c7e70_43, v0x5618005c7e70_44, v0x5618005c7e70_45, v0x5618005c7e70_46;
v0x5618005c7e70_47 .array/port v0x5618005c7e70, 47;
v0x5618005c7e70_48 .array/port v0x5618005c7e70, 48;
v0x5618005c7e70_49 .array/port v0x5618005c7e70, 49;
v0x5618005c7e70_50 .array/port v0x5618005c7e70, 50;
E_0x5618005c7390/12 .event anyedge, v0x5618005c7e70_47, v0x5618005c7e70_48, v0x5618005c7e70_49, v0x5618005c7e70_50;
v0x5618005c7e70_51 .array/port v0x5618005c7e70, 51;
v0x5618005c7e70_52 .array/port v0x5618005c7e70, 52;
v0x5618005c7e70_53 .array/port v0x5618005c7e70, 53;
v0x5618005c7e70_54 .array/port v0x5618005c7e70, 54;
E_0x5618005c7390/13 .event anyedge, v0x5618005c7e70_51, v0x5618005c7e70_52, v0x5618005c7e70_53, v0x5618005c7e70_54;
v0x5618005c7e70_55 .array/port v0x5618005c7e70, 55;
v0x5618005c7e70_56 .array/port v0x5618005c7e70, 56;
v0x5618005c7e70_57 .array/port v0x5618005c7e70, 57;
v0x5618005c7e70_58 .array/port v0x5618005c7e70, 58;
E_0x5618005c7390/14 .event anyedge, v0x5618005c7e70_55, v0x5618005c7e70_56, v0x5618005c7e70_57, v0x5618005c7e70_58;
v0x5618005c7e70_59 .array/port v0x5618005c7e70, 59;
v0x5618005c7e70_60 .array/port v0x5618005c7e70, 60;
v0x5618005c7e70_61 .array/port v0x5618005c7e70, 61;
v0x5618005c7e70_62 .array/port v0x5618005c7e70, 62;
E_0x5618005c7390/15 .event anyedge, v0x5618005c7e70_59, v0x5618005c7e70_60, v0x5618005c7e70_61, v0x5618005c7e70_62;
v0x5618005c7e70_63 .array/port v0x5618005c7e70, 63;
v0x5618005c7e70_64 .array/port v0x5618005c7e70, 64;
v0x5618005c7e70_65 .array/port v0x5618005c7e70, 65;
v0x5618005c7e70_66 .array/port v0x5618005c7e70, 66;
E_0x5618005c7390/16 .event anyedge, v0x5618005c7e70_63, v0x5618005c7e70_64, v0x5618005c7e70_65, v0x5618005c7e70_66;
v0x5618005c7e70_67 .array/port v0x5618005c7e70, 67;
v0x5618005c7e70_68 .array/port v0x5618005c7e70, 68;
v0x5618005c7e70_69 .array/port v0x5618005c7e70, 69;
v0x5618005c7e70_70 .array/port v0x5618005c7e70, 70;
E_0x5618005c7390/17 .event anyedge, v0x5618005c7e70_67, v0x5618005c7e70_68, v0x5618005c7e70_69, v0x5618005c7e70_70;
v0x5618005c7e70_71 .array/port v0x5618005c7e70, 71;
v0x5618005c7e70_72 .array/port v0x5618005c7e70, 72;
v0x5618005c7e70_73 .array/port v0x5618005c7e70, 73;
v0x5618005c7e70_74 .array/port v0x5618005c7e70, 74;
E_0x5618005c7390/18 .event anyedge, v0x5618005c7e70_71, v0x5618005c7e70_72, v0x5618005c7e70_73, v0x5618005c7e70_74;
v0x5618005c7e70_75 .array/port v0x5618005c7e70, 75;
v0x5618005c7e70_76 .array/port v0x5618005c7e70, 76;
v0x5618005c7e70_77 .array/port v0x5618005c7e70, 77;
v0x5618005c7e70_78 .array/port v0x5618005c7e70, 78;
E_0x5618005c7390/19 .event anyedge, v0x5618005c7e70_75, v0x5618005c7e70_76, v0x5618005c7e70_77, v0x5618005c7e70_78;
v0x5618005c7e70_79 .array/port v0x5618005c7e70, 79;
v0x5618005c7e70_80 .array/port v0x5618005c7e70, 80;
v0x5618005c7e70_81 .array/port v0x5618005c7e70, 81;
v0x5618005c7e70_82 .array/port v0x5618005c7e70, 82;
E_0x5618005c7390/20 .event anyedge, v0x5618005c7e70_79, v0x5618005c7e70_80, v0x5618005c7e70_81, v0x5618005c7e70_82;
v0x5618005c7e70_83 .array/port v0x5618005c7e70, 83;
v0x5618005c7e70_84 .array/port v0x5618005c7e70, 84;
v0x5618005c7e70_85 .array/port v0x5618005c7e70, 85;
v0x5618005c7e70_86 .array/port v0x5618005c7e70, 86;
E_0x5618005c7390/21 .event anyedge, v0x5618005c7e70_83, v0x5618005c7e70_84, v0x5618005c7e70_85, v0x5618005c7e70_86;
v0x5618005c7e70_87 .array/port v0x5618005c7e70, 87;
v0x5618005c7e70_88 .array/port v0x5618005c7e70, 88;
v0x5618005c7e70_89 .array/port v0x5618005c7e70, 89;
v0x5618005c7e70_90 .array/port v0x5618005c7e70, 90;
E_0x5618005c7390/22 .event anyedge, v0x5618005c7e70_87, v0x5618005c7e70_88, v0x5618005c7e70_89, v0x5618005c7e70_90;
v0x5618005c7e70_91 .array/port v0x5618005c7e70, 91;
v0x5618005c7e70_92 .array/port v0x5618005c7e70, 92;
v0x5618005c7e70_93 .array/port v0x5618005c7e70, 93;
v0x5618005c7e70_94 .array/port v0x5618005c7e70, 94;
E_0x5618005c7390/23 .event anyedge, v0x5618005c7e70_91, v0x5618005c7e70_92, v0x5618005c7e70_93, v0x5618005c7e70_94;
v0x5618005c7e70_95 .array/port v0x5618005c7e70, 95;
v0x5618005c7e70_96 .array/port v0x5618005c7e70, 96;
v0x5618005c7e70_97 .array/port v0x5618005c7e70, 97;
v0x5618005c7e70_98 .array/port v0x5618005c7e70, 98;
E_0x5618005c7390/24 .event anyedge, v0x5618005c7e70_95, v0x5618005c7e70_96, v0x5618005c7e70_97, v0x5618005c7e70_98;
v0x5618005c7e70_99 .array/port v0x5618005c7e70, 99;
v0x5618005c7e70_100 .array/port v0x5618005c7e70, 100;
v0x5618005c7e70_101 .array/port v0x5618005c7e70, 101;
v0x5618005c7e70_102 .array/port v0x5618005c7e70, 102;
E_0x5618005c7390/25 .event anyedge, v0x5618005c7e70_99, v0x5618005c7e70_100, v0x5618005c7e70_101, v0x5618005c7e70_102;
v0x5618005c7e70_103 .array/port v0x5618005c7e70, 103;
v0x5618005c7e70_104 .array/port v0x5618005c7e70, 104;
v0x5618005c7e70_105 .array/port v0x5618005c7e70, 105;
v0x5618005c7e70_106 .array/port v0x5618005c7e70, 106;
E_0x5618005c7390/26 .event anyedge, v0x5618005c7e70_103, v0x5618005c7e70_104, v0x5618005c7e70_105, v0x5618005c7e70_106;
v0x5618005c7e70_107 .array/port v0x5618005c7e70, 107;
v0x5618005c7e70_108 .array/port v0x5618005c7e70, 108;
v0x5618005c7e70_109 .array/port v0x5618005c7e70, 109;
v0x5618005c7e70_110 .array/port v0x5618005c7e70, 110;
E_0x5618005c7390/27 .event anyedge, v0x5618005c7e70_107, v0x5618005c7e70_108, v0x5618005c7e70_109, v0x5618005c7e70_110;
v0x5618005c7e70_111 .array/port v0x5618005c7e70, 111;
v0x5618005c7e70_112 .array/port v0x5618005c7e70, 112;
v0x5618005c7e70_113 .array/port v0x5618005c7e70, 113;
v0x5618005c7e70_114 .array/port v0x5618005c7e70, 114;
E_0x5618005c7390/28 .event anyedge, v0x5618005c7e70_111, v0x5618005c7e70_112, v0x5618005c7e70_113, v0x5618005c7e70_114;
v0x5618005c7e70_115 .array/port v0x5618005c7e70, 115;
v0x5618005c7e70_116 .array/port v0x5618005c7e70, 116;
v0x5618005c7e70_117 .array/port v0x5618005c7e70, 117;
v0x5618005c7e70_118 .array/port v0x5618005c7e70, 118;
E_0x5618005c7390/29 .event anyedge, v0x5618005c7e70_115, v0x5618005c7e70_116, v0x5618005c7e70_117, v0x5618005c7e70_118;
v0x5618005c7e70_119 .array/port v0x5618005c7e70, 119;
v0x5618005c7e70_120 .array/port v0x5618005c7e70, 120;
v0x5618005c7e70_121 .array/port v0x5618005c7e70, 121;
v0x5618005c7e70_122 .array/port v0x5618005c7e70, 122;
E_0x5618005c7390/30 .event anyedge, v0x5618005c7e70_119, v0x5618005c7e70_120, v0x5618005c7e70_121, v0x5618005c7e70_122;
v0x5618005c7e70_123 .array/port v0x5618005c7e70, 123;
v0x5618005c7e70_124 .array/port v0x5618005c7e70, 124;
v0x5618005c7e70_125 .array/port v0x5618005c7e70, 125;
v0x5618005c7e70_126 .array/port v0x5618005c7e70, 126;
E_0x5618005c7390/31 .event anyedge, v0x5618005c7e70_123, v0x5618005c7e70_124, v0x5618005c7e70_125, v0x5618005c7e70_126;
v0x5618005c7e70_127 .array/port v0x5618005c7e70, 127;
v0x5618005c7e70_128 .array/port v0x5618005c7e70, 128;
v0x5618005c7e70_129 .array/port v0x5618005c7e70, 129;
v0x5618005c7e70_130 .array/port v0x5618005c7e70, 130;
E_0x5618005c7390/32 .event anyedge, v0x5618005c7e70_127, v0x5618005c7e70_128, v0x5618005c7e70_129, v0x5618005c7e70_130;
v0x5618005c7e70_131 .array/port v0x5618005c7e70, 131;
v0x5618005c7e70_132 .array/port v0x5618005c7e70, 132;
v0x5618005c7e70_133 .array/port v0x5618005c7e70, 133;
v0x5618005c7e70_134 .array/port v0x5618005c7e70, 134;
E_0x5618005c7390/33 .event anyedge, v0x5618005c7e70_131, v0x5618005c7e70_132, v0x5618005c7e70_133, v0x5618005c7e70_134;
v0x5618005c7e70_135 .array/port v0x5618005c7e70, 135;
v0x5618005c7e70_136 .array/port v0x5618005c7e70, 136;
v0x5618005c7e70_137 .array/port v0x5618005c7e70, 137;
v0x5618005c7e70_138 .array/port v0x5618005c7e70, 138;
E_0x5618005c7390/34 .event anyedge, v0x5618005c7e70_135, v0x5618005c7e70_136, v0x5618005c7e70_137, v0x5618005c7e70_138;
v0x5618005c7e70_139 .array/port v0x5618005c7e70, 139;
v0x5618005c7e70_140 .array/port v0x5618005c7e70, 140;
v0x5618005c7e70_141 .array/port v0x5618005c7e70, 141;
v0x5618005c7e70_142 .array/port v0x5618005c7e70, 142;
E_0x5618005c7390/35 .event anyedge, v0x5618005c7e70_139, v0x5618005c7e70_140, v0x5618005c7e70_141, v0x5618005c7e70_142;
v0x5618005c7e70_143 .array/port v0x5618005c7e70, 143;
v0x5618005c7e70_144 .array/port v0x5618005c7e70, 144;
v0x5618005c7e70_145 .array/port v0x5618005c7e70, 145;
v0x5618005c7e70_146 .array/port v0x5618005c7e70, 146;
E_0x5618005c7390/36 .event anyedge, v0x5618005c7e70_143, v0x5618005c7e70_144, v0x5618005c7e70_145, v0x5618005c7e70_146;
v0x5618005c7e70_147 .array/port v0x5618005c7e70, 147;
v0x5618005c7e70_148 .array/port v0x5618005c7e70, 148;
v0x5618005c7e70_149 .array/port v0x5618005c7e70, 149;
v0x5618005c7e70_150 .array/port v0x5618005c7e70, 150;
E_0x5618005c7390/37 .event anyedge, v0x5618005c7e70_147, v0x5618005c7e70_148, v0x5618005c7e70_149, v0x5618005c7e70_150;
v0x5618005c7e70_151 .array/port v0x5618005c7e70, 151;
v0x5618005c7e70_152 .array/port v0x5618005c7e70, 152;
v0x5618005c7e70_153 .array/port v0x5618005c7e70, 153;
v0x5618005c7e70_154 .array/port v0x5618005c7e70, 154;
E_0x5618005c7390/38 .event anyedge, v0x5618005c7e70_151, v0x5618005c7e70_152, v0x5618005c7e70_153, v0x5618005c7e70_154;
v0x5618005c7e70_155 .array/port v0x5618005c7e70, 155;
v0x5618005c7e70_156 .array/port v0x5618005c7e70, 156;
v0x5618005c7e70_157 .array/port v0x5618005c7e70, 157;
v0x5618005c7e70_158 .array/port v0x5618005c7e70, 158;
E_0x5618005c7390/39 .event anyedge, v0x5618005c7e70_155, v0x5618005c7e70_156, v0x5618005c7e70_157, v0x5618005c7e70_158;
v0x5618005c7e70_159 .array/port v0x5618005c7e70, 159;
v0x5618005c7e70_160 .array/port v0x5618005c7e70, 160;
v0x5618005c7e70_161 .array/port v0x5618005c7e70, 161;
v0x5618005c7e70_162 .array/port v0x5618005c7e70, 162;
E_0x5618005c7390/40 .event anyedge, v0x5618005c7e70_159, v0x5618005c7e70_160, v0x5618005c7e70_161, v0x5618005c7e70_162;
v0x5618005c7e70_163 .array/port v0x5618005c7e70, 163;
v0x5618005c7e70_164 .array/port v0x5618005c7e70, 164;
v0x5618005c7e70_165 .array/port v0x5618005c7e70, 165;
v0x5618005c7e70_166 .array/port v0x5618005c7e70, 166;
E_0x5618005c7390/41 .event anyedge, v0x5618005c7e70_163, v0x5618005c7e70_164, v0x5618005c7e70_165, v0x5618005c7e70_166;
v0x5618005c7e70_167 .array/port v0x5618005c7e70, 167;
v0x5618005c7e70_168 .array/port v0x5618005c7e70, 168;
v0x5618005c7e70_169 .array/port v0x5618005c7e70, 169;
v0x5618005c7e70_170 .array/port v0x5618005c7e70, 170;
E_0x5618005c7390/42 .event anyedge, v0x5618005c7e70_167, v0x5618005c7e70_168, v0x5618005c7e70_169, v0x5618005c7e70_170;
v0x5618005c7e70_171 .array/port v0x5618005c7e70, 171;
v0x5618005c7e70_172 .array/port v0x5618005c7e70, 172;
v0x5618005c7e70_173 .array/port v0x5618005c7e70, 173;
v0x5618005c7e70_174 .array/port v0x5618005c7e70, 174;
E_0x5618005c7390/43 .event anyedge, v0x5618005c7e70_171, v0x5618005c7e70_172, v0x5618005c7e70_173, v0x5618005c7e70_174;
v0x5618005c7e70_175 .array/port v0x5618005c7e70, 175;
v0x5618005c7e70_176 .array/port v0x5618005c7e70, 176;
v0x5618005c7e70_177 .array/port v0x5618005c7e70, 177;
v0x5618005c7e70_178 .array/port v0x5618005c7e70, 178;
E_0x5618005c7390/44 .event anyedge, v0x5618005c7e70_175, v0x5618005c7e70_176, v0x5618005c7e70_177, v0x5618005c7e70_178;
v0x5618005c7e70_179 .array/port v0x5618005c7e70, 179;
v0x5618005c7e70_180 .array/port v0x5618005c7e70, 180;
v0x5618005c7e70_181 .array/port v0x5618005c7e70, 181;
v0x5618005c7e70_182 .array/port v0x5618005c7e70, 182;
E_0x5618005c7390/45 .event anyedge, v0x5618005c7e70_179, v0x5618005c7e70_180, v0x5618005c7e70_181, v0x5618005c7e70_182;
v0x5618005c7e70_183 .array/port v0x5618005c7e70, 183;
v0x5618005c7e70_184 .array/port v0x5618005c7e70, 184;
v0x5618005c7e70_185 .array/port v0x5618005c7e70, 185;
v0x5618005c7e70_186 .array/port v0x5618005c7e70, 186;
E_0x5618005c7390/46 .event anyedge, v0x5618005c7e70_183, v0x5618005c7e70_184, v0x5618005c7e70_185, v0x5618005c7e70_186;
v0x5618005c7e70_187 .array/port v0x5618005c7e70, 187;
v0x5618005c7e70_188 .array/port v0x5618005c7e70, 188;
v0x5618005c7e70_189 .array/port v0x5618005c7e70, 189;
v0x5618005c7e70_190 .array/port v0x5618005c7e70, 190;
E_0x5618005c7390/47 .event anyedge, v0x5618005c7e70_187, v0x5618005c7e70_188, v0x5618005c7e70_189, v0x5618005c7e70_190;
v0x5618005c7e70_191 .array/port v0x5618005c7e70, 191;
v0x5618005c7e70_192 .array/port v0x5618005c7e70, 192;
v0x5618005c7e70_193 .array/port v0x5618005c7e70, 193;
v0x5618005c7e70_194 .array/port v0x5618005c7e70, 194;
E_0x5618005c7390/48 .event anyedge, v0x5618005c7e70_191, v0x5618005c7e70_192, v0x5618005c7e70_193, v0x5618005c7e70_194;
v0x5618005c7e70_195 .array/port v0x5618005c7e70, 195;
v0x5618005c7e70_196 .array/port v0x5618005c7e70, 196;
v0x5618005c7e70_197 .array/port v0x5618005c7e70, 197;
v0x5618005c7e70_198 .array/port v0x5618005c7e70, 198;
E_0x5618005c7390/49 .event anyedge, v0x5618005c7e70_195, v0x5618005c7e70_196, v0x5618005c7e70_197, v0x5618005c7e70_198;
v0x5618005c7e70_199 .array/port v0x5618005c7e70, 199;
v0x5618005c7e70_200 .array/port v0x5618005c7e70, 200;
v0x5618005c7e70_201 .array/port v0x5618005c7e70, 201;
v0x5618005c7e70_202 .array/port v0x5618005c7e70, 202;
E_0x5618005c7390/50 .event anyedge, v0x5618005c7e70_199, v0x5618005c7e70_200, v0x5618005c7e70_201, v0x5618005c7e70_202;
v0x5618005c7e70_203 .array/port v0x5618005c7e70, 203;
v0x5618005c7e70_204 .array/port v0x5618005c7e70, 204;
v0x5618005c7e70_205 .array/port v0x5618005c7e70, 205;
v0x5618005c7e70_206 .array/port v0x5618005c7e70, 206;
E_0x5618005c7390/51 .event anyedge, v0x5618005c7e70_203, v0x5618005c7e70_204, v0x5618005c7e70_205, v0x5618005c7e70_206;
v0x5618005c7e70_207 .array/port v0x5618005c7e70, 207;
v0x5618005c7e70_208 .array/port v0x5618005c7e70, 208;
v0x5618005c7e70_209 .array/port v0x5618005c7e70, 209;
v0x5618005c7e70_210 .array/port v0x5618005c7e70, 210;
E_0x5618005c7390/52 .event anyedge, v0x5618005c7e70_207, v0x5618005c7e70_208, v0x5618005c7e70_209, v0x5618005c7e70_210;
v0x5618005c7e70_211 .array/port v0x5618005c7e70, 211;
v0x5618005c7e70_212 .array/port v0x5618005c7e70, 212;
v0x5618005c7e70_213 .array/port v0x5618005c7e70, 213;
v0x5618005c7e70_214 .array/port v0x5618005c7e70, 214;
E_0x5618005c7390/53 .event anyedge, v0x5618005c7e70_211, v0x5618005c7e70_212, v0x5618005c7e70_213, v0x5618005c7e70_214;
v0x5618005c7e70_215 .array/port v0x5618005c7e70, 215;
v0x5618005c7e70_216 .array/port v0x5618005c7e70, 216;
v0x5618005c7e70_217 .array/port v0x5618005c7e70, 217;
v0x5618005c7e70_218 .array/port v0x5618005c7e70, 218;
E_0x5618005c7390/54 .event anyedge, v0x5618005c7e70_215, v0x5618005c7e70_216, v0x5618005c7e70_217, v0x5618005c7e70_218;
v0x5618005c7e70_219 .array/port v0x5618005c7e70, 219;
v0x5618005c7e70_220 .array/port v0x5618005c7e70, 220;
v0x5618005c7e70_221 .array/port v0x5618005c7e70, 221;
v0x5618005c7e70_222 .array/port v0x5618005c7e70, 222;
E_0x5618005c7390/55 .event anyedge, v0x5618005c7e70_219, v0x5618005c7e70_220, v0x5618005c7e70_221, v0x5618005c7e70_222;
v0x5618005c7e70_223 .array/port v0x5618005c7e70, 223;
v0x5618005c7e70_224 .array/port v0x5618005c7e70, 224;
v0x5618005c7e70_225 .array/port v0x5618005c7e70, 225;
v0x5618005c7e70_226 .array/port v0x5618005c7e70, 226;
E_0x5618005c7390/56 .event anyedge, v0x5618005c7e70_223, v0x5618005c7e70_224, v0x5618005c7e70_225, v0x5618005c7e70_226;
v0x5618005c7e70_227 .array/port v0x5618005c7e70, 227;
v0x5618005c7e70_228 .array/port v0x5618005c7e70, 228;
v0x5618005c7e70_229 .array/port v0x5618005c7e70, 229;
v0x5618005c7e70_230 .array/port v0x5618005c7e70, 230;
E_0x5618005c7390/57 .event anyedge, v0x5618005c7e70_227, v0x5618005c7e70_228, v0x5618005c7e70_229, v0x5618005c7e70_230;
v0x5618005c7e70_231 .array/port v0x5618005c7e70, 231;
v0x5618005c7e70_232 .array/port v0x5618005c7e70, 232;
v0x5618005c7e70_233 .array/port v0x5618005c7e70, 233;
v0x5618005c7e70_234 .array/port v0x5618005c7e70, 234;
E_0x5618005c7390/58 .event anyedge, v0x5618005c7e70_231, v0x5618005c7e70_232, v0x5618005c7e70_233, v0x5618005c7e70_234;
v0x5618005c7e70_235 .array/port v0x5618005c7e70, 235;
v0x5618005c7e70_236 .array/port v0x5618005c7e70, 236;
v0x5618005c7e70_237 .array/port v0x5618005c7e70, 237;
v0x5618005c7e70_238 .array/port v0x5618005c7e70, 238;
E_0x5618005c7390/59 .event anyedge, v0x5618005c7e70_235, v0x5618005c7e70_236, v0x5618005c7e70_237, v0x5618005c7e70_238;
v0x5618005c7e70_239 .array/port v0x5618005c7e70, 239;
v0x5618005c7e70_240 .array/port v0x5618005c7e70, 240;
v0x5618005c7e70_241 .array/port v0x5618005c7e70, 241;
v0x5618005c7e70_242 .array/port v0x5618005c7e70, 242;
E_0x5618005c7390/60 .event anyedge, v0x5618005c7e70_239, v0x5618005c7e70_240, v0x5618005c7e70_241, v0x5618005c7e70_242;
v0x5618005c7e70_243 .array/port v0x5618005c7e70, 243;
v0x5618005c7e70_244 .array/port v0x5618005c7e70, 244;
v0x5618005c7e70_245 .array/port v0x5618005c7e70, 245;
v0x5618005c7e70_246 .array/port v0x5618005c7e70, 246;
E_0x5618005c7390/61 .event anyedge, v0x5618005c7e70_243, v0x5618005c7e70_244, v0x5618005c7e70_245, v0x5618005c7e70_246;
v0x5618005c7e70_247 .array/port v0x5618005c7e70, 247;
v0x5618005c7e70_248 .array/port v0x5618005c7e70, 248;
v0x5618005c7e70_249 .array/port v0x5618005c7e70, 249;
v0x5618005c7e70_250 .array/port v0x5618005c7e70, 250;
E_0x5618005c7390/62 .event anyedge, v0x5618005c7e70_247, v0x5618005c7e70_248, v0x5618005c7e70_249, v0x5618005c7e70_250;
v0x5618005c7e70_251 .array/port v0x5618005c7e70, 251;
v0x5618005c7e70_252 .array/port v0x5618005c7e70, 252;
v0x5618005c7e70_253 .array/port v0x5618005c7e70, 253;
v0x5618005c7e70_254 .array/port v0x5618005c7e70, 254;
E_0x5618005c7390/63 .event anyedge, v0x5618005c7e70_251, v0x5618005c7e70_252, v0x5618005c7e70_253, v0x5618005c7e70_254;
v0x5618005c7e70_255 .array/port v0x5618005c7e70, 255;
E_0x5618005c7390/64 .event anyedge, v0x5618005c7e70_255;
E_0x5618005c7390 .event/or E_0x5618005c7390/0, E_0x5618005c7390/1, E_0x5618005c7390/2, E_0x5618005c7390/3, E_0x5618005c7390/4, E_0x5618005c7390/5, E_0x5618005c7390/6, E_0x5618005c7390/7, E_0x5618005c7390/8, E_0x5618005c7390/9, E_0x5618005c7390/10, E_0x5618005c7390/11, E_0x5618005c7390/12, E_0x5618005c7390/13, E_0x5618005c7390/14, E_0x5618005c7390/15, E_0x5618005c7390/16, E_0x5618005c7390/17, E_0x5618005c7390/18, E_0x5618005c7390/19, E_0x5618005c7390/20, E_0x5618005c7390/21, E_0x5618005c7390/22, E_0x5618005c7390/23, E_0x5618005c7390/24, E_0x5618005c7390/25, E_0x5618005c7390/26, E_0x5618005c7390/27, E_0x5618005c7390/28, E_0x5618005c7390/29, E_0x5618005c7390/30, E_0x5618005c7390/31, E_0x5618005c7390/32, E_0x5618005c7390/33, E_0x5618005c7390/34, E_0x5618005c7390/35, E_0x5618005c7390/36, E_0x5618005c7390/37, E_0x5618005c7390/38, E_0x5618005c7390/39, E_0x5618005c7390/40, E_0x5618005c7390/41, E_0x5618005c7390/42, E_0x5618005c7390/43, E_0x5618005c7390/44, E_0x5618005c7390/45, E_0x5618005c7390/46, E_0x5618005c7390/47, E_0x5618005c7390/48, E_0x5618005c7390/49, E_0x5618005c7390/50, E_0x5618005c7390/51, E_0x5618005c7390/52, E_0x5618005c7390/53, E_0x5618005c7390/54, E_0x5618005c7390/55, E_0x5618005c7390/56, E_0x5618005c7390/57, E_0x5618005c7390/58, E_0x5618005c7390/59, E_0x5618005c7390/60, E_0x5618005c7390/61, E_0x5618005c7390/62, E_0x5618005c7390/63, E_0x5618005c7390/64;
S_0x5618005cbee0 .scope module, "WB_STAGE" "wb_stage" 3 257, 22 24 0, S_0x5618004c4b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x5618005cc0c0 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x56180060a5f0 .functor BUFZ 1, L_0x56180060a120, C4<0>, C4<0>, C4<0>;
L_0x7f98a464b408 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5618005cc2a0_0 .net/2u *"_ivl_0", 3 0, L_0x7f98a464b408;  1 drivers
v0x5618005cc380_0 .net *"_ivl_2", 0 0, L_0x56180060a250;  1 drivers
v0x5618005cc440_0 .net "wb_alu_result", 31 0, L_0x561800609d80;  alias, 1 drivers
v0x5618005cc560_0 .net "wb_mem_data", 31 0, v0x5618005ca880_0;  alias, 1 drivers
v0x5618005cc670_0 .net "wb_mem_to_reg", 0 0, L_0x56180060a190;  alias, 1 drivers
o0x7f98a469eae8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5618005cc760_0 .net "wb_opcode", 3 0, o0x7f98a469eae8;  0 drivers
v0x5618005cc820_0 .net "wb_rd", 5 0, L_0x561800609df0;  alias, 1 drivers
v0x5618005cc930_0 .net "wb_reg_write", 0 0, L_0x56180060a120;  alias, 1 drivers
o0x7f98a469eb18 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5618005cca20_0 .net "wb_rt", 5 0, o0x7f98a469eb18;  0 drivers
v0x5618005ccb00_0 .net "wb_write_data", 31 0, L_0x56180060a430;  alias, 1 drivers
v0x5618005ccbc0_0 .net "wb_write_en", 0 0, L_0x56180060a5f0;  alias, 1 drivers
v0x5618005cccb0_0 .net "wb_write_reg", 5 0, L_0x56180060a340;  alias, 1 drivers
L_0x56180060a250 .cmp/eq 4, o0x7f98a469eae8, L_0x7f98a464b408;
L_0x56180060a340 .functor MUXZ 6, L_0x561800609df0, o0x7f98a469eb18, L_0x56180060a250, C4<>;
L_0x56180060a430 .functor MUXZ 32, L_0x561800609d80, v0x5618005ca880_0, L_0x56180060a190, C4<>;
S_0x5618004c6eb0 .scope module, "cpu_simple" "cpu_simple" 23 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x5618005ec0d0_0 .net "alu_input1", 31 0, L_0x56180060cbc0;  1 drivers
v0x5618005ec1b0_0 .net "alu_input2", 31 0, L_0x56180060d7b0;  1 drivers
o0x7f98a469f6b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5618005ec270_0 .net "clk", 0 0, o0x7f98a469f6b8;  0 drivers
v0x5618005ec310_0 .net "ex_alu_result", 31 0, L_0x56180060e290;  1 drivers
v0x5618005ec400_0 .net "ex_branch_target", 31 0, L_0x56180060e3c0;  1 drivers
v0x5618005ec510_0 .net "ex_neg_flag", 0 0, L_0x56180060de90;  1 drivers
v0x5618005ec5b0_0 .net "ex_wb_alu_result", 31 0, v0x5618005d3ba0_0;  1 drivers
v0x5618005ec700_0 .net "ex_wb_mem_data", 31 0, v0x5618005d3c80_0;  1 drivers
v0x5618005ec7c0_0 .net "ex_wb_mem_to_reg", 0 0, v0x5618005d3d60_0;  1 drivers
v0x5618005ec8f0_0 .net "ex_wb_neg_flag", 0 0, v0x5618005d3e20_0;  1 drivers
v0x5618005eca20_0 .net "ex_wb_opcode", 3 0, v0x5618005d3ee0_0;  1 drivers
v0x5618005ecae0_0 .net "ex_wb_rd", 5 0, v0x5618005d3fc0_0;  1 drivers
v0x5618005ecba0_0 .net "ex_wb_reg_write", 0 0, v0x5618005d41b0_0;  1 drivers
v0x5618005ecc40_0 .net "ex_wb_rt", 5 0, v0x5618005d4270_0;  1 drivers
v0x5618005ecd00_0 .net "ex_wb_zero_flag", 0 0, v0x5618005d4350_0;  1 drivers
v0x5618005ece30_0 .net "ex_write_data", 31 0, L_0x56180060e190;  1 drivers
v0x5618005ecef0_0 .net "ex_zero_flag", 0 0, L_0x56180060dd60;  1 drivers
v0x5618005ed0a0_0 .net "id_alu_op", 2 0, v0x5618005da610_0;  1 drivers
v0x5618005ed160_0 .net "id_alu_src", 0 0, v0x5618005da6f0_0;  1 drivers
v0x5618005ed200_0 .net "id_branch", 0 0, v0x5618005da7c0_0;  1 drivers
v0x5618005ed2a0_0 .net "id_ex_alu_op", 2 0, v0x5618005d7730_0;  1 drivers
v0x5618005ed360_0 .net "id_ex_alu_src", 0 0, v0x5618005d7820_0;  1 drivers
v0x5618005ed400_0 .net "id_ex_branch", 0 0, v0x5618005d7910_0;  1 drivers
v0x5618005ed4a0_0 .net "id_ex_imm", 31 0, v0x5618005d79b0_0;  1 drivers
v0x5618005ed560_0 .net "id_ex_jump", 0 0, v0x5618005d7ac0_0;  1 drivers
v0x5618005ed600_0 .net "id_ex_mem_to_reg", 0 0, v0x5618005d7b80_0;  1 drivers
v0x5618005ed6f0_0 .net "id_ex_mem_write", 0 0, v0x5618005d7c20_0;  1 drivers
v0x5618005ed790_0 .net "id_ex_opcode", 3 0, v0x5618005d7cc0_0;  1 drivers
v0x5618005ed850_0 .net "id_ex_pc", 31 0, v0x5618005d7d80_0;  1 drivers
v0x5618005ed910_0 .net "id_ex_rd", 5 0, v0x5618005d7e90_0;  1 drivers
v0x5618005eda20_0 .net "id_ex_reg_data1", 31 0, v0x5618005d7f50_0;  1 drivers
v0x5618005edb30_0 .net "id_ex_reg_data2", 31 0, v0x5618005d7ff0_0;  1 drivers
v0x5618005edc40_0 .net "id_ex_reg_write", 0 0, v0x5618005d8090_0;  1 drivers
v0x5618005edf40_0 .net "id_ex_rs", 5 0, v0x5618005d8160_0;  1 drivers
v0x5618005ee050_0 .net "id_ex_rt", 5 0, v0x5618005d8230_0;  1 drivers
v0x5618005ee110_0 .net "id_imm", 31 0, v0x5618005dafc0_0;  1 drivers
v0x5618005ee1d0_0 .net "id_jump", 0 0, v0x5618005da8c0_0;  1 drivers
v0x5618005ee270_0 .net "id_mem_to_reg", 0 0, v0x5618005da990_0;  1 drivers
v0x5618005ee310_0 .net "id_mem_write", 0 0, v0x5618005daa80_0;  1 drivers
v0x5618005ee3b0_0 .net "id_opcode", 3 0, L_0x56180060b220;  1 drivers
v0x5618005ee4c0_0 .net "id_pc", 31 0, L_0x56180060b030;  1 drivers
v0x5618005ee5d0_0 .net "id_rd", 5 0, L_0x56180060b180;  1 drivers
v0x5618005ee6e0_0 .net "id_reg_data1", 31 0, L_0x56180060b7a0;  1 drivers
v0x5618005ee7a0_0 .net "id_reg_data2", 31 0, L_0x56180060bc80;  1 drivers
v0x5618005ee860_0 .net "id_reg_write", 0 0, v0x5618005dabf0_0;  1 drivers
v0x5618005ee900_0 .net "id_rs", 5 0, L_0x56180060b0a0;  1 drivers
v0x5618005eea10_0 .net "id_rt", 5 0, L_0x56180060b110;  1 drivers
v0x5618005eeb20_0 .net "if_flush", 0 0, L_0x56180060aa40;  1 drivers
v0x5618005eec10_0 .net "if_id_instr", 31 0, v0x5618005df6e0_0;  1 drivers
v0x5618005eecd0_0 .net "if_id_pc", 31 0, v0x5618005df8d0_0;  1 drivers
v0x5618005eed90_0 .net "if_instr", 31 0, v0x5618005e0720_0;  1 drivers
v0x5618005eeea0_0 .net "if_next_pc", 31 0, L_0x56180060a880;  1 drivers
v0x5618005eef60_0 .net "if_pc", 31 0, v0x5618005e4bf0_0;  1 drivers
v0x5618005ef020_0 .net "mem_alu_result", 31 0, L_0x56180060e460;  1 drivers
v0x5618005ef0e0_0 .net "mem_mem_to_reg", 0 0, L_0x56180060e7f0;  1 drivers
v0x5618005ef1d0_0 .net "mem_neg_flag", 0 0, L_0x56180060e6c0;  1 drivers
v0x5618005ef270_0 .net "mem_opcode", 3 0, L_0x56180060e5b0;  1 drivers
v0x5618005ef360_0 .net "mem_rd", 5 0, L_0x56180060e4d0;  1 drivers
v0x5618005ef420_0 .net "mem_read_data", 31 0, v0x5618005e9a30_0;  1 drivers
v0x5618005ef4e0_0 .net "mem_reg_write", 0 0, L_0x56180060e780;  1 drivers
v0x5618005ef580_0 .net "mem_rt", 5 0, L_0x56180060e540;  1 drivers
v0x5618005ef690_0 .net "mem_zero_flag", 0 0, L_0x56180060e650;  1 drivers
o0x7f98a469f7a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5618005ef730_0 .net "rst", 0 0, o0x7f98a469f7a8;  0 drivers
v0x5618005ef7d0_0 .net "wb_write_data", 31 0, L_0x56180060eb60;  1 drivers
v0x5618005ef870_0 .net "wb_write_en", 0 0, L_0x56180060ed20;  1 drivers
v0x5618005ef910_0 .net "wb_write_reg", 5 0, L_0x56180060e9e0;  1 drivers
L_0x56180060ab40 .part v0x5618005df6e0_0, 0, 4;
S_0x5618005d0410 .scope module, "EX_STAGE" "ex_stage" 23 184, 4 24 0, S_0x5618004c6eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x5618005d05f0 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x56180060e190 .functor BUFZ 32, L_0x56180060d7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f98a464b7b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5618005d1d60_0 .net/2u *"_ivl_0", 3 0, L_0x7f98a464b7b0;  1 drivers
v0x5618005d1e40_0 .net *"_ivl_2", 0 0, L_0x56180060dfc0;  1 drivers
L_0x7f98a464b7f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5618005d1f00_0 .net/2u *"_ivl_4", 31 0, L_0x7f98a464b7f8;  1 drivers
v0x5618005d1fc0_0 .net *"_ivl_6", 31 0, L_0x56180060e0f0;  1 drivers
v0x5618005d20a0_0 .net "alu_op", 2 0, v0x5618005d7730_0;  alias, 1 drivers
v0x5618005d21b0_0 .net "alu_operand_b", 31 0, L_0x56180060d9c0;  1 drivers
v0x5618005d22a0_0 .net "alu_result_wire", 31 0, v0x5618005d1120_0;  1 drivers
v0x5618005d2360_0 .net "alu_src", 0 0, v0x5618005d7820_0;  alias, 1 drivers
v0x5618005d2400_0 .net "ex_alu_result", 31 0, L_0x56180060e290;  alias, 1 drivers
v0x5618005d2550_0 .net "ex_branch_target", 31 0, L_0x56180060e3c0;  alias, 1 drivers
v0x5618005d2610_0 .net "ex_write_data", 31 0, L_0x56180060e190;  alias, 1 drivers
v0x5618005d26d0_0 .net "id_ex_imm", 31 0, v0x5618005d79b0_0;  alias, 1 drivers
o0x7f98a469f3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5618005d2790_0 .net "id_ex_mem_write", 0 0, o0x7f98a469f3e8;  0 drivers
v0x5618005d2850_0 .net "id_ex_opcode", 3 0, v0x5618005d7cc0_0;  alias, 1 drivers
v0x5618005d2930_0 .net "id_ex_pc", 31 0, v0x5618005d7d80_0;  alias, 1 drivers
v0x5618005d29f0_0 .net "id_ex_reg_data1", 31 0, L_0x56180060cbc0;  alias, 1 drivers
v0x5618005d2a90_0 .net "id_ex_reg_data2", 31 0, L_0x56180060d7b0;  alias, 1 drivers
v0x5618005d2b60_0 .net "neg_flag", 0 0, L_0x56180060de90;  alias, 1 drivers
v0x5618005d2c00_0 .net "zero_flag", 0 0, L_0x56180060dd60;  alias, 1 drivers
E_0x5618005d06d0 .event anyedge, v0x5618005d1a60_0, v0x5618005d2790_0;
L_0x56180060dfc0 .cmp/eq 4, v0x5618005d7cc0_0, L_0x7f98a464b7b0;
L_0x56180060e0f0 .arith/sum 32, v0x5618005d7d80_0, L_0x7f98a464b7f8;
L_0x56180060e290 .functor MUXZ 32, v0x5618005d1120_0, L_0x56180060e0f0, L_0x56180060dfc0, C4<>;
S_0x5618005d0730 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x5618005d0410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f98a464b768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005d0a90_0 .net/2u *"_ivl_6", 31 0, L_0x7f98a464b768;  1 drivers
v0x5618005d0b90_0 .net "a", 31 0, L_0x56180060cbc0;  alias, 1 drivers
v0x5618005d0c70_0 .net "alu_control", 2 0, v0x5618005d7730_0;  alias, 1 drivers
v0x5618005d0d30_0 .net "b", 31 0, L_0x56180060d9c0;  alias, 1 drivers
v0x5618005d0e10_0 .net "cmd_add", 0 0, L_0x56180060daf0;  1 drivers
v0x5618005d0f20_0 .net "cmd_neg", 0 0, L_0x56180060dc20;  1 drivers
v0x5618005d0fe0_0 .net "cmd_sub", 0 0, L_0x56180060dcc0;  1 drivers
v0x5618005d1080_0 .net "negative", 0 0, L_0x56180060de90;  alias, 1 drivers
v0x5618005d1120_0 .var "result", 31 0;
v0x5618005d1250_0 .net "zero", 0 0, L_0x56180060dd60;  alias, 1 drivers
E_0x5618005d0a10 .event anyedge, v0x5618005d0c70_0, v0x5618005d0b90_0, v0x5618005d0d30_0;
L_0x56180060daf0 .part v0x5618005d7730_0, 2, 1;
L_0x56180060dc20 .part v0x5618005d7730_0, 1, 1;
L_0x56180060dcc0 .part v0x5618005d7730_0, 0, 1;
L_0x56180060dd60 .cmp/eq 32, v0x5618005d1120_0, L_0x7f98a464b768;
L_0x56180060de90 .part v0x5618005d1120_0, 31, 1;
S_0x5618005d1330 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x5618005d0410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x5618005d1530_0 .net "in0", 31 0, L_0x56180060d7b0;  alias, 1 drivers
v0x5618005d15d0_0 .net "in1", 31 0, v0x5618005d79b0_0;  alias, 1 drivers
v0x5618005d1670_0 .net "out", 31 0, L_0x56180060d9c0;  alias, 1 drivers
v0x5618005d1710_0 .net "sel", 0 0, v0x5618005d7820_0;  alias, 1 drivers
L_0x56180060d9c0 .functor MUXZ 32, L_0x56180060d7b0, v0x5618005d79b0_0, v0x5618005d7820_0, C4<>;
S_0x5618005d1810 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x5618005d0410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x5618005d1a60_0 .net "a", 31 0, v0x5618005d7d80_0;  alias, 1 drivers
v0x5618005d1b60_0 .net "b", 31 0, v0x5618005d79b0_0;  alias, 1 drivers
v0x5618005d1c20_0 .net "out", 31 0, L_0x56180060e3c0;  alias, 1 drivers
L_0x56180060e3c0 .arith/sum 32, v0x5618005d7d80_0, v0x5618005d79b0_0;
S_0x5618005d2eb0 .scope module, "EX_WB_REG" "exwb" 23 200, 8 23 0, S_0x5618004c6eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x5618005d32c0_0 .net "clk", 0 0, o0x7f98a469f6b8;  alias, 0 drivers
v0x5618005d33a0_0 .net "ex_alu_result", 31 0, L_0x56180060e290;  alias, 1 drivers
v0x5618005d3460_0 .net "ex_mem_data", 31 0, L_0x56180060e190;  alias, 1 drivers
v0x5618005d3560_0 .net "ex_mem_to_reg", 0 0, v0x5618005d7b80_0;  alias, 1 drivers
v0x5618005d3600_0 .net "ex_neg_flag", 0 0, L_0x56180060de90;  alias, 1 drivers
v0x5618005d3740_0 .net "ex_opcode", 3 0, v0x5618005d7cc0_0;  alias, 1 drivers
v0x5618005d37e0_0 .net "ex_rd", 5 0, v0x5618005d7e90_0;  alias, 1 drivers
v0x5618005d38a0_0 .net "ex_reg_write", 0 0, v0x5618005d8090_0;  alias, 1 drivers
v0x5618005d3960_0 .net "ex_rt", 5 0, v0x5618005d8230_0;  alias, 1 drivers
v0x5618005d3a40_0 .net "ex_zero_flag", 0 0, L_0x56180060dd60;  alias, 1 drivers
v0x5618005d3ae0_0 .net "rst", 0 0, o0x7f98a469f7a8;  alias, 0 drivers
v0x5618005d3ba0_0 .var "wb_alu_result", 31 0;
v0x5618005d3c80_0 .var "wb_mem_data", 31 0;
v0x5618005d3d60_0 .var "wb_mem_to_reg", 0 0;
v0x5618005d3e20_0 .var "wb_neg_flag", 0 0;
v0x5618005d3ee0_0 .var "wb_opcode", 3 0;
v0x5618005d3fc0_0 .var "wb_rd", 5 0;
v0x5618005d41b0_0 .var "wb_reg_write", 0 0;
v0x5618005d4270_0 .var "wb_rt", 5 0;
v0x5618005d4350_0 .var "wb_zero_flag", 0 0;
E_0x5618005d0930 .event posedge, v0x5618005d32c0_0;
S_0x5618005d4740 .scope module, "FORWARD_UNIT" "forwarding" 23 168, 9 27 0, S_0x5618004c6eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x56180060c060 .functor AND 1, L_0x56180060bf30, v0x5618005d41b0_0, C4<1>, C4<1>;
L_0x56180060c3b0 .functor AND 1, L_0x56180060c060, L_0x56180060c290, C4<1>, C4<1>;
L_0x56180060c620 .functor AND 1, L_0x56180060c4c0, L_0x56180060e780, C4<1>, C4<1>;
L_0x56180060c930 .functor AND 1, L_0x56180060c620, L_0x56180060c7c0, C4<1>, C4<1>;
L_0x56180060ce70 .functor AND 1, L_0x56180060cd40, v0x5618005d41b0_0, C4<1>, C4<1>;
L_0x56180060d0c0 .functor AND 1, L_0x56180060ce70, L_0x56180060cf80, C4<1>, C4<1>;
L_0x56180060d2e0 .functor AND 1, L_0x56180060d1d0, L_0x56180060e780, C4<1>, C4<1>;
L_0x56180060d270 .functor AND 1, L_0x56180060d2e0, L_0x56180060d490, C4<1>, C4<1>;
v0x5618005d4a50_0 .net *"_ivl_0", 0 0, L_0x56180060bf30;  1 drivers
v0x5618005d4b10_0 .net *"_ivl_10", 0 0, L_0x56180060c290;  1 drivers
v0x5618005d4bd0_0 .net *"_ivl_13", 0 0, L_0x56180060c3b0;  1 drivers
v0x5618005d4c70_0 .net *"_ivl_14", 0 0, L_0x56180060c4c0;  1 drivers
v0x5618005d4d30_0 .net *"_ivl_17", 0 0, L_0x56180060c620;  1 drivers
v0x5618005d4e40_0 .net *"_ivl_18", 31 0, L_0x56180060c720;  1 drivers
L_0x7f98a464b5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005d4f20_0 .net *"_ivl_21", 25 0, L_0x7f98a464b5b8;  1 drivers
L_0x7f98a464b600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005d5000_0 .net/2u *"_ivl_22", 31 0, L_0x7f98a464b600;  1 drivers
v0x5618005d50e0_0 .net *"_ivl_24", 0 0, L_0x56180060c7c0;  1 drivers
v0x5618005d51a0_0 .net *"_ivl_27", 0 0, L_0x56180060c930;  1 drivers
v0x5618005d5260_0 .net *"_ivl_28", 31 0, L_0x56180060ca40;  1 drivers
v0x5618005d5340_0 .net *"_ivl_3", 0 0, L_0x56180060c060;  1 drivers
v0x5618005d5400_0 .net *"_ivl_32", 0 0, L_0x56180060cd40;  1 drivers
v0x5618005d54c0_0 .net *"_ivl_35", 0 0, L_0x56180060ce70;  1 drivers
v0x5618005d5580_0 .net *"_ivl_36", 31 0, L_0x56180060cee0;  1 drivers
L_0x7f98a464b648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005d5660_0 .net *"_ivl_39", 25 0, L_0x7f98a464b648;  1 drivers
v0x5618005d5740_0 .net *"_ivl_4", 31 0, L_0x56180060c160;  1 drivers
L_0x7f98a464b690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005d5930_0 .net/2u *"_ivl_40", 31 0, L_0x7f98a464b690;  1 drivers
v0x5618005d5a10_0 .net *"_ivl_42", 0 0, L_0x56180060cf80;  1 drivers
v0x5618005d5ad0_0 .net *"_ivl_45", 0 0, L_0x56180060d0c0;  1 drivers
v0x5618005d5b90_0 .net *"_ivl_46", 0 0, L_0x56180060d1d0;  1 drivers
v0x5618005d5c50_0 .net *"_ivl_49", 0 0, L_0x56180060d2e0;  1 drivers
v0x5618005d5d10_0 .net *"_ivl_50", 31 0, L_0x56180060d3a0;  1 drivers
L_0x7f98a464b6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005d5df0_0 .net *"_ivl_53", 25 0, L_0x7f98a464b6d8;  1 drivers
L_0x7f98a464b720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005d5ed0_0 .net/2u *"_ivl_54", 31 0, L_0x7f98a464b720;  1 drivers
v0x5618005d5fb0_0 .net *"_ivl_56", 0 0, L_0x56180060d490;  1 drivers
v0x5618005d6070_0 .net *"_ivl_59", 0 0, L_0x56180060d270;  1 drivers
v0x5618005d6130_0 .net *"_ivl_60", 31 0, L_0x56180060d6c0;  1 drivers
L_0x7f98a464b528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005d6210_0 .net *"_ivl_7", 25 0, L_0x7f98a464b528;  1 drivers
L_0x7f98a464b570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618005d62f0_0 .net/2u *"_ivl_8", 31 0, L_0x7f98a464b570;  1 drivers
v0x5618005d63d0_0 .net "alu_input1", 31 0, L_0x56180060cbc0;  alias, 1 drivers
v0x5618005d6490_0 .net "alu_input2", 31 0, L_0x56180060d7b0;  alias, 1 drivers
v0x5618005d65a0_0 .net "ex_wb_alu_result", 31 0, v0x5618005d3ba0_0;  alias, 1 drivers
v0x5618005d6870_0 .net "ex_wb_rd", 5 0, v0x5618005d3fc0_0;  alias, 1 drivers
v0x5618005d6910_0 .net "ex_wb_reg_write", 0 0, v0x5618005d41b0_0;  alias, 1 drivers
v0x5618005d69b0_0 .net "id_ex_reg_data1", 31 0, v0x5618005d7f50_0;  alias, 1 drivers
v0x5618005d6a50_0 .net "id_ex_reg_data2", 31 0, v0x5618005d7ff0_0;  alias, 1 drivers
v0x5618005d6b30_0 .net "id_ex_rs", 5 0, v0x5618005d8160_0;  alias, 1 drivers
v0x5618005d6c10_0 .net "id_ex_rt", 5 0, v0x5618005d8230_0;  alias, 1 drivers
v0x5618005d6d00_0 .net "mem_alu_result", 31 0, L_0x56180060e460;  alias, 1 drivers
v0x5618005d6dc0_0 .net "mem_rd", 5 0, L_0x56180060e4d0;  alias, 1 drivers
v0x5618005d6ea0_0 .net "mem_reg_write", 0 0, L_0x56180060e780;  alias, 1 drivers
L_0x56180060bf30 .cmp/eq 6, v0x5618005d8160_0, v0x5618005d3fc0_0;
L_0x56180060c160 .concat [ 6 26 0 0], v0x5618005d8160_0, L_0x7f98a464b528;
L_0x56180060c290 .cmp/ne 32, L_0x56180060c160, L_0x7f98a464b570;
L_0x56180060c4c0 .cmp/eq 6, v0x5618005d8160_0, L_0x56180060e4d0;
L_0x56180060c720 .concat [ 6 26 0 0], v0x5618005d8160_0, L_0x7f98a464b5b8;
L_0x56180060c7c0 .cmp/ne 32, L_0x56180060c720, L_0x7f98a464b600;
L_0x56180060ca40 .functor MUXZ 32, v0x5618005d7f50_0, L_0x56180060e460, L_0x56180060c930, C4<>;
L_0x56180060cbc0 .functor MUXZ 32, L_0x56180060ca40, v0x5618005d3ba0_0, L_0x56180060c3b0, C4<>;
L_0x56180060cd40 .cmp/eq 6, v0x5618005d8230_0, v0x5618005d3fc0_0;
L_0x56180060cee0 .concat [ 6 26 0 0], v0x5618005d8230_0, L_0x7f98a464b648;
L_0x56180060cf80 .cmp/ne 32, L_0x56180060cee0, L_0x7f98a464b690;
L_0x56180060d1d0 .cmp/eq 6, v0x5618005d8230_0, L_0x56180060e4d0;
L_0x56180060d3a0 .concat [ 6 26 0 0], v0x5618005d8230_0, L_0x7f98a464b6d8;
L_0x56180060d490 .cmp/ne 32, L_0x56180060d3a0, L_0x7f98a464b720;
L_0x56180060d6c0 .functor MUXZ 32, v0x5618005d7ff0_0, L_0x56180060e460, L_0x56180060d270, C4<>;
L_0x56180060d7b0 .functor MUXZ 32, L_0x56180060d6c0, v0x5618005d3ba0_0, L_0x56180060d0c0, C4<>;
S_0x5618005d7150 .scope module, "ID_EX_REG" "idex" 23 132, 10 23 0, S_0x5618004c6eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x5618005d7640_0 .net "clk", 0 0, o0x7f98a469f6b8;  alias, 0 drivers
v0x5618005d7730_0 .var "ex_alu_op", 2 0;
v0x5618005d7820_0 .var "ex_alu_src", 0 0;
v0x5618005d7910_0 .var "ex_branch", 0 0;
v0x5618005d79b0_0 .var "ex_imm", 31 0;
v0x5618005d7ac0_0 .var "ex_jump", 0 0;
v0x5618005d7b80_0 .var "ex_mem_to_reg", 0 0;
v0x5618005d7c20_0 .var "ex_mem_write", 0 0;
v0x5618005d7cc0_0 .var "ex_opcode", 3 0;
v0x5618005d7d80_0 .var "ex_pc", 31 0;
v0x5618005d7e90_0 .var "ex_rd", 5 0;
v0x5618005d7f50_0 .var "ex_reg_data1", 31 0;
v0x5618005d7ff0_0 .var "ex_reg_data2", 31 0;
v0x5618005d8090_0 .var "ex_reg_write", 0 0;
v0x5618005d8160_0 .var "ex_rs", 5 0;
v0x5618005d8230_0 .var "ex_rt", 5 0;
v0x5618005d8320_0 .net "id_alu_op", 2 0, v0x5618005da610_0;  alias, 1 drivers
v0x5618005d84f0_0 .net "id_alu_src", 0 0, v0x5618005da6f0_0;  alias, 1 drivers
v0x5618005d85b0_0 .net "id_branch", 0 0, v0x5618005da7c0_0;  alias, 1 drivers
v0x5618005d8670_0 .net "id_imm", 31 0, v0x5618005dafc0_0;  alias, 1 drivers
v0x5618005d8750_0 .net "id_jump", 0 0, v0x5618005da8c0_0;  alias, 1 drivers
v0x5618005d8810_0 .net "id_mem_to_reg", 0 0, v0x5618005da990_0;  alias, 1 drivers
v0x5618005d88d0_0 .net "id_mem_write", 0 0, v0x5618005daa80_0;  alias, 1 drivers
v0x5618005d8990_0 .net "id_opcode", 3 0, L_0x56180060b220;  alias, 1 drivers
v0x5618005d8a70_0 .net "id_pc", 31 0, L_0x56180060b030;  alias, 1 drivers
v0x5618005d8b50_0 .net "id_rd", 5 0, L_0x56180060b180;  alias, 1 drivers
v0x5618005d8c30_0 .net "id_reg_data1", 31 0, L_0x56180060b7a0;  alias, 1 drivers
v0x5618005d8d10_0 .net "id_reg_data2", 31 0, L_0x56180060bc80;  alias, 1 drivers
v0x5618005d8df0_0 .net "id_reg_write", 0 0, v0x5618005dabf0_0;  alias, 1 drivers
v0x5618005d8eb0_0 .net "id_rs", 5 0, L_0x56180060b0a0;  alias, 1 drivers
v0x5618005d8f90_0 .net "id_rt", 5 0, L_0x56180060b110;  alias, 1 drivers
v0x5618005d9070_0 .net "rst", 0 0, o0x7f98a469f7a8;  alias, 0 drivers
S_0x5618005d9600 .scope module, "ID_STAGE" "id_stage" 23 106, 11 23 0, S_0x5618004c6eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x56180060b030 .functor BUFZ 32, v0x5618005df8d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56180060b0a0 .functor BUFZ 6, L_0x56180060ad10, C4<000000>, C4<000000>, C4<000000>;
L_0x56180060b110 .functor BUFZ 6, L_0x56180060adb0, C4<000000>, C4<000000>, C4<000000>;
L_0x56180060b180 .functor BUFZ 6, L_0x56180060ae50, C4<000000>, C4<000000>, C4<000000>;
L_0x56180060b220 .functor BUFZ 4, L_0x56180060ac70, C4<0000>, C4<0000>, C4<0000>;
v0x5618005dd830_0 .net "clk", 0 0, o0x7f98a469f6b8;  alias, 0 drivers
v0x5618005dd8f0_0 .net "id_alu_op", 2 0, v0x5618005da610_0;  alias, 1 drivers
v0x5618005dda00_0 .net "id_alu_src", 0 0, v0x5618005da6f0_0;  alias, 1 drivers
v0x5618005ddaf0_0 .net "id_branch", 0 0, v0x5618005da7c0_0;  alias, 1 drivers
v0x5618005ddbe0_0 .net "id_imm", 31 0, v0x5618005dafc0_0;  alias, 1 drivers
v0x5618005ddd20_0 .net "id_jump", 0 0, v0x5618005da8c0_0;  alias, 1 drivers
v0x5618005dde10_0 .net "id_mem_to_reg", 0 0, v0x5618005da990_0;  alias, 1 drivers
v0x5618005ddf00_0 .net "id_mem_write", 0 0, v0x5618005daa80_0;  alias, 1 drivers
v0x5618005ddff0_0 .net "id_opcode", 3 0, L_0x56180060b220;  alias, 1 drivers
v0x5618005de0b0_0 .net "id_pc", 31 0, L_0x56180060b030;  alias, 1 drivers
v0x5618005de150_0 .net "id_rd", 5 0, L_0x56180060b180;  alias, 1 drivers
v0x5618005de1f0_0 .net "id_reg_data1", 31 0, L_0x56180060b7a0;  alias, 1 drivers
v0x5618005de290_0 .net "id_reg_data2", 31 0, L_0x56180060bc80;  alias, 1 drivers
v0x5618005de3a0_0 .net "id_reg_write", 0 0, v0x5618005dabf0_0;  alias, 1 drivers
v0x5618005de490_0 .net "id_rs", 5 0, L_0x56180060b0a0;  alias, 1 drivers
v0x5618005de550_0 .net "id_rt", 5 0, L_0x56180060b110;  alias, 1 drivers
v0x5618005de5f0_0 .net "if_id_instr", 31 0, v0x5618005df6e0_0;  alias, 1 drivers
v0x5618005de7a0_0 .net "if_id_pc", 31 0, v0x5618005df8d0_0;  alias, 1 drivers
v0x5618005de860_0 .net "opcode", 3 0, L_0x56180060ac70;  1 drivers
v0x5618005de920_0 .net "rd", 5 0, L_0x56180060ae50;  1 drivers
v0x5618005de9e0_0 .net "rs", 5 0, L_0x56180060ad10;  1 drivers
v0x5618005deaa0_0 .net "rst", 0 0, o0x7f98a469f7a8;  alias, 0 drivers
v0x5618005deb40_0 .net "rt", 5 0, L_0x56180060adb0;  1 drivers
v0x5618005debe0_0 .net "wb_reg_write", 0 0, L_0x56180060ed20;  alias, 1 drivers
v0x5618005dec80_0 .net "wb_write_data", 31 0, L_0x56180060eb60;  alias, 1 drivers
v0x5618005ded20_0 .net "wb_write_reg", 5 0, L_0x56180060e9e0;  alias, 1 drivers
E_0x5618005d9a50 .event anyedge, v0x5618005dab50_0, v0x5618005db0d0_0, v0x5618005de920_0;
L_0x56180060ac70 .part v0x5618005df6e0_0, 0, 4;
L_0x56180060ad10 .part v0x5618005df6e0_0, 10, 6;
L_0x56180060adb0 .part v0x5618005df6e0_0, 4, 6;
L_0x56180060ae50 .part v0x5618005df6e0_0, 16, 6;
S_0x5618005d9ad0 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x5618005d9600;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x5618005d9cd0 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x5618005d9d10 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x5618005d9d50 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x5618005d9d90 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x5618005d9dd0 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x5618005d9e10 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x5618005d9e50 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x5618005d9e90 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x5618005d9ed0 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x5618005d9f10 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x5618005d9f50 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x5618005da610_0 .var "alu_op", 2 0;
v0x5618005da6f0_0 .var "alu_src", 0 0;
v0x5618005da7c0_0 .var "branch", 0 0;
v0x5618005da8c0_0 .var "jump", 0 0;
v0x5618005da990_0 .var "mem_to_reg", 0 0;
v0x5618005daa80_0 .var "mem_write", 0 0;
v0x5618005dab50_0 .net "opcode", 3 0, L_0x56180060ac70;  alias, 1 drivers
v0x5618005dabf0_0 .var "reg_write", 0 0;
E_0x5618005da5b0 .event anyedge, v0x5618005dab50_0;
S_0x5618005dad50 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x5618005d9600;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x5618005dafc0_0 .var "imm_out", 31 0;
v0x5618005db0d0_0 .net "instruction", 31 0, v0x5618005df6e0_0;  alias, 1 drivers
E_0x5618005daf40 .event anyedge, v0x5618005db0d0_0;
S_0x5618005db1f0 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x5618005d9600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x56180060b450 .functor AND 1, L_0x56180060ed20, L_0x56180060b290, C4<1>, C4<1>;
L_0x56180060ba80 .functor AND 1, L_0x56180060ed20, L_0x56180060b950, C4<1>, C4<1>;
v0x5618005dc8f0_1 .array/port v0x5618005dc8f0, 1;
L_0x56180060be50 .functor BUFZ 32, v0x5618005dc8f0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5618005dc8f0_2 .array/port v0x5618005dc8f0, 2;
L_0x56180060bec0 .functor BUFZ 32, v0x5618005dc8f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5618005db820_0 .net *"_ivl_0", 0 0, L_0x56180060b290;  1 drivers
v0x5618005db900_0 .net *"_ivl_12", 0 0, L_0x56180060b950;  1 drivers
v0x5618005db9c0_0 .net *"_ivl_15", 0 0, L_0x56180060ba80;  1 drivers
v0x5618005dba90_0 .net *"_ivl_16", 31 0, L_0x56180060baf0;  1 drivers
v0x5618005dbb70_0 .net *"_ivl_18", 7 0, L_0x56180060bb90;  1 drivers
L_0x7f98a464b4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5618005dbca0_0 .net *"_ivl_21", 1 0, L_0x7f98a464b4e0;  1 drivers
v0x5618005dbd80_0 .net *"_ivl_3", 0 0, L_0x56180060b450;  1 drivers
v0x5618005dbe40_0 .net *"_ivl_4", 31 0, L_0x56180060b550;  1 drivers
v0x5618005dbf20_0 .net *"_ivl_6", 7 0, L_0x56180060b5f0;  1 drivers
L_0x7f98a464b498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5618005dc000_0 .net *"_ivl_9", 1 0, L_0x7f98a464b498;  1 drivers
v0x5618005dc0e0_0 .net "clk", 0 0, o0x7f98a469f6b8;  alias, 0 drivers
v0x5618005dc180_0 .net "debug_r1", 31 0, L_0x56180060be50;  1 drivers
v0x5618005dc260_0 .net "debug_r2", 31 0, L_0x56180060bec0;  1 drivers
v0x5618005dc340_0 .var/i "i", 31 0;
v0x5618005dc420_0 .net "read_data1", 31 0, L_0x56180060b7a0;  alias, 1 drivers
v0x5618005dc4e0_0 .net "read_data2", 31 0, L_0x56180060bc80;  alias, 1 drivers
v0x5618005dc580_0 .net "read_reg1", 5 0, L_0x56180060ad10;  alias, 1 drivers
v0x5618005dc750_0 .net "read_reg2", 5 0, L_0x56180060adb0;  alias, 1 drivers
v0x5618005dc830_0 .net "reg_write_en", 0 0, L_0x56180060ed20;  alias, 1 drivers
v0x5618005dc8f0 .array "registers", 63 0, 31 0;
v0x5618005dd3c0_0 .net "rst", 0 0, o0x7f98a469f7a8;  alias, 0 drivers
v0x5618005dd4b0_0 .net "write_data", 31 0, L_0x56180060eb60;  alias, 1 drivers
v0x5618005dd590_0 .net "write_reg", 5 0, L_0x56180060e9e0;  alias, 1 drivers
E_0x5618005db400 .event posedge, v0x5618005d3ae0_0, v0x5618005d32c0_0;
L_0x56180060b290 .cmp/eq 6, L_0x56180060e9e0, L_0x56180060ad10;
L_0x56180060b550 .array/port v0x5618005dc8f0, L_0x56180060b5f0;
L_0x56180060b5f0 .concat [ 6 2 0 0], L_0x56180060ad10, L_0x7f98a464b498;
L_0x56180060b7a0 .functor MUXZ 32, L_0x56180060b550, L_0x56180060eb60, L_0x56180060b450, C4<>;
L_0x56180060b950 .cmp/eq 6, L_0x56180060e9e0, L_0x56180060adb0;
L_0x56180060baf0 .array/port v0x5618005dc8f0, L_0x56180060bb90;
L_0x56180060bb90 .concat [ 6 2 0 0], L_0x56180060adb0, L_0x7f98a464b4e0;
L_0x56180060bc80 .functor MUXZ 32, L_0x56180060baf0, L_0x56180060eb60, L_0x56180060ba80, C4<>;
S_0x5618005db440 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x5618005db1f0;
 .timescale -9 -12;
v0x5618005db640_0 .var "reg_index", 5 0;
v0x5618005db740_0 .var "reg_value", 31 0;
TD_cpu_simple.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x5618005db740_0;
    %load/vec4 v0x5618005db640_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x5618005dc8f0, 4, 0;
    %end;
S_0x5618005df130 .scope module, "IF_ID_REG" "ifid" 23 96, 15 23 0, S_0x5618004c6eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x5618005df470_0 .net "clk", 0 0, o0x7f98a469f6b8;  alias, 0 drivers
v0x5618005df530_0 .net "flush", 0 0, L_0x56180060aa40;  alias, 1 drivers
v0x5618005df5f0_0 .net "instr_in", 31 0, v0x5618005e0720_0;  alias, 1 drivers
v0x5618005df6e0_0 .var "instr_out", 31 0;
v0x5618005df7a0_0 .net "pc_in", 31 0, v0x5618005e4bf0_0;  alias, 1 drivers
v0x5618005df8d0_0 .var "pc_out", 31 0;
E_0x5618005df3f0 .event negedge, v0x5618005d32c0_0;
S_0x5618005dfa70 .scope module, "IF_IMEM_INST" "im_simple" 23 91, 24 7 0, S_0x5618004c6eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x5618005dfc50 .param/l "MEM_SIZE" 0 24 11, +C4<00000000000000000000000100000000>;
v0x5618005e0610_0 .net "address", 31 0, v0x5618005e4bf0_0;  alias, 1 drivers
v0x5618005e0720_0 .var "instruction", 31 0;
v0x5618005e07f0 .array "mem", 255 0, 31 0;
v0x5618005e07f0_0 .array/port v0x5618005e07f0, 0;
v0x5618005e07f0_1 .array/port v0x5618005e07f0, 1;
v0x5618005e07f0_2 .array/port v0x5618005e07f0, 2;
E_0x5618005dfda0/0 .event anyedge, v0x5618005df7a0_0, v0x5618005e07f0_0, v0x5618005e07f0_1, v0x5618005e07f0_2;
v0x5618005e07f0_3 .array/port v0x5618005e07f0, 3;
v0x5618005e07f0_4 .array/port v0x5618005e07f0, 4;
v0x5618005e07f0_5 .array/port v0x5618005e07f0, 5;
v0x5618005e07f0_6 .array/port v0x5618005e07f0, 6;
E_0x5618005dfda0/1 .event anyedge, v0x5618005e07f0_3, v0x5618005e07f0_4, v0x5618005e07f0_5, v0x5618005e07f0_6;
v0x5618005e07f0_7 .array/port v0x5618005e07f0, 7;
v0x5618005e07f0_8 .array/port v0x5618005e07f0, 8;
v0x5618005e07f0_9 .array/port v0x5618005e07f0, 9;
v0x5618005e07f0_10 .array/port v0x5618005e07f0, 10;
E_0x5618005dfda0/2 .event anyedge, v0x5618005e07f0_7, v0x5618005e07f0_8, v0x5618005e07f0_9, v0x5618005e07f0_10;
v0x5618005e07f0_11 .array/port v0x5618005e07f0, 11;
v0x5618005e07f0_12 .array/port v0x5618005e07f0, 12;
v0x5618005e07f0_13 .array/port v0x5618005e07f0, 13;
v0x5618005e07f0_14 .array/port v0x5618005e07f0, 14;
E_0x5618005dfda0/3 .event anyedge, v0x5618005e07f0_11, v0x5618005e07f0_12, v0x5618005e07f0_13, v0x5618005e07f0_14;
v0x5618005e07f0_15 .array/port v0x5618005e07f0, 15;
v0x5618005e07f0_16 .array/port v0x5618005e07f0, 16;
v0x5618005e07f0_17 .array/port v0x5618005e07f0, 17;
v0x5618005e07f0_18 .array/port v0x5618005e07f0, 18;
E_0x5618005dfda0/4 .event anyedge, v0x5618005e07f0_15, v0x5618005e07f0_16, v0x5618005e07f0_17, v0x5618005e07f0_18;
v0x5618005e07f0_19 .array/port v0x5618005e07f0, 19;
v0x5618005e07f0_20 .array/port v0x5618005e07f0, 20;
v0x5618005e07f0_21 .array/port v0x5618005e07f0, 21;
v0x5618005e07f0_22 .array/port v0x5618005e07f0, 22;
E_0x5618005dfda0/5 .event anyedge, v0x5618005e07f0_19, v0x5618005e07f0_20, v0x5618005e07f0_21, v0x5618005e07f0_22;
v0x5618005e07f0_23 .array/port v0x5618005e07f0, 23;
v0x5618005e07f0_24 .array/port v0x5618005e07f0, 24;
v0x5618005e07f0_25 .array/port v0x5618005e07f0, 25;
v0x5618005e07f0_26 .array/port v0x5618005e07f0, 26;
E_0x5618005dfda0/6 .event anyedge, v0x5618005e07f0_23, v0x5618005e07f0_24, v0x5618005e07f0_25, v0x5618005e07f0_26;
v0x5618005e07f0_27 .array/port v0x5618005e07f0, 27;
v0x5618005e07f0_28 .array/port v0x5618005e07f0, 28;
v0x5618005e07f0_29 .array/port v0x5618005e07f0, 29;
v0x5618005e07f0_30 .array/port v0x5618005e07f0, 30;
E_0x5618005dfda0/7 .event anyedge, v0x5618005e07f0_27, v0x5618005e07f0_28, v0x5618005e07f0_29, v0x5618005e07f0_30;
v0x5618005e07f0_31 .array/port v0x5618005e07f0, 31;
v0x5618005e07f0_32 .array/port v0x5618005e07f0, 32;
v0x5618005e07f0_33 .array/port v0x5618005e07f0, 33;
v0x5618005e07f0_34 .array/port v0x5618005e07f0, 34;
E_0x5618005dfda0/8 .event anyedge, v0x5618005e07f0_31, v0x5618005e07f0_32, v0x5618005e07f0_33, v0x5618005e07f0_34;
v0x5618005e07f0_35 .array/port v0x5618005e07f0, 35;
v0x5618005e07f0_36 .array/port v0x5618005e07f0, 36;
v0x5618005e07f0_37 .array/port v0x5618005e07f0, 37;
v0x5618005e07f0_38 .array/port v0x5618005e07f0, 38;
E_0x5618005dfda0/9 .event anyedge, v0x5618005e07f0_35, v0x5618005e07f0_36, v0x5618005e07f0_37, v0x5618005e07f0_38;
v0x5618005e07f0_39 .array/port v0x5618005e07f0, 39;
v0x5618005e07f0_40 .array/port v0x5618005e07f0, 40;
v0x5618005e07f0_41 .array/port v0x5618005e07f0, 41;
v0x5618005e07f0_42 .array/port v0x5618005e07f0, 42;
E_0x5618005dfda0/10 .event anyedge, v0x5618005e07f0_39, v0x5618005e07f0_40, v0x5618005e07f0_41, v0x5618005e07f0_42;
v0x5618005e07f0_43 .array/port v0x5618005e07f0, 43;
v0x5618005e07f0_44 .array/port v0x5618005e07f0, 44;
v0x5618005e07f0_45 .array/port v0x5618005e07f0, 45;
v0x5618005e07f0_46 .array/port v0x5618005e07f0, 46;
E_0x5618005dfda0/11 .event anyedge, v0x5618005e07f0_43, v0x5618005e07f0_44, v0x5618005e07f0_45, v0x5618005e07f0_46;
v0x5618005e07f0_47 .array/port v0x5618005e07f0, 47;
v0x5618005e07f0_48 .array/port v0x5618005e07f0, 48;
v0x5618005e07f0_49 .array/port v0x5618005e07f0, 49;
v0x5618005e07f0_50 .array/port v0x5618005e07f0, 50;
E_0x5618005dfda0/12 .event anyedge, v0x5618005e07f0_47, v0x5618005e07f0_48, v0x5618005e07f0_49, v0x5618005e07f0_50;
v0x5618005e07f0_51 .array/port v0x5618005e07f0, 51;
v0x5618005e07f0_52 .array/port v0x5618005e07f0, 52;
v0x5618005e07f0_53 .array/port v0x5618005e07f0, 53;
v0x5618005e07f0_54 .array/port v0x5618005e07f0, 54;
E_0x5618005dfda0/13 .event anyedge, v0x5618005e07f0_51, v0x5618005e07f0_52, v0x5618005e07f0_53, v0x5618005e07f0_54;
v0x5618005e07f0_55 .array/port v0x5618005e07f0, 55;
v0x5618005e07f0_56 .array/port v0x5618005e07f0, 56;
v0x5618005e07f0_57 .array/port v0x5618005e07f0, 57;
v0x5618005e07f0_58 .array/port v0x5618005e07f0, 58;
E_0x5618005dfda0/14 .event anyedge, v0x5618005e07f0_55, v0x5618005e07f0_56, v0x5618005e07f0_57, v0x5618005e07f0_58;
v0x5618005e07f0_59 .array/port v0x5618005e07f0, 59;
v0x5618005e07f0_60 .array/port v0x5618005e07f0, 60;
v0x5618005e07f0_61 .array/port v0x5618005e07f0, 61;
v0x5618005e07f0_62 .array/port v0x5618005e07f0, 62;
E_0x5618005dfda0/15 .event anyedge, v0x5618005e07f0_59, v0x5618005e07f0_60, v0x5618005e07f0_61, v0x5618005e07f0_62;
v0x5618005e07f0_63 .array/port v0x5618005e07f0, 63;
v0x5618005e07f0_64 .array/port v0x5618005e07f0, 64;
v0x5618005e07f0_65 .array/port v0x5618005e07f0, 65;
v0x5618005e07f0_66 .array/port v0x5618005e07f0, 66;
E_0x5618005dfda0/16 .event anyedge, v0x5618005e07f0_63, v0x5618005e07f0_64, v0x5618005e07f0_65, v0x5618005e07f0_66;
v0x5618005e07f0_67 .array/port v0x5618005e07f0, 67;
v0x5618005e07f0_68 .array/port v0x5618005e07f0, 68;
v0x5618005e07f0_69 .array/port v0x5618005e07f0, 69;
v0x5618005e07f0_70 .array/port v0x5618005e07f0, 70;
E_0x5618005dfda0/17 .event anyedge, v0x5618005e07f0_67, v0x5618005e07f0_68, v0x5618005e07f0_69, v0x5618005e07f0_70;
v0x5618005e07f0_71 .array/port v0x5618005e07f0, 71;
v0x5618005e07f0_72 .array/port v0x5618005e07f0, 72;
v0x5618005e07f0_73 .array/port v0x5618005e07f0, 73;
v0x5618005e07f0_74 .array/port v0x5618005e07f0, 74;
E_0x5618005dfda0/18 .event anyedge, v0x5618005e07f0_71, v0x5618005e07f0_72, v0x5618005e07f0_73, v0x5618005e07f0_74;
v0x5618005e07f0_75 .array/port v0x5618005e07f0, 75;
v0x5618005e07f0_76 .array/port v0x5618005e07f0, 76;
v0x5618005e07f0_77 .array/port v0x5618005e07f0, 77;
v0x5618005e07f0_78 .array/port v0x5618005e07f0, 78;
E_0x5618005dfda0/19 .event anyedge, v0x5618005e07f0_75, v0x5618005e07f0_76, v0x5618005e07f0_77, v0x5618005e07f0_78;
v0x5618005e07f0_79 .array/port v0x5618005e07f0, 79;
v0x5618005e07f0_80 .array/port v0x5618005e07f0, 80;
v0x5618005e07f0_81 .array/port v0x5618005e07f0, 81;
v0x5618005e07f0_82 .array/port v0x5618005e07f0, 82;
E_0x5618005dfda0/20 .event anyedge, v0x5618005e07f0_79, v0x5618005e07f0_80, v0x5618005e07f0_81, v0x5618005e07f0_82;
v0x5618005e07f0_83 .array/port v0x5618005e07f0, 83;
v0x5618005e07f0_84 .array/port v0x5618005e07f0, 84;
v0x5618005e07f0_85 .array/port v0x5618005e07f0, 85;
v0x5618005e07f0_86 .array/port v0x5618005e07f0, 86;
E_0x5618005dfda0/21 .event anyedge, v0x5618005e07f0_83, v0x5618005e07f0_84, v0x5618005e07f0_85, v0x5618005e07f0_86;
v0x5618005e07f0_87 .array/port v0x5618005e07f0, 87;
v0x5618005e07f0_88 .array/port v0x5618005e07f0, 88;
v0x5618005e07f0_89 .array/port v0x5618005e07f0, 89;
v0x5618005e07f0_90 .array/port v0x5618005e07f0, 90;
E_0x5618005dfda0/22 .event anyedge, v0x5618005e07f0_87, v0x5618005e07f0_88, v0x5618005e07f0_89, v0x5618005e07f0_90;
v0x5618005e07f0_91 .array/port v0x5618005e07f0, 91;
v0x5618005e07f0_92 .array/port v0x5618005e07f0, 92;
v0x5618005e07f0_93 .array/port v0x5618005e07f0, 93;
v0x5618005e07f0_94 .array/port v0x5618005e07f0, 94;
E_0x5618005dfda0/23 .event anyedge, v0x5618005e07f0_91, v0x5618005e07f0_92, v0x5618005e07f0_93, v0x5618005e07f0_94;
v0x5618005e07f0_95 .array/port v0x5618005e07f0, 95;
v0x5618005e07f0_96 .array/port v0x5618005e07f0, 96;
v0x5618005e07f0_97 .array/port v0x5618005e07f0, 97;
v0x5618005e07f0_98 .array/port v0x5618005e07f0, 98;
E_0x5618005dfda0/24 .event anyedge, v0x5618005e07f0_95, v0x5618005e07f0_96, v0x5618005e07f0_97, v0x5618005e07f0_98;
v0x5618005e07f0_99 .array/port v0x5618005e07f0, 99;
v0x5618005e07f0_100 .array/port v0x5618005e07f0, 100;
v0x5618005e07f0_101 .array/port v0x5618005e07f0, 101;
v0x5618005e07f0_102 .array/port v0x5618005e07f0, 102;
E_0x5618005dfda0/25 .event anyedge, v0x5618005e07f0_99, v0x5618005e07f0_100, v0x5618005e07f0_101, v0x5618005e07f0_102;
v0x5618005e07f0_103 .array/port v0x5618005e07f0, 103;
v0x5618005e07f0_104 .array/port v0x5618005e07f0, 104;
v0x5618005e07f0_105 .array/port v0x5618005e07f0, 105;
v0x5618005e07f0_106 .array/port v0x5618005e07f0, 106;
E_0x5618005dfda0/26 .event anyedge, v0x5618005e07f0_103, v0x5618005e07f0_104, v0x5618005e07f0_105, v0x5618005e07f0_106;
v0x5618005e07f0_107 .array/port v0x5618005e07f0, 107;
v0x5618005e07f0_108 .array/port v0x5618005e07f0, 108;
v0x5618005e07f0_109 .array/port v0x5618005e07f0, 109;
v0x5618005e07f0_110 .array/port v0x5618005e07f0, 110;
E_0x5618005dfda0/27 .event anyedge, v0x5618005e07f0_107, v0x5618005e07f0_108, v0x5618005e07f0_109, v0x5618005e07f0_110;
v0x5618005e07f0_111 .array/port v0x5618005e07f0, 111;
v0x5618005e07f0_112 .array/port v0x5618005e07f0, 112;
v0x5618005e07f0_113 .array/port v0x5618005e07f0, 113;
v0x5618005e07f0_114 .array/port v0x5618005e07f0, 114;
E_0x5618005dfda0/28 .event anyedge, v0x5618005e07f0_111, v0x5618005e07f0_112, v0x5618005e07f0_113, v0x5618005e07f0_114;
v0x5618005e07f0_115 .array/port v0x5618005e07f0, 115;
v0x5618005e07f0_116 .array/port v0x5618005e07f0, 116;
v0x5618005e07f0_117 .array/port v0x5618005e07f0, 117;
v0x5618005e07f0_118 .array/port v0x5618005e07f0, 118;
E_0x5618005dfda0/29 .event anyedge, v0x5618005e07f0_115, v0x5618005e07f0_116, v0x5618005e07f0_117, v0x5618005e07f0_118;
v0x5618005e07f0_119 .array/port v0x5618005e07f0, 119;
v0x5618005e07f0_120 .array/port v0x5618005e07f0, 120;
v0x5618005e07f0_121 .array/port v0x5618005e07f0, 121;
v0x5618005e07f0_122 .array/port v0x5618005e07f0, 122;
E_0x5618005dfda0/30 .event anyedge, v0x5618005e07f0_119, v0x5618005e07f0_120, v0x5618005e07f0_121, v0x5618005e07f0_122;
v0x5618005e07f0_123 .array/port v0x5618005e07f0, 123;
v0x5618005e07f0_124 .array/port v0x5618005e07f0, 124;
v0x5618005e07f0_125 .array/port v0x5618005e07f0, 125;
v0x5618005e07f0_126 .array/port v0x5618005e07f0, 126;
E_0x5618005dfda0/31 .event anyedge, v0x5618005e07f0_123, v0x5618005e07f0_124, v0x5618005e07f0_125, v0x5618005e07f0_126;
v0x5618005e07f0_127 .array/port v0x5618005e07f0, 127;
v0x5618005e07f0_128 .array/port v0x5618005e07f0, 128;
v0x5618005e07f0_129 .array/port v0x5618005e07f0, 129;
v0x5618005e07f0_130 .array/port v0x5618005e07f0, 130;
E_0x5618005dfda0/32 .event anyedge, v0x5618005e07f0_127, v0x5618005e07f0_128, v0x5618005e07f0_129, v0x5618005e07f0_130;
v0x5618005e07f0_131 .array/port v0x5618005e07f0, 131;
v0x5618005e07f0_132 .array/port v0x5618005e07f0, 132;
v0x5618005e07f0_133 .array/port v0x5618005e07f0, 133;
v0x5618005e07f0_134 .array/port v0x5618005e07f0, 134;
E_0x5618005dfda0/33 .event anyedge, v0x5618005e07f0_131, v0x5618005e07f0_132, v0x5618005e07f0_133, v0x5618005e07f0_134;
v0x5618005e07f0_135 .array/port v0x5618005e07f0, 135;
v0x5618005e07f0_136 .array/port v0x5618005e07f0, 136;
v0x5618005e07f0_137 .array/port v0x5618005e07f0, 137;
v0x5618005e07f0_138 .array/port v0x5618005e07f0, 138;
E_0x5618005dfda0/34 .event anyedge, v0x5618005e07f0_135, v0x5618005e07f0_136, v0x5618005e07f0_137, v0x5618005e07f0_138;
v0x5618005e07f0_139 .array/port v0x5618005e07f0, 139;
v0x5618005e07f0_140 .array/port v0x5618005e07f0, 140;
v0x5618005e07f0_141 .array/port v0x5618005e07f0, 141;
v0x5618005e07f0_142 .array/port v0x5618005e07f0, 142;
E_0x5618005dfda0/35 .event anyedge, v0x5618005e07f0_139, v0x5618005e07f0_140, v0x5618005e07f0_141, v0x5618005e07f0_142;
v0x5618005e07f0_143 .array/port v0x5618005e07f0, 143;
v0x5618005e07f0_144 .array/port v0x5618005e07f0, 144;
v0x5618005e07f0_145 .array/port v0x5618005e07f0, 145;
v0x5618005e07f0_146 .array/port v0x5618005e07f0, 146;
E_0x5618005dfda0/36 .event anyedge, v0x5618005e07f0_143, v0x5618005e07f0_144, v0x5618005e07f0_145, v0x5618005e07f0_146;
v0x5618005e07f0_147 .array/port v0x5618005e07f0, 147;
v0x5618005e07f0_148 .array/port v0x5618005e07f0, 148;
v0x5618005e07f0_149 .array/port v0x5618005e07f0, 149;
v0x5618005e07f0_150 .array/port v0x5618005e07f0, 150;
E_0x5618005dfda0/37 .event anyedge, v0x5618005e07f0_147, v0x5618005e07f0_148, v0x5618005e07f0_149, v0x5618005e07f0_150;
v0x5618005e07f0_151 .array/port v0x5618005e07f0, 151;
v0x5618005e07f0_152 .array/port v0x5618005e07f0, 152;
v0x5618005e07f0_153 .array/port v0x5618005e07f0, 153;
v0x5618005e07f0_154 .array/port v0x5618005e07f0, 154;
E_0x5618005dfda0/38 .event anyedge, v0x5618005e07f0_151, v0x5618005e07f0_152, v0x5618005e07f0_153, v0x5618005e07f0_154;
v0x5618005e07f0_155 .array/port v0x5618005e07f0, 155;
v0x5618005e07f0_156 .array/port v0x5618005e07f0, 156;
v0x5618005e07f0_157 .array/port v0x5618005e07f0, 157;
v0x5618005e07f0_158 .array/port v0x5618005e07f0, 158;
E_0x5618005dfda0/39 .event anyedge, v0x5618005e07f0_155, v0x5618005e07f0_156, v0x5618005e07f0_157, v0x5618005e07f0_158;
v0x5618005e07f0_159 .array/port v0x5618005e07f0, 159;
v0x5618005e07f0_160 .array/port v0x5618005e07f0, 160;
v0x5618005e07f0_161 .array/port v0x5618005e07f0, 161;
v0x5618005e07f0_162 .array/port v0x5618005e07f0, 162;
E_0x5618005dfda0/40 .event anyedge, v0x5618005e07f0_159, v0x5618005e07f0_160, v0x5618005e07f0_161, v0x5618005e07f0_162;
v0x5618005e07f0_163 .array/port v0x5618005e07f0, 163;
v0x5618005e07f0_164 .array/port v0x5618005e07f0, 164;
v0x5618005e07f0_165 .array/port v0x5618005e07f0, 165;
v0x5618005e07f0_166 .array/port v0x5618005e07f0, 166;
E_0x5618005dfda0/41 .event anyedge, v0x5618005e07f0_163, v0x5618005e07f0_164, v0x5618005e07f0_165, v0x5618005e07f0_166;
v0x5618005e07f0_167 .array/port v0x5618005e07f0, 167;
v0x5618005e07f0_168 .array/port v0x5618005e07f0, 168;
v0x5618005e07f0_169 .array/port v0x5618005e07f0, 169;
v0x5618005e07f0_170 .array/port v0x5618005e07f0, 170;
E_0x5618005dfda0/42 .event anyedge, v0x5618005e07f0_167, v0x5618005e07f0_168, v0x5618005e07f0_169, v0x5618005e07f0_170;
v0x5618005e07f0_171 .array/port v0x5618005e07f0, 171;
v0x5618005e07f0_172 .array/port v0x5618005e07f0, 172;
v0x5618005e07f0_173 .array/port v0x5618005e07f0, 173;
v0x5618005e07f0_174 .array/port v0x5618005e07f0, 174;
E_0x5618005dfda0/43 .event anyedge, v0x5618005e07f0_171, v0x5618005e07f0_172, v0x5618005e07f0_173, v0x5618005e07f0_174;
v0x5618005e07f0_175 .array/port v0x5618005e07f0, 175;
v0x5618005e07f0_176 .array/port v0x5618005e07f0, 176;
v0x5618005e07f0_177 .array/port v0x5618005e07f0, 177;
v0x5618005e07f0_178 .array/port v0x5618005e07f0, 178;
E_0x5618005dfda0/44 .event anyedge, v0x5618005e07f0_175, v0x5618005e07f0_176, v0x5618005e07f0_177, v0x5618005e07f0_178;
v0x5618005e07f0_179 .array/port v0x5618005e07f0, 179;
v0x5618005e07f0_180 .array/port v0x5618005e07f0, 180;
v0x5618005e07f0_181 .array/port v0x5618005e07f0, 181;
v0x5618005e07f0_182 .array/port v0x5618005e07f0, 182;
E_0x5618005dfda0/45 .event anyedge, v0x5618005e07f0_179, v0x5618005e07f0_180, v0x5618005e07f0_181, v0x5618005e07f0_182;
v0x5618005e07f0_183 .array/port v0x5618005e07f0, 183;
v0x5618005e07f0_184 .array/port v0x5618005e07f0, 184;
v0x5618005e07f0_185 .array/port v0x5618005e07f0, 185;
v0x5618005e07f0_186 .array/port v0x5618005e07f0, 186;
E_0x5618005dfda0/46 .event anyedge, v0x5618005e07f0_183, v0x5618005e07f0_184, v0x5618005e07f0_185, v0x5618005e07f0_186;
v0x5618005e07f0_187 .array/port v0x5618005e07f0, 187;
v0x5618005e07f0_188 .array/port v0x5618005e07f0, 188;
v0x5618005e07f0_189 .array/port v0x5618005e07f0, 189;
v0x5618005e07f0_190 .array/port v0x5618005e07f0, 190;
E_0x5618005dfda0/47 .event anyedge, v0x5618005e07f0_187, v0x5618005e07f0_188, v0x5618005e07f0_189, v0x5618005e07f0_190;
v0x5618005e07f0_191 .array/port v0x5618005e07f0, 191;
v0x5618005e07f0_192 .array/port v0x5618005e07f0, 192;
v0x5618005e07f0_193 .array/port v0x5618005e07f0, 193;
v0x5618005e07f0_194 .array/port v0x5618005e07f0, 194;
E_0x5618005dfda0/48 .event anyedge, v0x5618005e07f0_191, v0x5618005e07f0_192, v0x5618005e07f0_193, v0x5618005e07f0_194;
v0x5618005e07f0_195 .array/port v0x5618005e07f0, 195;
v0x5618005e07f0_196 .array/port v0x5618005e07f0, 196;
v0x5618005e07f0_197 .array/port v0x5618005e07f0, 197;
v0x5618005e07f0_198 .array/port v0x5618005e07f0, 198;
E_0x5618005dfda0/49 .event anyedge, v0x5618005e07f0_195, v0x5618005e07f0_196, v0x5618005e07f0_197, v0x5618005e07f0_198;
v0x5618005e07f0_199 .array/port v0x5618005e07f0, 199;
v0x5618005e07f0_200 .array/port v0x5618005e07f0, 200;
v0x5618005e07f0_201 .array/port v0x5618005e07f0, 201;
v0x5618005e07f0_202 .array/port v0x5618005e07f0, 202;
E_0x5618005dfda0/50 .event anyedge, v0x5618005e07f0_199, v0x5618005e07f0_200, v0x5618005e07f0_201, v0x5618005e07f0_202;
v0x5618005e07f0_203 .array/port v0x5618005e07f0, 203;
v0x5618005e07f0_204 .array/port v0x5618005e07f0, 204;
v0x5618005e07f0_205 .array/port v0x5618005e07f0, 205;
v0x5618005e07f0_206 .array/port v0x5618005e07f0, 206;
E_0x5618005dfda0/51 .event anyedge, v0x5618005e07f0_203, v0x5618005e07f0_204, v0x5618005e07f0_205, v0x5618005e07f0_206;
v0x5618005e07f0_207 .array/port v0x5618005e07f0, 207;
v0x5618005e07f0_208 .array/port v0x5618005e07f0, 208;
v0x5618005e07f0_209 .array/port v0x5618005e07f0, 209;
v0x5618005e07f0_210 .array/port v0x5618005e07f0, 210;
E_0x5618005dfda0/52 .event anyedge, v0x5618005e07f0_207, v0x5618005e07f0_208, v0x5618005e07f0_209, v0x5618005e07f0_210;
v0x5618005e07f0_211 .array/port v0x5618005e07f0, 211;
v0x5618005e07f0_212 .array/port v0x5618005e07f0, 212;
v0x5618005e07f0_213 .array/port v0x5618005e07f0, 213;
v0x5618005e07f0_214 .array/port v0x5618005e07f0, 214;
E_0x5618005dfda0/53 .event anyedge, v0x5618005e07f0_211, v0x5618005e07f0_212, v0x5618005e07f0_213, v0x5618005e07f0_214;
v0x5618005e07f0_215 .array/port v0x5618005e07f0, 215;
v0x5618005e07f0_216 .array/port v0x5618005e07f0, 216;
v0x5618005e07f0_217 .array/port v0x5618005e07f0, 217;
v0x5618005e07f0_218 .array/port v0x5618005e07f0, 218;
E_0x5618005dfda0/54 .event anyedge, v0x5618005e07f0_215, v0x5618005e07f0_216, v0x5618005e07f0_217, v0x5618005e07f0_218;
v0x5618005e07f0_219 .array/port v0x5618005e07f0, 219;
v0x5618005e07f0_220 .array/port v0x5618005e07f0, 220;
v0x5618005e07f0_221 .array/port v0x5618005e07f0, 221;
v0x5618005e07f0_222 .array/port v0x5618005e07f0, 222;
E_0x5618005dfda0/55 .event anyedge, v0x5618005e07f0_219, v0x5618005e07f0_220, v0x5618005e07f0_221, v0x5618005e07f0_222;
v0x5618005e07f0_223 .array/port v0x5618005e07f0, 223;
v0x5618005e07f0_224 .array/port v0x5618005e07f0, 224;
v0x5618005e07f0_225 .array/port v0x5618005e07f0, 225;
v0x5618005e07f0_226 .array/port v0x5618005e07f0, 226;
E_0x5618005dfda0/56 .event anyedge, v0x5618005e07f0_223, v0x5618005e07f0_224, v0x5618005e07f0_225, v0x5618005e07f0_226;
v0x5618005e07f0_227 .array/port v0x5618005e07f0, 227;
v0x5618005e07f0_228 .array/port v0x5618005e07f0, 228;
v0x5618005e07f0_229 .array/port v0x5618005e07f0, 229;
v0x5618005e07f0_230 .array/port v0x5618005e07f0, 230;
E_0x5618005dfda0/57 .event anyedge, v0x5618005e07f0_227, v0x5618005e07f0_228, v0x5618005e07f0_229, v0x5618005e07f0_230;
v0x5618005e07f0_231 .array/port v0x5618005e07f0, 231;
v0x5618005e07f0_232 .array/port v0x5618005e07f0, 232;
v0x5618005e07f0_233 .array/port v0x5618005e07f0, 233;
v0x5618005e07f0_234 .array/port v0x5618005e07f0, 234;
E_0x5618005dfda0/58 .event anyedge, v0x5618005e07f0_231, v0x5618005e07f0_232, v0x5618005e07f0_233, v0x5618005e07f0_234;
v0x5618005e07f0_235 .array/port v0x5618005e07f0, 235;
v0x5618005e07f0_236 .array/port v0x5618005e07f0, 236;
v0x5618005e07f0_237 .array/port v0x5618005e07f0, 237;
v0x5618005e07f0_238 .array/port v0x5618005e07f0, 238;
E_0x5618005dfda0/59 .event anyedge, v0x5618005e07f0_235, v0x5618005e07f0_236, v0x5618005e07f0_237, v0x5618005e07f0_238;
v0x5618005e07f0_239 .array/port v0x5618005e07f0, 239;
v0x5618005e07f0_240 .array/port v0x5618005e07f0, 240;
v0x5618005e07f0_241 .array/port v0x5618005e07f0, 241;
v0x5618005e07f0_242 .array/port v0x5618005e07f0, 242;
E_0x5618005dfda0/60 .event anyedge, v0x5618005e07f0_239, v0x5618005e07f0_240, v0x5618005e07f0_241, v0x5618005e07f0_242;
v0x5618005e07f0_243 .array/port v0x5618005e07f0, 243;
v0x5618005e07f0_244 .array/port v0x5618005e07f0, 244;
v0x5618005e07f0_245 .array/port v0x5618005e07f0, 245;
v0x5618005e07f0_246 .array/port v0x5618005e07f0, 246;
E_0x5618005dfda0/61 .event anyedge, v0x5618005e07f0_243, v0x5618005e07f0_244, v0x5618005e07f0_245, v0x5618005e07f0_246;
v0x5618005e07f0_247 .array/port v0x5618005e07f0, 247;
v0x5618005e07f0_248 .array/port v0x5618005e07f0, 248;
v0x5618005e07f0_249 .array/port v0x5618005e07f0, 249;
v0x5618005e07f0_250 .array/port v0x5618005e07f0, 250;
E_0x5618005dfda0/62 .event anyedge, v0x5618005e07f0_247, v0x5618005e07f0_248, v0x5618005e07f0_249, v0x5618005e07f0_250;
v0x5618005e07f0_251 .array/port v0x5618005e07f0, 251;
v0x5618005e07f0_252 .array/port v0x5618005e07f0, 252;
v0x5618005e07f0_253 .array/port v0x5618005e07f0, 253;
v0x5618005e07f0_254 .array/port v0x5618005e07f0, 254;
E_0x5618005dfda0/63 .event anyedge, v0x5618005e07f0_251, v0x5618005e07f0_252, v0x5618005e07f0_253, v0x5618005e07f0_254;
v0x5618005e07f0_255 .array/port v0x5618005e07f0, 255;
E_0x5618005dfda0/64 .event anyedge, v0x5618005e07f0_255;
E_0x5618005dfda0 .event/or E_0x5618005dfda0/0, E_0x5618005dfda0/1, E_0x5618005dfda0/2, E_0x5618005dfda0/3, E_0x5618005dfda0/4, E_0x5618005dfda0/5, E_0x5618005dfda0/6, E_0x5618005dfda0/7, E_0x5618005dfda0/8, E_0x5618005dfda0/9, E_0x5618005dfda0/10, E_0x5618005dfda0/11, E_0x5618005dfda0/12, E_0x5618005dfda0/13, E_0x5618005dfda0/14, E_0x5618005dfda0/15, E_0x5618005dfda0/16, E_0x5618005dfda0/17, E_0x5618005dfda0/18, E_0x5618005dfda0/19, E_0x5618005dfda0/20, E_0x5618005dfda0/21, E_0x5618005dfda0/22, E_0x5618005dfda0/23, E_0x5618005dfda0/24, E_0x5618005dfda0/25, E_0x5618005dfda0/26, E_0x5618005dfda0/27, E_0x5618005dfda0/28, E_0x5618005dfda0/29, E_0x5618005dfda0/30, E_0x5618005dfda0/31, E_0x5618005dfda0/32, E_0x5618005dfda0/33, E_0x5618005dfda0/34, E_0x5618005dfda0/35, E_0x5618005dfda0/36, E_0x5618005dfda0/37, E_0x5618005dfda0/38, E_0x5618005dfda0/39, E_0x5618005dfda0/40, E_0x5618005dfda0/41, E_0x5618005dfda0/42, E_0x5618005dfda0/43, E_0x5618005dfda0/44, E_0x5618005dfda0/45, E_0x5618005dfda0/46, E_0x5618005dfda0/47, E_0x5618005dfda0/48, E_0x5618005dfda0/49, E_0x5618005dfda0/50, E_0x5618005dfda0/51, E_0x5618005dfda0/52, E_0x5618005dfda0/53, E_0x5618005dfda0/54, E_0x5618005dfda0/55, E_0x5618005dfda0/56, E_0x5618005dfda0/57, E_0x5618005dfda0/58, E_0x5618005dfda0/59, E_0x5618005dfda0/60, E_0x5618005dfda0/61, E_0x5618005dfda0/62, E_0x5618005dfda0/63, E_0x5618005dfda0/64;
S_0x5618005e3110 .scope module, "IF_STAGE" "if_stage" 23 74, 17 24 0, S_0x5618004c6eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x56180060a700 .functor AND 1, v0x5618005d7910_0, v0x5618005e3800_0, C4<1>, C4<1>;
L_0x56180060a770 .functor OR 1, v0x5618005d7ac0_0, L_0x56180060a700, C4<0>, C4<0>;
L_0x56180060aa40 .functor BUFZ 1, L_0x56180060a770, C4<0>, C4<0>, C4<0>;
v0x5618005e4e80_0 .net *"_ivl_2", 0 0, L_0x56180060a700;  1 drivers
v0x5618005e4f80_0 .net "branch", 0 0, v0x5618005d7910_0;  alias, 1 drivers
v0x5618005e5040_0 .net "branch_taken", 0 0, v0x5618005e3800_0;  1 drivers
v0x5618005e5140_0 .net "branch_target", 31 0, L_0x56180060e3c0;  alias, 1 drivers
v0x5618005e51e0_0 .net "clk", 0 0, o0x7f98a469f6b8;  alias, 0 drivers
v0x5618005e5280_0 .net "flush", 0 0, L_0x56180060aa40;  alias, 1 drivers
v0x5618005e5320_0 .net "id_opcode", 3 0, L_0x56180060ab40;  1 drivers
v0x5618005e53f0_0 .net "id_pc", 31 0, v0x5618005df8d0_0;  alias, 1 drivers
v0x5618005e54e0_0 .net "jump", 0 0, v0x5618005d7ac0_0;  alias, 1 drivers
v0x5618005e5610_0 .net "next_pc", 31 0, L_0x56180060a880;  alias, 1 drivers
v0x5618005e56b0_0 .net "pc_mux_sel", 0 0, L_0x56180060a770;  1 drivers
v0x5618005e5750_0 .net "pc_out", 31 0, v0x5618005e4bf0_0;  alias, 1 drivers
v0x5618005e5880_0 .net "pc_plus_one", 31 0, L_0x56180060a660;  1 drivers
v0x5618005e5920_0 .net "prev_neg_flag", 0 0, v0x5618005d3e20_0;  alias, 1 drivers
v0x5618005e5a10_0 .net "prev_zero_flag", 0 0, v0x5618005d4350_0;  alias, 1 drivers
v0x5618005e5b00_0 .net "rst", 0 0, o0x7f98a469f7a8;  alias, 0 drivers
S_0x5618005e3420 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x5618005e3110;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x5618005dfcf0 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x5618005dfd30 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x5618005e3800_0 .var "branch_taken", 0 0;
v0x5618005e38e0_0 .net "neg_flag", 0 0, v0x5618005d3e20_0;  alias, 1 drivers
v0x5618005e39d0_0 .net "opcode", 3 0, L_0x56180060ab40;  alias, 1 drivers
v0x5618005e3aa0_0 .net "zero_flag", 0 0, v0x5618005d4350_0;  alias, 1 drivers
E_0x5618005e37a0 .event anyedge, v0x5618005e39d0_0, v0x5618005d4350_0, v0x5618005d3e20_0;
S_0x5618005e3be0 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x5618005e3110;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x5618005e3e30_0 .net "a", 31 0, v0x5618005e4bf0_0;  alias, 1 drivers
L_0x7f98a464b450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5618005e3f60_0 .net "b", 31 0, L_0x7f98a464b450;  1 drivers
v0x5618005e4040_0 .net "out", 31 0, L_0x56180060a660;  alias, 1 drivers
L_0x56180060a660 .arith/sum 32, v0x5618005e4bf0_0, L_0x7f98a464b450;
S_0x5618005e4180 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x5618005e3110;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x5618005e4400_0 .net "in0", 31 0, L_0x56180060a660;  alias, 1 drivers
v0x5618005e44d0_0 .net "in1", 31 0, L_0x56180060e3c0;  alias, 1 drivers
v0x5618005e45c0_0 .net "out", 31 0, L_0x56180060a880;  alias, 1 drivers
v0x5618005e4680_0 .net "sel", 0 0, L_0x56180060a770;  alias, 1 drivers
L_0x56180060a880 .functor MUXZ 32, L_0x56180060a660, L_0x56180060e3c0, L_0x56180060a770, C4<>;
S_0x5618005e47f0 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x5618005e3110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x5618005e4a40_0 .net "clk", 0 0, o0x7f98a469f6b8;  alias, 0 drivers
v0x5618005e4b00_0 .net "pc_in", 31 0, L_0x56180060a880;  alias, 1 drivers
v0x5618005e4bf0_0 .var "pc_out", 31 0;
v0x5618005e4cc0_0 .net "rst", 0 0, o0x7f98a469f7a8;  alias, 0 drivers
S_0x5618005e5d50 .scope module, "MEM_STAGE" "mem_stage" 23 224, 20 23 0, S_0x5618004c6eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x56180060e460 .functor BUFZ 32, v0x5618005d3ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56180060e4d0 .functor BUFZ 6, v0x5618005d3fc0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x56180060e540 .functor BUFZ 6, v0x5618005d4270_0, C4<000000>, C4<000000>, C4<000000>;
L_0x56180060e5b0 .functor BUFZ 4, v0x5618005d3ee0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x56180060e650 .functor BUFZ 1, v0x5618005d4350_0, C4<0>, C4<0>, C4<0>;
L_0x56180060e6c0 .functor BUFZ 1, v0x5618005d3e20_0, C4<0>, C4<0>, C4<0>;
L_0x56180060e780 .functor BUFZ 1, v0x5618005d41b0_0, C4<0>, C4<0>, C4<0>;
L_0x56180060e7f0 .functor BUFZ 1, v0x5618005d3d60_0, C4<0>, C4<0>, C4<0>;
v0x5618005e9c60_0 .net "clk", 0 0, o0x7f98a469f6b8;  alias, 0 drivers
v0x5618005e9e30_0 .net "ex_alu_result", 31 0, v0x5618005d3ba0_0;  alias, 1 drivers
v0x5618005e9ef0_0 .net "ex_mem_to_reg", 0 0, v0x5618005d3d60_0;  alias, 1 drivers
v0x5618005e9fc0_0 .net "ex_mem_write", 0 0, v0x5618005d7c20_0;  alias, 1 drivers
v0x5618005ea0b0_0 .net "ex_neg_flag", 0 0, v0x5618005d3e20_0;  alias, 1 drivers
v0x5618005ea1a0_0 .net "ex_opcode", 3 0, v0x5618005d3ee0_0;  alias, 1 drivers
v0x5618005ea240_0 .net "ex_rd", 5 0, v0x5618005d3fc0_0;  alias, 1 drivers
v0x5618005ea330_0 .net "ex_reg_write", 0 0, v0x5618005d41b0_0;  alias, 1 drivers
v0x5618005ea420_0 .net "ex_rt", 5 0, v0x5618005d4270_0;  alias, 1 drivers
v0x5618005ea4c0_0 .net "ex_write_data", 31 0, v0x5618005d3c80_0;  alias, 1 drivers
v0x5618005ea560_0 .net "ex_zero_flag", 0 0, v0x5618005d4350_0;  alias, 1 drivers
v0x5618005ea600_0 .net "mem_alu_result", 31 0, L_0x56180060e460;  alias, 1 drivers
v0x5618005ea6c0_0 .net "mem_mem_to_reg", 0 0, L_0x56180060e7f0;  alias, 1 drivers
v0x5618005ea760_0 .net "mem_neg_flag", 0 0, L_0x56180060e6c0;  alias, 1 drivers
v0x5618005ea820_0 .net "mem_opcode", 3 0, L_0x56180060e5b0;  alias, 1 drivers
v0x5618005ea900_0 .net "mem_rd", 5 0, L_0x56180060e4d0;  alias, 1 drivers
v0x5618005ea9c0_0 .net "mem_read_data", 31 0, v0x5618005e9a30_0;  alias, 1 drivers
v0x5618005eab70_0 .net "mem_reg_write", 0 0, L_0x56180060e780;  alias, 1 drivers
v0x5618005eac40_0 .net "mem_rt", 5 0, L_0x56180060e540;  alias, 1 drivers
v0x5618005eace0_0 .net "mem_zero_flag", 0 0, L_0x56180060e650;  alias, 1 drivers
S_0x5618005e61b0 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x5618005e5d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x5618005e6360 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x5618005e6de0_0 .net "address", 31 0, v0x5618005d3ba0_0;  alias, 1 drivers
v0x5618005e6f10_0 .net "clk", 0 0, o0x7f98a469f6b8;  alias, 0 drivers
v0x5618005e6fd0_0 .var/i "i", 31 0;
v0x5618005e7070 .array "mem", 255 0, 31 0;
v0x5618005e9940_0 .net "mem_write", 0 0, v0x5618005d7c20_0;  alias, 1 drivers
v0x5618005e9a30_0 .var "read_data", 31 0;
v0x5618005e9af0_0 .net "write_data", 31 0, v0x5618005d3c80_0;  alias, 1 drivers
E_0x5618005e6510 .event posedge, v0x5618005d7c20_0, v0x5618005d32c0_0;
v0x5618005e7070_0 .array/port v0x5618005e7070, 0;
v0x5618005e7070_1 .array/port v0x5618005e7070, 1;
v0x5618005e7070_2 .array/port v0x5618005e7070, 2;
E_0x5618005e6590/0 .event anyedge, v0x5618005d3ba0_0, v0x5618005e7070_0, v0x5618005e7070_1, v0x5618005e7070_2;
v0x5618005e7070_3 .array/port v0x5618005e7070, 3;
v0x5618005e7070_4 .array/port v0x5618005e7070, 4;
v0x5618005e7070_5 .array/port v0x5618005e7070, 5;
v0x5618005e7070_6 .array/port v0x5618005e7070, 6;
E_0x5618005e6590/1 .event anyedge, v0x5618005e7070_3, v0x5618005e7070_4, v0x5618005e7070_5, v0x5618005e7070_6;
v0x5618005e7070_7 .array/port v0x5618005e7070, 7;
v0x5618005e7070_8 .array/port v0x5618005e7070, 8;
v0x5618005e7070_9 .array/port v0x5618005e7070, 9;
v0x5618005e7070_10 .array/port v0x5618005e7070, 10;
E_0x5618005e6590/2 .event anyedge, v0x5618005e7070_7, v0x5618005e7070_8, v0x5618005e7070_9, v0x5618005e7070_10;
v0x5618005e7070_11 .array/port v0x5618005e7070, 11;
v0x5618005e7070_12 .array/port v0x5618005e7070, 12;
v0x5618005e7070_13 .array/port v0x5618005e7070, 13;
v0x5618005e7070_14 .array/port v0x5618005e7070, 14;
E_0x5618005e6590/3 .event anyedge, v0x5618005e7070_11, v0x5618005e7070_12, v0x5618005e7070_13, v0x5618005e7070_14;
v0x5618005e7070_15 .array/port v0x5618005e7070, 15;
v0x5618005e7070_16 .array/port v0x5618005e7070, 16;
v0x5618005e7070_17 .array/port v0x5618005e7070, 17;
v0x5618005e7070_18 .array/port v0x5618005e7070, 18;
E_0x5618005e6590/4 .event anyedge, v0x5618005e7070_15, v0x5618005e7070_16, v0x5618005e7070_17, v0x5618005e7070_18;
v0x5618005e7070_19 .array/port v0x5618005e7070, 19;
v0x5618005e7070_20 .array/port v0x5618005e7070, 20;
v0x5618005e7070_21 .array/port v0x5618005e7070, 21;
v0x5618005e7070_22 .array/port v0x5618005e7070, 22;
E_0x5618005e6590/5 .event anyedge, v0x5618005e7070_19, v0x5618005e7070_20, v0x5618005e7070_21, v0x5618005e7070_22;
v0x5618005e7070_23 .array/port v0x5618005e7070, 23;
v0x5618005e7070_24 .array/port v0x5618005e7070, 24;
v0x5618005e7070_25 .array/port v0x5618005e7070, 25;
v0x5618005e7070_26 .array/port v0x5618005e7070, 26;
E_0x5618005e6590/6 .event anyedge, v0x5618005e7070_23, v0x5618005e7070_24, v0x5618005e7070_25, v0x5618005e7070_26;
v0x5618005e7070_27 .array/port v0x5618005e7070, 27;
v0x5618005e7070_28 .array/port v0x5618005e7070, 28;
v0x5618005e7070_29 .array/port v0x5618005e7070, 29;
v0x5618005e7070_30 .array/port v0x5618005e7070, 30;
E_0x5618005e6590/7 .event anyedge, v0x5618005e7070_27, v0x5618005e7070_28, v0x5618005e7070_29, v0x5618005e7070_30;
v0x5618005e7070_31 .array/port v0x5618005e7070, 31;
v0x5618005e7070_32 .array/port v0x5618005e7070, 32;
v0x5618005e7070_33 .array/port v0x5618005e7070, 33;
v0x5618005e7070_34 .array/port v0x5618005e7070, 34;
E_0x5618005e6590/8 .event anyedge, v0x5618005e7070_31, v0x5618005e7070_32, v0x5618005e7070_33, v0x5618005e7070_34;
v0x5618005e7070_35 .array/port v0x5618005e7070, 35;
v0x5618005e7070_36 .array/port v0x5618005e7070, 36;
v0x5618005e7070_37 .array/port v0x5618005e7070, 37;
v0x5618005e7070_38 .array/port v0x5618005e7070, 38;
E_0x5618005e6590/9 .event anyedge, v0x5618005e7070_35, v0x5618005e7070_36, v0x5618005e7070_37, v0x5618005e7070_38;
v0x5618005e7070_39 .array/port v0x5618005e7070, 39;
v0x5618005e7070_40 .array/port v0x5618005e7070, 40;
v0x5618005e7070_41 .array/port v0x5618005e7070, 41;
v0x5618005e7070_42 .array/port v0x5618005e7070, 42;
E_0x5618005e6590/10 .event anyedge, v0x5618005e7070_39, v0x5618005e7070_40, v0x5618005e7070_41, v0x5618005e7070_42;
v0x5618005e7070_43 .array/port v0x5618005e7070, 43;
v0x5618005e7070_44 .array/port v0x5618005e7070, 44;
v0x5618005e7070_45 .array/port v0x5618005e7070, 45;
v0x5618005e7070_46 .array/port v0x5618005e7070, 46;
E_0x5618005e6590/11 .event anyedge, v0x5618005e7070_43, v0x5618005e7070_44, v0x5618005e7070_45, v0x5618005e7070_46;
v0x5618005e7070_47 .array/port v0x5618005e7070, 47;
v0x5618005e7070_48 .array/port v0x5618005e7070, 48;
v0x5618005e7070_49 .array/port v0x5618005e7070, 49;
v0x5618005e7070_50 .array/port v0x5618005e7070, 50;
E_0x5618005e6590/12 .event anyedge, v0x5618005e7070_47, v0x5618005e7070_48, v0x5618005e7070_49, v0x5618005e7070_50;
v0x5618005e7070_51 .array/port v0x5618005e7070, 51;
v0x5618005e7070_52 .array/port v0x5618005e7070, 52;
v0x5618005e7070_53 .array/port v0x5618005e7070, 53;
v0x5618005e7070_54 .array/port v0x5618005e7070, 54;
E_0x5618005e6590/13 .event anyedge, v0x5618005e7070_51, v0x5618005e7070_52, v0x5618005e7070_53, v0x5618005e7070_54;
v0x5618005e7070_55 .array/port v0x5618005e7070, 55;
v0x5618005e7070_56 .array/port v0x5618005e7070, 56;
v0x5618005e7070_57 .array/port v0x5618005e7070, 57;
v0x5618005e7070_58 .array/port v0x5618005e7070, 58;
E_0x5618005e6590/14 .event anyedge, v0x5618005e7070_55, v0x5618005e7070_56, v0x5618005e7070_57, v0x5618005e7070_58;
v0x5618005e7070_59 .array/port v0x5618005e7070, 59;
v0x5618005e7070_60 .array/port v0x5618005e7070, 60;
v0x5618005e7070_61 .array/port v0x5618005e7070, 61;
v0x5618005e7070_62 .array/port v0x5618005e7070, 62;
E_0x5618005e6590/15 .event anyedge, v0x5618005e7070_59, v0x5618005e7070_60, v0x5618005e7070_61, v0x5618005e7070_62;
v0x5618005e7070_63 .array/port v0x5618005e7070, 63;
v0x5618005e7070_64 .array/port v0x5618005e7070, 64;
v0x5618005e7070_65 .array/port v0x5618005e7070, 65;
v0x5618005e7070_66 .array/port v0x5618005e7070, 66;
E_0x5618005e6590/16 .event anyedge, v0x5618005e7070_63, v0x5618005e7070_64, v0x5618005e7070_65, v0x5618005e7070_66;
v0x5618005e7070_67 .array/port v0x5618005e7070, 67;
v0x5618005e7070_68 .array/port v0x5618005e7070, 68;
v0x5618005e7070_69 .array/port v0x5618005e7070, 69;
v0x5618005e7070_70 .array/port v0x5618005e7070, 70;
E_0x5618005e6590/17 .event anyedge, v0x5618005e7070_67, v0x5618005e7070_68, v0x5618005e7070_69, v0x5618005e7070_70;
v0x5618005e7070_71 .array/port v0x5618005e7070, 71;
v0x5618005e7070_72 .array/port v0x5618005e7070, 72;
v0x5618005e7070_73 .array/port v0x5618005e7070, 73;
v0x5618005e7070_74 .array/port v0x5618005e7070, 74;
E_0x5618005e6590/18 .event anyedge, v0x5618005e7070_71, v0x5618005e7070_72, v0x5618005e7070_73, v0x5618005e7070_74;
v0x5618005e7070_75 .array/port v0x5618005e7070, 75;
v0x5618005e7070_76 .array/port v0x5618005e7070, 76;
v0x5618005e7070_77 .array/port v0x5618005e7070, 77;
v0x5618005e7070_78 .array/port v0x5618005e7070, 78;
E_0x5618005e6590/19 .event anyedge, v0x5618005e7070_75, v0x5618005e7070_76, v0x5618005e7070_77, v0x5618005e7070_78;
v0x5618005e7070_79 .array/port v0x5618005e7070, 79;
v0x5618005e7070_80 .array/port v0x5618005e7070, 80;
v0x5618005e7070_81 .array/port v0x5618005e7070, 81;
v0x5618005e7070_82 .array/port v0x5618005e7070, 82;
E_0x5618005e6590/20 .event anyedge, v0x5618005e7070_79, v0x5618005e7070_80, v0x5618005e7070_81, v0x5618005e7070_82;
v0x5618005e7070_83 .array/port v0x5618005e7070, 83;
v0x5618005e7070_84 .array/port v0x5618005e7070, 84;
v0x5618005e7070_85 .array/port v0x5618005e7070, 85;
v0x5618005e7070_86 .array/port v0x5618005e7070, 86;
E_0x5618005e6590/21 .event anyedge, v0x5618005e7070_83, v0x5618005e7070_84, v0x5618005e7070_85, v0x5618005e7070_86;
v0x5618005e7070_87 .array/port v0x5618005e7070, 87;
v0x5618005e7070_88 .array/port v0x5618005e7070, 88;
v0x5618005e7070_89 .array/port v0x5618005e7070, 89;
v0x5618005e7070_90 .array/port v0x5618005e7070, 90;
E_0x5618005e6590/22 .event anyedge, v0x5618005e7070_87, v0x5618005e7070_88, v0x5618005e7070_89, v0x5618005e7070_90;
v0x5618005e7070_91 .array/port v0x5618005e7070, 91;
v0x5618005e7070_92 .array/port v0x5618005e7070, 92;
v0x5618005e7070_93 .array/port v0x5618005e7070, 93;
v0x5618005e7070_94 .array/port v0x5618005e7070, 94;
E_0x5618005e6590/23 .event anyedge, v0x5618005e7070_91, v0x5618005e7070_92, v0x5618005e7070_93, v0x5618005e7070_94;
v0x5618005e7070_95 .array/port v0x5618005e7070, 95;
v0x5618005e7070_96 .array/port v0x5618005e7070, 96;
v0x5618005e7070_97 .array/port v0x5618005e7070, 97;
v0x5618005e7070_98 .array/port v0x5618005e7070, 98;
E_0x5618005e6590/24 .event anyedge, v0x5618005e7070_95, v0x5618005e7070_96, v0x5618005e7070_97, v0x5618005e7070_98;
v0x5618005e7070_99 .array/port v0x5618005e7070, 99;
v0x5618005e7070_100 .array/port v0x5618005e7070, 100;
v0x5618005e7070_101 .array/port v0x5618005e7070, 101;
v0x5618005e7070_102 .array/port v0x5618005e7070, 102;
E_0x5618005e6590/25 .event anyedge, v0x5618005e7070_99, v0x5618005e7070_100, v0x5618005e7070_101, v0x5618005e7070_102;
v0x5618005e7070_103 .array/port v0x5618005e7070, 103;
v0x5618005e7070_104 .array/port v0x5618005e7070, 104;
v0x5618005e7070_105 .array/port v0x5618005e7070, 105;
v0x5618005e7070_106 .array/port v0x5618005e7070, 106;
E_0x5618005e6590/26 .event anyedge, v0x5618005e7070_103, v0x5618005e7070_104, v0x5618005e7070_105, v0x5618005e7070_106;
v0x5618005e7070_107 .array/port v0x5618005e7070, 107;
v0x5618005e7070_108 .array/port v0x5618005e7070, 108;
v0x5618005e7070_109 .array/port v0x5618005e7070, 109;
v0x5618005e7070_110 .array/port v0x5618005e7070, 110;
E_0x5618005e6590/27 .event anyedge, v0x5618005e7070_107, v0x5618005e7070_108, v0x5618005e7070_109, v0x5618005e7070_110;
v0x5618005e7070_111 .array/port v0x5618005e7070, 111;
v0x5618005e7070_112 .array/port v0x5618005e7070, 112;
v0x5618005e7070_113 .array/port v0x5618005e7070, 113;
v0x5618005e7070_114 .array/port v0x5618005e7070, 114;
E_0x5618005e6590/28 .event anyedge, v0x5618005e7070_111, v0x5618005e7070_112, v0x5618005e7070_113, v0x5618005e7070_114;
v0x5618005e7070_115 .array/port v0x5618005e7070, 115;
v0x5618005e7070_116 .array/port v0x5618005e7070, 116;
v0x5618005e7070_117 .array/port v0x5618005e7070, 117;
v0x5618005e7070_118 .array/port v0x5618005e7070, 118;
E_0x5618005e6590/29 .event anyedge, v0x5618005e7070_115, v0x5618005e7070_116, v0x5618005e7070_117, v0x5618005e7070_118;
v0x5618005e7070_119 .array/port v0x5618005e7070, 119;
v0x5618005e7070_120 .array/port v0x5618005e7070, 120;
v0x5618005e7070_121 .array/port v0x5618005e7070, 121;
v0x5618005e7070_122 .array/port v0x5618005e7070, 122;
E_0x5618005e6590/30 .event anyedge, v0x5618005e7070_119, v0x5618005e7070_120, v0x5618005e7070_121, v0x5618005e7070_122;
v0x5618005e7070_123 .array/port v0x5618005e7070, 123;
v0x5618005e7070_124 .array/port v0x5618005e7070, 124;
v0x5618005e7070_125 .array/port v0x5618005e7070, 125;
v0x5618005e7070_126 .array/port v0x5618005e7070, 126;
E_0x5618005e6590/31 .event anyedge, v0x5618005e7070_123, v0x5618005e7070_124, v0x5618005e7070_125, v0x5618005e7070_126;
v0x5618005e7070_127 .array/port v0x5618005e7070, 127;
v0x5618005e7070_128 .array/port v0x5618005e7070, 128;
v0x5618005e7070_129 .array/port v0x5618005e7070, 129;
v0x5618005e7070_130 .array/port v0x5618005e7070, 130;
E_0x5618005e6590/32 .event anyedge, v0x5618005e7070_127, v0x5618005e7070_128, v0x5618005e7070_129, v0x5618005e7070_130;
v0x5618005e7070_131 .array/port v0x5618005e7070, 131;
v0x5618005e7070_132 .array/port v0x5618005e7070, 132;
v0x5618005e7070_133 .array/port v0x5618005e7070, 133;
v0x5618005e7070_134 .array/port v0x5618005e7070, 134;
E_0x5618005e6590/33 .event anyedge, v0x5618005e7070_131, v0x5618005e7070_132, v0x5618005e7070_133, v0x5618005e7070_134;
v0x5618005e7070_135 .array/port v0x5618005e7070, 135;
v0x5618005e7070_136 .array/port v0x5618005e7070, 136;
v0x5618005e7070_137 .array/port v0x5618005e7070, 137;
v0x5618005e7070_138 .array/port v0x5618005e7070, 138;
E_0x5618005e6590/34 .event anyedge, v0x5618005e7070_135, v0x5618005e7070_136, v0x5618005e7070_137, v0x5618005e7070_138;
v0x5618005e7070_139 .array/port v0x5618005e7070, 139;
v0x5618005e7070_140 .array/port v0x5618005e7070, 140;
v0x5618005e7070_141 .array/port v0x5618005e7070, 141;
v0x5618005e7070_142 .array/port v0x5618005e7070, 142;
E_0x5618005e6590/35 .event anyedge, v0x5618005e7070_139, v0x5618005e7070_140, v0x5618005e7070_141, v0x5618005e7070_142;
v0x5618005e7070_143 .array/port v0x5618005e7070, 143;
v0x5618005e7070_144 .array/port v0x5618005e7070, 144;
v0x5618005e7070_145 .array/port v0x5618005e7070, 145;
v0x5618005e7070_146 .array/port v0x5618005e7070, 146;
E_0x5618005e6590/36 .event anyedge, v0x5618005e7070_143, v0x5618005e7070_144, v0x5618005e7070_145, v0x5618005e7070_146;
v0x5618005e7070_147 .array/port v0x5618005e7070, 147;
v0x5618005e7070_148 .array/port v0x5618005e7070, 148;
v0x5618005e7070_149 .array/port v0x5618005e7070, 149;
v0x5618005e7070_150 .array/port v0x5618005e7070, 150;
E_0x5618005e6590/37 .event anyedge, v0x5618005e7070_147, v0x5618005e7070_148, v0x5618005e7070_149, v0x5618005e7070_150;
v0x5618005e7070_151 .array/port v0x5618005e7070, 151;
v0x5618005e7070_152 .array/port v0x5618005e7070, 152;
v0x5618005e7070_153 .array/port v0x5618005e7070, 153;
v0x5618005e7070_154 .array/port v0x5618005e7070, 154;
E_0x5618005e6590/38 .event anyedge, v0x5618005e7070_151, v0x5618005e7070_152, v0x5618005e7070_153, v0x5618005e7070_154;
v0x5618005e7070_155 .array/port v0x5618005e7070, 155;
v0x5618005e7070_156 .array/port v0x5618005e7070, 156;
v0x5618005e7070_157 .array/port v0x5618005e7070, 157;
v0x5618005e7070_158 .array/port v0x5618005e7070, 158;
E_0x5618005e6590/39 .event anyedge, v0x5618005e7070_155, v0x5618005e7070_156, v0x5618005e7070_157, v0x5618005e7070_158;
v0x5618005e7070_159 .array/port v0x5618005e7070, 159;
v0x5618005e7070_160 .array/port v0x5618005e7070, 160;
v0x5618005e7070_161 .array/port v0x5618005e7070, 161;
v0x5618005e7070_162 .array/port v0x5618005e7070, 162;
E_0x5618005e6590/40 .event anyedge, v0x5618005e7070_159, v0x5618005e7070_160, v0x5618005e7070_161, v0x5618005e7070_162;
v0x5618005e7070_163 .array/port v0x5618005e7070, 163;
v0x5618005e7070_164 .array/port v0x5618005e7070, 164;
v0x5618005e7070_165 .array/port v0x5618005e7070, 165;
v0x5618005e7070_166 .array/port v0x5618005e7070, 166;
E_0x5618005e6590/41 .event anyedge, v0x5618005e7070_163, v0x5618005e7070_164, v0x5618005e7070_165, v0x5618005e7070_166;
v0x5618005e7070_167 .array/port v0x5618005e7070, 167;
v0x5618005e7070_168 .array/port v0x5618005e7070, 168;
v0x5618005e7070_169 .array/port v0x5618005e7070, 169;
v0x5618005e7070_170 .array/port v0x5618005e7070, 170;
E_0x5618005e6590/42 .event anyedge, v0x5618005e7070_167, v0x5618005e7070_168, v0x5618005e7070_169, v0x5618005e7070_170;
v0x5618005e7070_171 .array/port v0x5618005e7070, 171;
v0x5618005e7070_172 .array/port v0x5618005e7070, 172;
v0x5618005e7070_173 .array/port v0x5618005e7070, 173;
v0x5618005e7070_174 .array/port v0x5618005e7070, 174;
E_0x5618005e6590/43 .event anyedge, v0x5618005e7070_171, v0x5618005e7070_172, v0x5618005e7070_173, v0x5618005e7070_174;
v0x5618005e7070_175 .array/port v0x5618005e7070, 175;
v0x5618005e7070_176 .array/port v0x5618005e7070, 176;
v0x5618005e7070_177 .array/port v0x5618005e7070, 177;
v0x5618005e7070_178 .array/port v0x5618005e7070, 178;
E_0x5618005e6590/44 .event anyedge, v0x5618005e7070_175, v0x5618005e7070_176, v0x5618005e7070_177, v0x5618005e7070_178;
v0x5618005e7070_179 .array/port v0x5618005e7070, 179;
v0x5618005e7070_180 .array/port v0x5618005e7070, 180;
v0x5618005e7070_181 .array/port v0x5618005e7070, 181;
v0x5618005e7070_182 .array/port v0x5618005e7070, 182;
E_0x5618005e6590/45 .event anyedge, v0x5618005e7070_179, v0x5618005e7070_180, v0x5618005e7070_181, v0x5618005e7070_182;
v0x5618005e7070_183 .array/port v0x5618005e7070, 183;
v0x5618005e7070_184 .array/port v0x5618005e7070, 184;
v0x5618005e7070_185 .array/port v0x5618005e7070, 185;
v0x5618005e7070_186 .array/port v0x5618005e7070, 186;
E_0x5618005e6590/46 .event anyedge, v0x5618005e7070_183, v0x5618005e7070_184, v0x5618005e7070_185, v0x5618005e7070_186;
v0x5618005e7070_187 .array/port v0x5618005e7070, 187;
v0x5618005e7070_188 .array/port v0x5618005e7070, 188;
v0x5618005e7070_189 .array/port v0x5618005e7070, 189;
v0x5618005e7070_190 .array/port v0x5618005e7070, 190;
E_0x5618005e6590/47 .event anyedge, v0x5618005e7070_187, v0x5618005e7070_188, v0x5618005e7070_189, v0x5618005e7070_190;
v0x5618005e7070_191 .array/port v0x5618005e7070, 191;
v0x5618005e7070_192 .array/port v0x5618005e7070, 192;
v0x5618005e7070_193 .array/port v0x5618005e7070, 193;
v0x5618005e7070_194 .array/port v0x5618005e7070, 194;
E_0x5618005e6590/48 .event anyedge, v0x5618005e7070_191, v0x5618005e7070_192, v0x5618005e7070_193, v0x5618005e7070_194;
v0x5618005e7070_195 .array/port v0x5618005e7070, 195;
v0x5618005e7070_196 .array/port v0x5618005e7070, 196;
v0x5618005e7070_197 .array/port v0x5618005e7070, 197;
v0x5618005e7070_198 .array/port v0x5618005e7070, 198;
E_0x5618005e6590/49 .event anyedge, v0x5618005e7070_195, v0x5618005e7070_196, v0x5618005e7070_197, v0x5618005e7070_198;
v0x5618005e7070_199 .array/port v0x5618005e7070, 199;
v0x5618005e7070_200 .array/port v0x5618005e7070, 200;
v0x5618005e7070_201 .array/port v0x5618005e7070, 201;
v0x5618005e7070_202 .array/port v0x5618005e7070, 202;
E_0x5618005e6590/50 .event anyedge, v0x5618005e7070_199, v0x5618005e7070_200, v0x5618005e7070_201, v0x5618005e7070_202;
v0x5618005e7070_203 .array/port v0x5618005e7070, 203;
v0x5618005e7070_204 .array/port v0x5618005e7070, 204;
v0x5618005e7070_205 .array/port v0x5618005e7070, 205;
v0x5618005e7070_206 .array/port v0x5618005e7070, 206;
E_0x5618005e6590/51 .event anyedge, v0x5618005e7070_203, v0x5618005e7070_204, v0x5618005e7070_205, v0x5618005e7070_206;
v0x5618005e7070_207 .array/port v0x5618005e7070, 207;
v0x5618005e7070_208 .array/port v0x5618005e7070, 208;
v0x5618005e7070_209 .array/port v0x5618005e7070, 209;
v0x5618005e7070_210 .array/port v0x5618005e7070, 210;
E_0x5618005e6590/52 .event anyedge, v0x5618005e7070_207, v0x5618005e7070_208, v0x5618005e7070_209, v0x5618005e7070_210;
v0x5618005e7070_211 .array/port v0x5618005e7070, 211;
v0x5618005e7070_212 .array/port v0x5618005e7070, 212;
v0x5618005e7070_213 .array/port v0x5618005e7070, 213;
v0x5618005e7070_214 .array/port v0x5618005e7070, 214;
E_0x5618005e6590/53 .event anyedge, v0x5618005e7070_211, v0x5618005e7070_212, v0x5618005e7070_213, v0x5618005e7070_214;
v0x5618005e7070_215 .array/port v0x5618005e7070, 215;
v0x5618005e7070_216 .array/port v0x5618005e7070, 216;
v0x5618005e7070_217 .array/port v0x5618005e7070, 217;
v0x5618005e7070_218 .array/port v0x5618005e7070, 218;
E_0x5618005e6590/54 .event anyedge, v0x5618005e7070_215, v0x5618005e7070_216, v0x5618005e7070_217, v0x5618005e7070_218;
v0x5618005e7070_219 .array/port v0x5618005e7070, 219;
v0x5618005e7070_220 .array/port v0x5618005e7070, 220;
v0x5618005e7070_221 .array/port v0x5618005e7070, 221;
v0x5618005e7070_222 .array/port v0x5618005e7070, 222;
E_0x5618005e6590/55 .event anyedge, v0x5618005e7070_219, v0x5618005e7070_220, v0x5618005e7070_221, v0x5618005e7070_222;
v0x5618005e7070_223 .array/port v0x5618005e7070, 223;
v0x5618005e7070_224 .array/port v0x5618005e7070, 224;
v0x5618005e7070_225 .array/port v0x5618005e7070, 225;
v0x5618005e7070_226 .array/port v0x5618005e7070, 226;
E_0x5618005e6590/56 .event anyedge, v0x5618005e7070_223, v0x5618005e7070_224, v0x5618005e7070_225, v0x5618005e7070_226;
v0x5618005e7070_227 .array/port v0x5618005e7070, 227;
v0x5618005e7070_228 .array/port v0x5618005e7070, 228;
v0x5618005e7070_229 .array/port v0x5618005e7070, 229;
v0x5618005e7070_230 .array/port v0x5618005e7070, 230;
E_0x5618005e6590/57 .event anyedge, v0x5618005e7070_227, v0x5618005e7070_228, v0x5618005e7070_229, v0x5618005e7070_230;
v0x5618005e7070_231 .array/port v0x5618005e7070, 231;
v0x5618005e7070_232 .array/port v0x5618005e7070, 232;
v0x5618005e7070_233 .array/port v0x5618005e7070, 233;
v0x5618005e7070_234 .array/port v0x5618005e7070, 234;
E_0x5618005e6590/58 .event anyedge, v0x5618005e7070_231, v0x5618005e7070_232, v0x5618005e7070_233, v0x5618005e7070_234;
v0x5618005e7070_235 .array/port v0x5618005e7070, 235;
v0x5618005e7070_236 .array/port v0x5618005e7070, 236;
v0x5618005e7070_237 .array/port v0x5618005e7070, 237;
v0x5618005e7070_238 .array/port v0x5618005e7070, 238;
E_0x5618005e6590/59 .event anyedge, v0x5618005e7070_235, v0x5618005e7070_236, v0x5618005e7070_237, v0x5618005e7070_238;
v0x5618005e7070_239 .array/port v0x5618005e7070, 239;
v0x5618005e7070_240 .array/port v0x5618005e7070, 240;
v0x5618005e7070_241 .array/port v0x5618005e7070, 241;
v0x5618005e7070_242 .array/port v0x5618005e7070, 242;
E_0x5618005e6590/60 .event anyedge, v0x5618005e7070_239, v0x5618005e7070_240, v0x5618005e7070_241, v0x5618005e7070_242;
v0x5618005e7070_243 .array/port v0x5618005e7070, 243;
v0x5618005e7070_244 .array/port v0x5618005e7070, 244;
v0x5618005e7070_245 .array/port v0x5618005e7070, 245;
v0x5618005e7070_246 .array/port v0x5618005e7070, 246;
E_0x5618005e6590/61 .event anyedge, v0x5618005e7070_243, v0x5618005e7070_244, v0x5618005e7070_245, v0x5618005e7070_246;
v0x5618005e7070_247 .array/port v0x5618005e7070, 247;
v0x5618005e7070_248 .array/port v0x5618005e7070, 248;
v0x5618005e7070_249 .array/port v0x5618005e7070, 249;
v0x5618005e7070_250 .array/port v0x5618005e7070, 250;
E_0x5618005e6590/62 .event anyedge, v0x5618005e7070_247, v0x5618005e7070_248, v0x5618005e7070_249, v0x5618005e7070_250;
v0x5618005e7070_251 .array/port v0x5618005e7070, 251;
v0x5618005e7070_252 .array/port v0x5618005e7070, 252;
v0x5618005e7070_253 .array/port v0x5618005e7070, 253;
v0x5618005e7070_254 .array/port v0x5618005e7070, 254;
E_0x5618005e6590/63 .event anyedge, v0x5618005e7070_251, v0x5618005e7070_252, v0x5618005e7070_253, v0x5618005e7070_254;
v0x5618005e7070_255 .array/port v0x5618005e7070, 255;
E_0x5618005e6590/64 .event anyedge, v0x5618005e7070_255;
E_0x5618005e6590 .event/or E_0x5618005e6590/0, E_0x5618005e6590/1, E_0x5618005e6590/2, E_0x5618005e6590/3, E_0x5618005e6590/4, E_0x5618005e6590/5, E_0x5618005e6590/6, E_0x5618005e6590/7, E_0x5618005e6590/8, E_0x5618005e6590/9, E_0x5618005e6590/10, E_0x5618005e6590/11, E_0x5618005e6590/12, E_0x5618005e6590/13, E_0x5618005e6590/14, E_0x5618005e6590/15, E_0x5618005e6590/16, E_0x5618005e6590/17, E_0x5618005e6590/18, E_0x5618005e6590/19, E_0x5618005e6590/20, E_0x5618005e6590/21, E_0x5618005e6590/22, E_0x5618005e6590/23, E_0x5618005e6590/24, E_0x5618005e6590/25, E_0x5618005e6590/26, E_0x5618005e6590/27, E_0x5618005e6590/28, E_0x5618005e6590/29, E_0x5618005e6590/30, E_0x5618005e6590/31, E_0x5618005e6590/32, E_0x5618005e6590/33, E_0x5618005e6590/34, E_0x5618005e6590/35, E_0x5618005e6590/36, E_0x5618005e6590/37, E_0x5618005e6590/38, E_0x5618005e6590/39, E_0x5618005e6590/40, E_0x5618005e6590/41, E_0x5618005e6590/42, E_0x5618005e6590/43, E_0x5618005e6590/44, E_0x5618005e6590/45, E_0x5618005e6590/46, E_0x5618005e6590/47, E_0x5618005e6590/48, E_0x5618005e6590/49, E_0x5618005e6590/50, E_0x5618005e6590/51, E_0x5618005e6590/52, E_0x5618005e6590/53, E_0x5618005e6590/54, E_0x5618005e6590/55, E_0x5618005e6590/56, E_0x5618005e6590/57, E_0x5618005e6590/58, E_0x5618005e6590/59, E_0x5618005e6590/60, E_0x5618005e6590/61, E_0x5618005e6590/62, E_0x5618005e6590/63, E_0x5618005e6590/64;
S_0x5618005eb0d0 .scope module, "WB_STAGE" "wb_stage" 23 248, 22 24 0, S_0x5618004c6eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x5618005eb2b0 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x56180060ed20 .functor BUFZ 1, L_0x56180060e780, C4<0>, C4<0>, C4<0>;
L_0x7f98a464b840 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5618005eb490_0 .net/2u *"_ivl_0", 3 0, L_0x7f98a464b840;  1 drivers
v0x5618005eb570_0 .net *"_ivl_2", 0 0, L_0x56180060e8b0;  1 drivers
v0x5618005eb630_0 .net "wb_alu_result", 31 0, L_0x56180060e460;  alias, 1 drivers
v0x5618005eb750_0 .net "wb_mem_data", 31 0, v0x5618005e9a30_0;  alias, 1 drivers
v0x5618005eb860_0 .net "wb_mem_to_reg", 0 0, L_0x56180060e7f0;  alias, 1 drivers
v0x5618005eb950_0 .net "wb_opcode", 3 0, L_0x56180060e5b0;  alias, 1 drivers
v0x5618005eb9f0_0 .net "wb_rd", 5 0, L_0x56180060e4d0;  alias, 1 drivers
v0x5618005ebae0_0 .net "wb_reg_write", 0 0, L_0x56180060e780;  alias, 1 drivers
v0x5618005ebbd0_0 .net "wb_rt", 5 0, L_0x56180060e540;  alias, 1 drivers
v0x5618005ebc90_0 .net "wb_write_data", 31 0, L_0x56180060eb60;  alias, 1 drivers
v0x5618005ebd30_0 .net "wb_write_en", 0 0, L_0x56180060ed20;  alias, 1 drivers
v0x5618005ebe20_0 .net "wb_write_reg", 5 0, L_0x56180060e9e0;  alias, 1 drivers
L_0x56180060e8b0 .cmp/eq 4, L_0x56180060e5b0, L_0x7f98a464b840;
L_0x56180060e9e0 .functor MUXZ 6, L_0x56180060e4d0, L_0x56180060e540, L_0x56180060e8b0, C4<>;
L_0x56180060eb60 .functor MUXZ 32, L_0x56180060e460, v0x5618005e9a30_0, L_0x56180060e7f0, C4<>;
S_0x5618005b17f0 .scope module, "im_minimal" "im_minimal" 25 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x56180042c880 .param/l "MEM_SIZE" 0 25 7, +C4<00000000000000000000000100000000>;
o0x7f98a46a9978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5618005f04b0_0 .net "address", 31 0, o0x7f98a46a9978;  0 drivers
v0x5618005f0550_0 .var "instruction", 31 0;
v0x5618005f05f0 .array "mem", 255 0, 31 0;
v0x5618005f05f0_0 .array/port v0x5618005f05f0, 0;
v0x5618005f05f0_1 .array/port v0x5618005f05f0, 1;
v0x5618005f05f0_2 .array/port v0x5618005f05f0, 2;
E_0x5618005efa30/0 .event anyedge, v0x5618005f04b0_0, v0x5618005f05f0_0, v0x5618005f05f0_1, v0x5618005f05f0_2;
v0x5618005f05f0_3 .array/port v0x5618005f05f0, 3;
v0x5618005f05f0_4 .array/port v0x5618005f05f0, 4;
v0x5618005f05f0_5 .array/port v0x5618005f05f0, 5;
v0x5618005f05f0_6 .array/port v0x5618005f05f0, 6;
E_0x5618005efa30/1 .event anyedge, v0x5618005f05f0_3, v0x5618005f05f0_4, v0x5618005f05f0_5, v0x5618005f05f0_6;
v0x5618005f05f0_7 .array/port v0x5618005f05f0, 7;
v0x5618005f05f0_8 .array/port v0x5618005f05f0, 8;
v0x5618005f05f0_9 .array/port v0x5618005f05f0, 9;
v0x5618005f05f0_10 .array/port v0x5618005f05f0, 10;
E_0x5618005efa30/2 .event anyedge, v0x5618005f05f0_7, v0x5618005f05f0_8, v0x5618005f05f0_9, v0x5618005f05f0_10;
v0x5618005f05f0_11 .array/port v0x5618005f05f0, 11;
v0x5618005f05f0_12 .array/port v0x5618005f05f0, 12;
v0x5618005f05f0_13 .array/port v0x5618005f05f0, 13;
v0x5618005f05f0_14 .array/port v0x5618005f05f0, 14;
E_0x5618005efa30/3 .event anyedge, v0x5618005f05f0_11, v0x5618005f05f0_12, v0x5618005f05f0_13, v0x5618005f05f0_14;
v0x5618005f05f0_15 .array/port v0x5618005f05f0, 15;
v0x5618005f05f0_16 .array/port v0x5618005f05f0, 16;
v0x5618005f05f0_17 .array/port v0x5618005f05f0, 17;
v0x5618005f05f0_18 .array/port v0x5618005f05f0, 18;
E_0x5618005efa30/4 .event anyedge, v0x5618005f05f0_15, v0x5618005f05f0_16, v0x5618005f05f0_17, v0x5618005f05f0_18;
v0x5618005f05f0_19 .array/port v0x5618005f05f0, 19;
v0x5618005f05f0_20 .array/port v0x5618005f05f0, 20;
v0x5618005f05f0_21 .array/port v0x5618005f05f0, 21;
v0x5618005f05f0_22 .array/port v0x5618005f05f0, 22;
E_0x5618005efa30/5 .event anyedge, v0x5618005f05f0_19, v0x5618005f05f0_20, v0x5618005f05f0_21, v0x5618005f05f0_22;
v0x5618005f05f0_23 .array/port v0x5618005f05f0, 23;
v0x5618005f05f0_24 .array/port v0x5618005f05f0, 24;
v0x5618005f05f0_25 .array/port v0x5618005f05f0, 25;
v0x5618005f05f0_26 .array/port v0x5618005f05f0, 26;
E_0x5618005efa30/6 .event anyedge, v0x5618005f05f0_23, v0x5618005f05f0_24, v0x5618005f05f0_25, v0x5618005f05f0_26;
v0x5618005f05f0_27 .array/port v0x5618005f05f0, 27;
v0x5618005f05f0_28 .array/port v0x5618005f05f0, 28;
v0x5618005f05f0_29 .array/port v0x5618005f05f0, 29;
v0x5618005f05f0_30 .array/port v0x5618005f05f0, 30;
E_0x5618005efa30/7 .event anyedge, v0x5618005f05f0_27, v0x5618005f05f0_28, v0x5618005f05f0_29, v0x5618005f05f0_30;
v0x5618005f05f0_31 .array/port v0x5618005f05f0, 31;
v0x5618005f05f0_32 .array/port v0x5618005f05f0, 32;
v0x5618005f05f0_33 .array/port v0x5618005f05f0, 33;
v0x5618005f05f0_34 .array/port v0x5618005f05f0, 34;
E_0x5618005efa30/8 .event anyedge, v0x5618005f05f0_31, v0x5618005f05f0_32, v0x5618005f05f0_33, v0x5618005f05f0_34;
v0x5618005f05f0_35 .array/port v0x5618005f05f0, 35;
v0x5618005f05f0_36 .array/port v0x5618005f05f0, 36;
v0x5618005f05f0_37 .array/port v0x5618005f05f0, 37;
v0x5618005f05f0_38 .array/port v0x5618005f05f0, 38;
E_0x5618005efa30/9 .event anyedge, v0x5618005f05f0_35, v0x5618005f05f0_36, v0x5618005f05f0_37, v0x5618005f05f0_38;
v0x5618005f05f0_39 .array/port v0x5618005f05f0, 39;
v0x5618005f05f0_40 .array/port v0x5618005f05f0, 40;
v0x5618005f05f0_41 .array/port v0x5618005f05f0, 41;
v0x5618005f05f0_42 .array/port v0x5618005f05f0, 42;
E_0x5618005efa30/10 .event anyedge, v0x5618005f05f0_39, v0x5618005f05f0_40, v0x5618005f05f0_41, v0x5618005f05f0_42;
v0x5618005f05f0_43 .array/port v0x5618005f05f0, 43;
v0x5618005f05f0_44 .array/port v0x5618005f05f0, 44;
v0x5618005f05f0_45 .array/port v0x5618005f05f0, 45;
v0x5618005f05f0_46 .array/port v0x5618005f05f0, 46;
E_0x5618005efa30/11 .event anyedge, v0x5618005f05f0_43, v0x5618005f05f0_44, v0x5618005f05f0_45, v0x5618005f05f0_46;
v0x5618005f05f0_47 .array/port v0x5618005f05f0, 47;
v0x5618005f05f0_48 .array/port v0x5618005f05f0, 48;
v0x5618005f05f0_49 .array/port v0x5618005f05f0, 49;
v0x5618005f05f0_50 .array/port v0x5618005f05f0, 50;
E_0x5618005efa30/12 .event anyedge, v0x5618005f05f0_47, v0x5618005f05f0_48, v0x5618005f05f0_49, v0x5618005f05f0_50;
v0x5618005f05f0_51 .array/port v0x5618005f05f0, 51;
v0x5618005f05f0_52 .array/port v0x5618005f05f0, 52;
v0x5618005f05f0_53 .array/port v0x5618005f05f0, 53;
v0x5618005f05f0_54 .array/port v0x5618005f05f0, 54;
E_0x5618005efa30/13 .event anyedge, v0x5618005f05f0_51, v0x5618005f05f0_52, v0x5618005f05f0_53, v0x5618005f05f0_54;
v0x5618005f05f0_55 .array/port v0x5618005f05f0, 55;
v0x5618005f05f0_56 .array/port v0x5618005f05f0, 56;
v0x5618005f05f0_57 .array/port v0x5618005f05f0, 57;
v0x5618005f05f0_58 .array/port v0x5618005f05f0, 58;
E_0x5618005efa30/14 .event anyedge, v0x5618005f05f0_55, v0x5618005f05f0_56, v0x5618005f05f0_57, v0x5618005f05f0_58;
v0x5618005f05f0_59 .array/port v0x5618005f05f0, 59;
v0x5618005f05f0_60 .array/port v0x5618005f05f0, 60;
v0x5618005f05f0_61 .array/port v0x5618005f05f0, 61;
v0x5618005f05f0_62 .array/port v0x5618005f05f0, 62;
E_0x5618005efa30/15 .event anyedge, v0x5618005f05f0_59, v0x5618005f05f0_60, v0x5618005f05f0_61, v0x5618005f05f0_62;
v0x5618005f05f0_63 .array/port v0x5618005f05f0, 63;
v0x5618005f05f0_64 .array/port v0x5618005f05f0, 64;
v0x5618005f05f0_65 .array/port v0x5618005f05f0, 65;
v0x5618005f05f0_66 .array/port v0x5618005f05f0, 66;
E_0x5618005efa30/16 .event anyedge, v0x5618005f05f0_63, v0x5618005f05f0_64, v0x5618005f05f0_65, v0x5618005f05f0_66;
v0x5618005f05f0_67 .array/port v0x5618005f05f0, 67;
v0x5618005f05f0_68 .array/port v0x5618005f05f0, 68;
v0x5618005f05f0_69 .array/port v0x5618005f05f0, 69;
v0x5618005f05f0_70 .array/port v0x5618005f05f0, 70;
E_0x5618005efa30/17 .event anyedge, v0x5618005f05f0_67, v0x5618005f05f0_68, v0x5618005f05f0_69, v0x5618005f05f0_70;
v0x5618005f05f0_71 .array/port v0x5618005f05f0, 71;
v0x5618005f05f0_72 .array/port v0x5618005f05f0, 72;
v0x5618005f05f0_73 .array/port v0x5618005f05f0, 73;
v0x5618005f05f0_74 .array/port v0x5618005f05f0, 74;
E_0x5618005efa30/18 .event anyedge, v0x5618005f05f0_71, v0x5618005f05f0_72, v0x5618005f05f0_73, v0x5618005f05f0_74;
v0x5618005f05f0_75 .array/port v0x5618005f05f0, 75;
v0x5618005f05f0_76 .array/port v0x5618005f05f0, 76;
v0x5618005f05f0_77 .array/port v0x5618005f05f0, 77;
v0x5618005f05f0_78 .array/port v0x5618005f05f0, 78;
E_0x5618005efa30/19 .event anyedge, v0x5618005f05f0_75, v0x5618005f05f0_76, v0x5618005f05f0_77, v0x5618005f05f0_78;
v0x5618005f05f0_79 .array/port v0x5618005f05f0, 79;
v0x5618005f05f0_80 .array/port v0x5618005f05f0, 80;
v0x5618005f05f0_81 .array/port v0x5618005f05f0, 81;
v0x5618005f05f0_82 .array/port v0x5618005f05f0, 82;
E_0x5618005efa30/20 .event anyedge, v0x5618005f05f0_79, v0x5618005f05f0_80, v0x5618005f05f0_81, v0x5618005f05f0_82;
v0x5618005f05f0_83 .array/port v0x5618005f05f0, 83;
v0x5618005f05f0_84 .array/port v0x5618005f05f0, 84;
v0x5618005f05f0_85 .array/port v0x5618005f05f0, 85;
v0x5618005f05f0_86 .array/port v0x5618005f05f0, 86;
E_0x5618005efa30/21 .event anyedge, v0x5618005f05f0_83, v0x5618005f05f0_84, v0x5618005f05f0_85, v0x5618005f05f0_86;
v0x5618005f05f0_87 .array/port v0x5618005f05f0, 87;
v0x5618005f05f0_88 .array/port v0x5618005f05f0, 88;
v0x5618005f05f0_89 .array/port v0x5618005f05f0, 89;
v0x5618005f05f0_90 .array/port v0x5618005f05f0, 90;
E_0x5618005efa30/22 .event anyedge, v0x5618005f05f0_87, v0x5618005f05f0_88, v0x5618005f05f0_89, v0x5618005f05f0_90;
v0x5618005f05f0_91 .array/port v0x5618005f05f0, 91;
v0x5618005f05f0_92 .array/port v0x5618005f05f0, 92;
v0x5618005f05f0_93 .array/port v0x5618005f05f0, 93;
v0x5618005f05f0_94 .array/port v0x5618005f05f0, 94;
E_0x5618005efa30/23 .event anyedge, v0x5618005f05f0_91, v0x5618005f05f0_92, v0x5618005f05f0_93, v0x5618005f05f0_94;
v0x5618005f05f0_95 .array/port v0x5618005f05f0, 95;
v0x5618005f05f0_96 .array/port v0x5618005f05f0, 96;
v0x5618005f05f0_97 .array/port v0x5618005f05f0, 97;
v0x5618005f05f0_98 .array/port v0x5618005f05f0, 98;
E_0x5618005efa30/24 .event anyedge, v0x5618005f05f0_95, v0x5618005f05f0_96, v0x5618005f05f0_97, v0x5618005f05f0_98;
v0x5618005f05f0_99 .array/port v0x5618005f05f0, 99;
v0x5618005f05f0_100 .array/port v0x5618005f05f0, 100;
v0x5618005f05f0_101 .array/port v0x5618005f05f0, 101;
v0x5618005f05f0_102 .array/port v0x5618005f05f0, 102;
E_0x5618005efa30/25 .event anyedge, v0x5618005f05f0_99, v0x5618005f05f0_100, v0x5618005f05f0_101, v0x5618005f05f0_102;
v0x5618005f05f0_103 .array/port v0x5618005f05f0, 103;
v0x5618005f05f0_104 .array/port v0x5618005f05f0, 104;
v0x5618005f05f0_105 .array/port v0x5618005f05f0, 105;
v0x5618005f05f0_106 .array/port v0x5618005f05f0, 106;
E_0x5618005efa30/26 .event anyedge, v0x5618005f05f0_103, v0x5618005f05f0_104, v0x5618005f05f0_105, v0x5618005f05f0_106;
v0x5618005f05f0_107 .array/port v0x5618005f05f0, 107;
v0x5618005f05f0_108 .array/port v0x5618005f05f0, 108;
v0x5618005f05f0_109 .array/port v0x5618005f05f0, 109;
v0x5618005f05f0_110 .array/port v0x5618005f05f0, 110;
E_0x5618005efa30/27 .event anyedge, v0x5618005f05f0_107, v0x5618005f05f0_108, v0x5618005f05f0_109, v0x5618005f05f0_110;
v0x5618005f05f0_111 .array/port v0x5618005f05f0, 111;
v0x5618005f05f0_112 .array/port v0x5618005f05f0, 112;
v0x5618005f05f0_113 .array/port v0x5618005f05f0, 113;
v0x5618005f05f0_114 .array/port v0x5618005f05f0, 114;
E_0x5618005efa30/28 .event anyedge, v0x5618005f05f0_111, v0x5618005f05f0_112, v0x5618005f05f0_113, v0x5618005f05f0_114;
v0x5618005f05f0_115 .array/port v0x5618005f05f0, 115;
v0x5618005f05f0_116 .array/port v0x5618005f05f0, 116;
v0x5618005f05f0_117 .array/port v0x5618005f05f0, 117;
v0x5618005f05f0_118 .array/port v0x5618005f05f0, 118;
E_0x5618005efa30/29 .event anyedge, v0x5618005f05f0_115, v0x5618005f05f0_116, v0x5618005f05f0_117, v0x5618005f05f0_118;
v0x5618005f05f0_119 .array/port v0x5618005f05f0, 119;
v0x5618005f05f0_120 .array/port v0x5618005f05f0, 120;
v0x5618005f05f0_121 .array/port v0x5618005f05f0, 121;
v0x5618005f05f0_122 .array/port v0x5618005f05f0, 122;
E_0x5618005efa30/30 .event anyedge, v0x5618005f05f0_119, v0x5618005f05f0_120, v0x5618005f05f0_121, v0x5618005f05f0_122;
v0x5618005f05f0_123 .array/port v0x5618005f05f0, 123;
v0x5618005f05f0_124 .array/port v0x5618005f05f0, 124;
v0x5618005f05f0_125 .array/port v0x5618005f05f0, 125;
v0x5618005f05f0_126 .array/port v0x5618005f05f0, 126;
E_0x5618005efa30/31 .event anyedge, v0x5618005f05f0_123, v0x5618005f05f0_124, v0x5618005f05f0_125, v0x5618005f05f0_126;
v0x5618005f05f0_127 .array/port v0x5618005f05f0, 127;
v0x5618005f05f0_128 .array/port v0x5618005f05f0, 128;
v0x5618005f05f0_129 .array/port v0x5618005f05f0, 129;
v0x5618005f05f0_130 .array/port v0x5618005f05f0, 130;
E_0x5618005efa30/32 .event anyedge, v0x5618005f05f0_127, v0x5618005f05f0_128, v0x5618005f05f0_129, v0x5618005f05f0_130;
v0x5618005f05f0_131 .array/port v0x5618005f05f0, 131;
v0x5618005f05f0_132 .array/port v0x5618005f05f0, 132;
v0x5618005f05f0_133 .array/port v0x5618005f05f0, 133;
v0x5618005f05f0_134 .array/port v0x5618005f05f0, 134;
E_0x5618005efa30/33 .event anyedge, v0x5618005f05f0_131, v0x5618005f05f0_132, v0x5618005f05f0_133, v0x5618005f05f0_134;
v0x5618005f05f0_135 .array/port v0x5618005f05f0, 135;
v0x5618005f05f0_136 .array/port v0x5618005f05f0, 136;
v0x5618005f05f0_137 .array/port v0x5618005f05f0, 137;
v0x5618005f05f0_138 .array/port v0x5618005f05f0, 138;
E_0x5618005efa30/34 .event anyedge, v0x5618005f05f0_135, v0x5618005f05f0_136, v0x5618005f05f0_137, v0x5618005f05f0_138;
v0x5618005f05f0_139 .array/port v0x5618005f05f0, 139;
v0x5618005f05f0_140 .array/port v0x5618005f05f0, 140;
v0x5618005f05f0_141 .array/port v0x5618005f05f0, 141;
v0x5618005f05f0_142 .array/port v0x5618005f05f0, 142;
E_0x5618005efa30/35 .event anyedge, v0x5618005f05f0_139, v0x5618005f05f0_140, v0x5618005f05f0_141, v0x5618005f05f0_142;
v0x5618005f05f0_143 .array/port v0x5618005f05f0, 143;
v0x5618005f05f0_144 .array/port v0x5618005f05f0, 144;
v0x5618005f05f0_145 .array/port v0x5618005f05f0, 145;
v0x5618005f05f0_146 .array/port v0x5618005f05f0, 146;
E_0x5618005efa30/36 .event anyedge, v0x5618005f05f0_143, v0x5618005f05f0_144, v0x5618005f05f0_145, v0x5618005f05f0_146;
v0x5618005f05f0_147 .array/port v0x5618005f05f0, 147;
v0x5618005f05f0_148 .array/port v0x5618005f05f0, 148;
v0x5618005f05f0_149 .array/port v0x5618005f05f0, 149;
v0x5618005f05f0_150 .array/port v0x5618005f05f0, 150;
E_0x5618005efa30/37 .event anyedge, v0x5618005f05f0_147, v0x5618005f05f0_148, v0x5618005f05f0_149, v0x5618005f05f0_150;
v0x5618005f05f0_151 .array/port v0x5618005f05f0, 151;
v0x5618005f05f0_152 .array/port v0x5618005f05f0, 152;
v0x5618005f05f0_153 .array/port v0x5618005f05f0, 153;
v0x5618005f05f0_154 .array/port v0x5618005f05f0, 154;
E_0x5618005efa30/38 .event anyedge, v0x5618005f05f0_151, v0x5618005f05f0_152, v0x5618005f05f0_153, v0x5618005f05f0_154;
v0x5618005f05f0_155 .array/port v0x5618005f05f0, 155;
v0x5618005f05f0_156 .array/port v0x5618005f05f0, 156;
v0x5618005f05f0_157 .array/port v0x5618005f05f0, 157;
v0x5618005f05f0_158 .array/port v0x5618005f05f0, 158;
E_0x5618005efa30/39 .event anyedge, v0x5618005f05f0_155, v0x5618005f05f0_156, v0x5618005f05f0_157, v0x5618005f05f0_158;
v0x5618005f05f0_159 .array/port v0x5618005f05f0, 159;
v0x5618005f05f0_160 .array/port v0x5618005f05f0, 160;
v0x5618005f05f0_161 .array/port v0x5618005f05f0, 161;
v0x5618005f05f0_162 .array/port v0x5618005f05f0, 162;
E_0x5618005efa30/40 .event anyedge, v0x5618005f05f0_159, v0x5618005f05f0_160, v0x5618005f05f0_161, v0x5618005f05f0_162;
v0x5618005f05f0_163 .array/port v0x5618005f05f0, 163;
v0x5618005f05f0_164 .array/port v0x5618005f05f0, 164;
v0x5618005f05f0_165 .array/port v0x5618005f05f0, 165;
v0x5618005f05f0_166 .array/port v0x5618005f05f0, 166;
E_0x5618005efa30/41 .event anyedge, v0x5618005f05f0_163, v0x5618005f05f0_164, v0x5618005f05f0_165, v0x5618005f05f0_166;
v0x5618005f05f0_167 .array/port v0x5618005f05f0, 167;
v0x5618005f05f0_168 .array/port v0x5618005f05f0, 168;
v0x5618005f05f0_169 .array/port v0x5618005f05f0, 169;
v0x5618005f05f0_170 .array/port v0x5618005f05f0, 170;
E_0x5618005efa30/42 .event anyedge, v0x5618005f05f0_167, v0x5618005f05f0_168, v0x5618005f05f0_169, v0x5618005f05f0_170;
v0x5618005f05f0_171 .array/port v0x5618005f05f0, 171;
v0x5618005f05f0_172 .array/port v0x5618005f05f0, 172;
v0x5618005f05f0_173 .array/port v0x5618005f05f0, 173;
v0x5618005f05f0_174 .array/port v0x5618005f05f0, 174;
E_0x5618005efa30/43 .event anyedge, v0x5618005f05f0_171, v0x5618005f05f0_172, v0x5618005f05f0_173, v0x5618005f05f0_174;
v0x5618005f05f0_175 .array/port v0x5618005f05f0, 175;
v0x5618005f05f0_176 .array/port v0x5618005f05f0, 176;
v0x5618005f05f0_177 .array/port v0x5618005f05f0, 177;
v0x5618005f05f0_178 .array/port v0x5618005f05f0, 178;
E_0x5618005efa30/44 .event anyedge, v0x5618005f05f0_175, v0x5618005f05f0_176, v0x5618005f05f0_177, v0x5618005f05f0_178;
v0x5618005f05f0_179 .array/port v0x5618005f05f0, 179;
v0x5618005f05f0_180 .array/port v0x5618005f05f0, 180;
v0x5618005f05f0_181 .array/port v0x5618005f05f0, 181;
v0x5618005f05f0_182 .array/port v0x5618005f05f0, 182;
E_0x5618005efa30/45 .event anyedge, v0x5618005f05f0_179, v0x5618005f05f0_180, v0x5618005f05f0_181, v0x5618005f05f0_182;
v0x5618005f05f0_183 .array/port v0x5618005f05f0, 183;
v0x5618005f05f0_184 .array/port v0x5618005f05f0, 184;
v0x5618005f05f0_185 .array/port v0x5618005f05f0, 185;
v0x5618005f05f0_186 .array/port v0x5618005f05f0, 186;
E_0x5618005efa30/46 .event anyedge, v0x5618005f05f0_183, v0x5618005f05f0_184, v0x5618005f05f0_185, v0x5618005f05f0_186;
v0x5618005f05f0_187 .array/port v0x5618005f05f0, 187;
v0x5618005f05f0_188 .array/port v0x5618005f05f0, 188;
v0x5618005f05f0_189 .array/port v0x5618005f05f0, 189;
v0x5618005f05f0_190 .array/port v0x5618005f05f0, 190;
E_0x5618005efa30/47 .event anyedge, v0x5618005f05f0_187, v0x5618005f05f0_188, v0x5618005f05f0_189, v0x5618005f05f0_190;
v0x5618005f05f0_191 .array/port v0x5618005f05f0, 191;
v0x5618005f05f0_192 .array/port v0x5618005f05f0, 192;
v0x5618005f05f0_193 .array/port v0x5618005f05f0, 193;
v0x5618005f05f0_194 .array/port v0x5618005f05f0, 194;
E_0x5618005efa30/48 .event anyedge, v0x5618005f05f0_191, v0x5618005f05f0_192, v0x5618005f05f0_193, v0x5618005f05f0_194;
v0x5618005f05f0_195 .array/port v0x5618005f05f0, 195;
v0x5618005f05f0_196 .array/port v0x5618005f05f0, 196;
v0x5618005f05f0_197 .array/port v0x5618005f05f0, 197;
v0x5618005f05f0_198 .array/port v0x5618005f05f0, 198;
E_0x5618005efa30/49 .event anyedge, v0x5618005f05f0_195, v0x5618005f05f0_196, v0x5618005f05f0_197, v0x5618005f05f0_198;
v0x5618005f05f0_199 .array/port v0x5618005f05f0, 199;
v0x5618005f05f0_200 .array/port v0x5618005f05f0, 200;
v0x5618005f05f0_201 .array/port v0x5618005f05f0, 201;
v0x5618005f05f0_202 .array/port v0x5618005f05f0, 202;
E_0x5618005efa30/50 .event anyedge, v0x5618005f05f0_199, v0x5618005f05f0_200, v0x5618005f05f0_201, v0x5618005f05f0_202;
v0x5618005f05f0_203 .array/port v0x5618005f05f0, 203;
v0x5618005f05f0_204 .array/port v0x5618005f05f0, 204;
v0x5618005f05f0_205 .array/port v0x5618005f05f0, 205;
v0x5618005f05f0_206 .array/port v0x5618005f05f0, 206;
E_0x5618005efa30/51 .event anyedge, v0x5618005f05f0_203, v0x5618005f05f0_204, v0x5618005f05f0_205, v0x5618005f05f0_206;
v0x5618005f05f0_207 .array/port v0x5618005f05f0, 207;
v0x5618005f05f0_208 .array/port v0x5618005f05f0, 208;
v0x5618005f05f0_209 .array/port v0x5618005f05f0, 209;
v0x5618005f05f0_210 .array/port v0x5618005f05f0, 210;
E_0x5618005efa30/52 .event anyedge, v0x5618005f05f0_207, v0x5618005f05f0_208, v0x5618005f05f0_209, v0x5618005f05f0_210;
v0x5618005f05f0_211 .array/port v0x5618005f05f0, 211;
v0x5618005f05f0_212 .array/port v0x5618005f05f0, 212;
v0x5618005f05f0_213 .array/port v0x5618005f05f0, 213;
v0x5618005f05f0_214 .array/port v0x5618005f05f0, 214;
E_0x5618005efa30/53 .event anyedge, v0x5618005f05f0_211, v0x5618005f05f0_212, v0x5618005f05f0_213, v0x5618005f05f0_214;
v0x5618005f05f0_215 .array/port v0x5618005f05f0, 215;
v0x5618005f05f0_216 .array/port v0x5618005f05f0, 216;
v0x5618005f05f0_217 .array/port v0x5618005f05f0, 217;
v0x5618005f05f0_218 .array/port v0x5618005f05f0, 218;
E_0x5618005efa30/54 .event anyedge, v0x5618005f05f0_215, v0x5618005f05f0_216, v0x5618005f05f0_217, v0x5618005f05f0_218;
v0x5618005f05f0_219 .array/port v0x5618005f05f0, 219;
v0x5618005f05f0_220 .array/port v0x5618005f05f0, 220;
v0x5618005f05f0_221 .array/port v0x5618005f05f0, 221;
v0x5618005f05f0_222 .array/port v0x5618005f05f0, 222;
E_0x5618005efa30/55 .event anyedge, v0x5618005f05f0_219, v0x5618005f05f0_220, v0x5618005f05f0_221, v0x5618005f05f0_222;
v0x5618005f05f0_223 .array/port v0x5618005f05f0, 223;
v0x5618005f05f0_224 .array/port v0x5618005f05f0, 224;
v0x5618005f05f0_225 .array/port v0x5618005f05f0, 225;
v0x5618005f05f0_226 .array/port v0x5618005f05f0, 226;
E_0x5618005efa30/56 .event anyedge, v0x5618005f05f0_223, v0x5618005f05f0_224, v0x5618005f05f0_225, v0x5618005f05f0_226;
v0x5618005f05f0_227 .array/port v0x5618005f05f0, 227;
v0x5618005f05f0_228 .array/port v0x5618005f05f0, 228;
v0x5618005f05f0_229 .array/port v0x5618005f05f0, 229;
v0x5618005f05f0_230 .array/port v0x5618005f05f0, 230;
E_0x5618005efa30/57 .event anyedge, v0x5618005f05f0_227, v0x5618005f05f0_228, v0x5618005f05f0_229, v0x5618005f05f0_230;
v0x5618005f05f0_231 .array/port v0x5618005f05f0, 231;
v0x5618005f05f0_232 .array/port v0x5618005f05f0, 232;
v0x5618005f05f0_233 .array/port v0x5618005f05f0, 233;
v0x5618005f05f0_234 .array/port v0x5618005f05f0, 234;
E_0x5618005efa30/58 .event anyedge, v0x5618005f05f0_231, v0x5618005f05f0_232, v0x5618005f05f0_233, v0x5618005f05f0_234;
v0x5618005f05f0_235 .array/port v0x5618005f05f0, 235;
v0x5618005f05f0_236 .array/port v0x5618005f05f0, 236;
v0x5618005f05f0_237 .array/port v0x5618005f05f0, 237;
v0x5618005f05f0_238 .array/port v0x5618005f05f0, 238;
E_0x5618005efa30/59 .event anyedge, v0x5618005f05f0_235, v0x5618005f05f0_236, v0x5618005f05f0_237, v0x5618005f05f0_238;
v0x5618005f05f0_239 .array/port v0x5618005f05f0, 239;
v0x5618005f05f0_240 .array/port v0x5618005f05f0, 240;
v0x5618005f05f0_241 .array/port v0x5618005f05f0, 241;
v0x5618005f05f0_242 .array/port v0x5618005f05f0, 242;
E_0x5618005efa30/60 .event anyedge, v0x5618005f05f0_239, v0x5618005f05f0_240, v0x5618005f05f0_241, v0x5618005f05f0_242;
v0x5618005f05f0_243 .array/port v0x5618005f05f0, 243;
v0x5618005f05f0_244 .array/port v0x5618005f05f0, 244;
v0x5618005f05f0_245 .array/port v0x5618005f05f0, 245;
v0x5618005f05f0_246 .array/port v0x5618005f05f0, 246;
E_0x5618005efa30/61 .event anyedge, v0x5618005f05f0_243, v0x5618005f05f0_244, v0x5618005f05f0_245, v0x5618005f05f0_246;
v0x5618005f05f0_247 .array/port v0x5618005f05f0, 247;
v0x5618005f05f0_248 .array/port v0x5618005f05f0, 248;
v0x5618005f05f0_249 .array/port v0x5618005f05f0, 249;
v0x5618005f05f0_250 .array/port v0x5618005f05f0, 250;
E_0x5618005efa30/62 .event anyedge, v0x5618005f05f0_247, v0x5618005f05f0_248, v0x5618005f05f0_249, v0x5618005f05f0_250;
v0x5618005f05f0_251 .array/port v0x5618005f05f0, 251;
v0x5618005f05f0_252 .array/port v0x5618005f05f0, 252;
v0x5618005f05f0_253 .array/port v0x5618005f05f0, 253;
v0x5618005f05f0_254 .array/port v0x5618005f05f0, 254;
E_0x5618005efa30/63 .event anyedge, v0x5618005f05f0_251, v0x5618005f05f0_252, v0x5618005f05f0_253, v0x5618005f05f0_254;
v0x5618005f05f0_255 .array/port v0x5618005f05f0, 255;
E_0x5618005efa30/64 .event anyedge, v0x5618005f05f0_255;
E_0x5618005efa30 .event/or E_0x5618005efa30/0, E_0x5618005efa30/1, E_0x5618005efa30/2, E_0x5618005efa30/3, E_0x5618005efa30/4, E_0x5618005efa30/5, E_0x5618005efa30/6, E_0x5618005efa30/7, E_0x5618005efa30/8, E_0x5618005efa30/9, E_0x5618005efa30/10, E_0x5618005efa30/11, E_0x5618005efa30/12, E_0x5618005efa30/13, E_0x5618005efa30/14, E_0x5618005efa30/15, E_0x5618005efa30/16, E_0x5618005efa30/17, E_0x5618005efa30/18, E_0x5618005efa30/19, E_0x5618005efa30/20, E_0x5618005efa30/21, E_0x5618005efa30/22, E_0x5618005efa30/23, E_0x5618005efa30/24, E_0x5618005efa30/25, E_0x5618005efa30/26, E_0x5618005efa30/27, E_0x5618005efa30/28, E_0x5618005efa30/29, E_0x5618005efa30/30, E_0x5618005efa30/31, E_0x5618005efa30/32, E_0x5618005efa30/33, E_0x5618005efa30/34, E_0x5618005efa30/35, E_0x5618005efa30/36, E_0x5618005efa30/37, E_0x5618005efa30/38, E_0x5618005efa30/39, E_0x5618005efa30/40, E_0x5618005efa30/41, E_0x5618005efa30/42, E_0x5618005efa30/43, E_0x5618005efa30/44, E_0x5618005efa30/45, E_0x5618005efa30/46, E_0x5618005efa30/47, E_0x5618005efa30/48, E_0x5618005efa30/49, E_0x5618005efa30/50, E_0x5618005efa30/51, E_0x5618005efa30/52, E_0x5618005efa30/53, E_0x5618005efa30/54, E_0x5618005efa30/55, E_0x5618005efa30/56, E_0x5618005efa30/57, E_0x5618005efa30/58, E_0x5618005efa30/59, E_0x5618005efa30/60, E_0x5618005efa30/61, E_0x5618005efa30/62, E_0x5618005efa30/63, E_0x5618005efa30/64;
S_0x5618005f0280 .scope begin, "$unm_blk_68" "$unm_blk_68" 25 17, 25 17 0, S_0x5618005b17f0;
 .timescale -9 -12;
v0x5618005f0410_0 .var/i "i", 31 0;
S_0x5618005930d0 .scope module, "tb_regfile" "tb_regfile" 26 7;
 .timescale -9 -12;
v0x5618005f5720_0 .var "clk", 0 0;
v0x5618005f57e0_0 .net "read_data1", 31 0, L_0x56180060f0d0;  1 drivers
v0x5618005f5880_0 .net "read_data2", 31 0, L_0x56180060f640;  1 drivers
v0x5618005f5920_0 .var "read_reg1", 5 0;
v0x5618005f59c0_0 .var "read_reg2", 5 0;
v0x5618005f5ab0_0 .var "reg_write_en", 0 0;
v0x5618005f5b50_0 .var "rst", 0 0;
v0x5618005f5bf0_0 .var "write_data", 31 0;
v0x5618005f5cc0_0 .var "write_reg", 5 0;
S_0x5618005f2e20 .scope module, "UUT" "regfile" 26 16, 14 23 0, S_0x5618005930d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x56180060ee30 .functor AND 1, v0x5618005f5ab0_0, L_0x56180060ed90, C4<1>, C4<1>;
L_0x56180060f3a0 .functor AND 1, v0x5618005f5ab0_0, L_0x56180060f2b0, C4<1>, C4<1>;
v0x5618005f4630_1 .array/port v0x5618005f4630, 1;
L_0x56180060f820 .functor BUFZ 32, v0x5618005f4630_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5618005f4630_2 .array/port v0x5618005f4630, 2;
L_0x56180060f890 .functor BUFZ 32, v0x5618005f4630_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5618005f3460_0 .net *"_ivl_0", 0 0, L_0x56180060ed90;  1 drivers
v0x5618005f3540_0 .net *"_ivl_12", 0 0, L_0x56180060f2b0;  1 drivers
v0x5618005f3600_0 .net *"_ivl_15", 0 0, L_0x56180060f3a0;  1 drivers
v0x5618005f36a0_0 .net *"_ivl_16", 31 0, L_0x56180060f460;  1 drivers
v0x5618005f3780_0 .net *"_ivl_18", 7 0, L_0x56180060f500;  1 drivers
L_0x7f98a464b8d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5618005f38b0_0 .net *"_ivl_21", 1 0, L_0x7f98a464b8d0;  1 drivers
v0x5618005f3990_0 .net *"_ivl_3", 0 0, L_0x56180060ee30;  1 drivers
v0x5618005f3a50_0 .net *"_ivl_4", 31 0, L_0x56180060eef0;  1 drivers
v0x5618005f3b30_0 .net *"_ivl_6", 7 0, L_0x56180060ef90;  1 drivers
L_0x7f98a464b888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5618005f3ca0_0 .net *"_ivl_9", 1 0, L_0x7f98a464b888;  1 drivers
v0x5618005f3d80_0 .net "clk", 0 0, v0x5618005f5720_0;  1 drivers
v0x5618005f3e40_0 .net "debug_r1", 31 0, L_0x56180060f820;  1 drivers
v0x5618005f3f20_0 .net "debug_r2", 31 0, L_0x56180060f890;  1 drivers
v0x5618005f4000_0 .var/i "i", 31 0;
v0x5618005f40e0_0 .net "read_data1", 31 0, L_0x56180060f0d0;  alias, 1 drivers
v0x5618005f41c0_0 .net "read_data2", 31 0, L_0x56180060f640;  alias, 1 drivers
v0x5618005f42a0_0 .net "read_reg1", 5 0, v0x5618005f5920_0;  1 drivers
v0x5618005f4490_0 .net "read_reg2", 5 0, v0x5618005f59c0_0;  1 drivers
v0x5618005f4570_0 .net "reg_write_en", 0 0, v0x5618005f5ab0_0;  1 drivers
v0x5618005f4630 .array "registers", 63 0, 31 0;
v0x5618005f4ef0_0 .net "rst", 0 0, v0x5618005f5b50_0;  1 drivers
v0x5618005f4fb0_0 .net "write_data", 31 0, v0x5618005f5bf0_0;  1 drivers
v0x5618005f5090_0 .net "write_reg", 5 0, v0x5618005f5cc0_0;  1 drivers
E_0x5618005f3000 .event posedge, v0x5618005f4ef0_0, v0x5618005f3d80_0;
L_0x56180060ed90 .cmp/eq 6, v0x5618005f5cc0_0, v0x5618005f5920_0;
L_0x56180060eef0 .array/port v0x5618005f4630, L_0x56180060ef90;
L_0x56180060ef90 .concat [ 6 2 0 0], v0x5618005f5920_0, L_0x7f98a464b888;
L_0x56180060f0d0 .functor MUXZ 32, L_0x56180060eef0, v0x5618005f5bf0_0, L_0x56180060ee30, C4<>;
L_0x56180060f2b0 .cmp/eq 6, v0x5618005f5cc0_0, v0x5618005f59c0_0;
L_0x56180060f460 .array/port v0x5618005f4630, L_0x56180060f500;
L_0x56180060f500 .concat [ 6 2 0 0], v0x5618005f59c0_0, L_0x7f98a464b8d0;
L_0x56180060f640 .functor MUXZ 32, L_0x56180060f460, v0x5618005f5bf0_0, L_0x56180060f3a0, C4<>;
S_0x5618005f3080 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x5618005f2e20;
 .timescale -9 -12;
v0x5618005f3280_0 .var "reg_index", 5 0;
v0x5618005f3380_0 .var "reg_value", 31 0;
TD_tb_regfile.UUT.initialize_register ;
    %load/vec4 v0x5618005f3380_0;
    %load/vec4 v0x5618005f3280_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x5618005f4630, 4, 0;
    %end;
S_0x5618005f5330 .scope task, "do_write" "do_write" 26 40, 26 40 0, S_0x5618005930d0;
 .timescale -9 -12;
v0x5618005f5540_0 .var "data", 31 0;
v0x5618005f5640_0 .var "regnum", 5 0;
E_0x5618005f54e0 .event posedge, v0x5618005f3d80_0;
TD_tb_regfile.do_write ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005f5ab0_0, 0, 1;
    %load/vec4 v0x5618005f5640_0;
    %store/vec4 v0x5618005f5cc0_0, 0, 6;
    %load/vec4 v0x5618005f5540_0;
    %store/vec4 v0x5618005f5bf0_0, 0, 32;
    %wait E_0x5618005f54e0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005f5ab0_0, 0, 1;
    %end;
    .scope S_0x5618005c4370;
T_4 ;
    %wait E_0x5618005c4680;
    %load/vec4 v0x5618005c48b0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005c46e0_0, 0, 1;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x5618005c4980_0;
    %inv;
    %store/vec4 v0x5618005c46e0_0, 0, 1;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x5618005c47c0_0;
    %store/vec4 v0x5618005c46e0_0, 0, 1;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5618005c5660;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005c59f0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x5618005c5660;
T_6 ;
    %wait E_0x561800403a00;
    %load/vec4 v0x5618005c5ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005c59f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5618005c5900_0;
    %assign/vec4 v0x5618005c59f0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5618005c08e0;
T_7 ;
    %wait E_0x5618005c0c10;
    %load/vec4 v0x5618005c1480_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_7.2, 5;
    %load/vec4 v0x5618005c1480_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x5618005c1480_0;
    %load/vec4a v0x5618005c1750, 4;
    %store/vec4 v0x5618005c1650_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005c1650_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5618005c08e0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005c1590_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5618005c1590_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5618005c1590_0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %load/vec4 v0x5618005c1590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5618005c1590_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 4026572819, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 4026573890, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 4026574885, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 4026575916, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 4026576945, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 4026577938, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 4026578962, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 4026579988, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1342247935, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 3758247936, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 889389056, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1342187521, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 3758843903, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 3758843904, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 3758844929, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 2692786176, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1994011648, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 2696981504, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 2701176832, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 915144704, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1342842881, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1921266688, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 2432738304, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 2168496128, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1188712448, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 2336273408, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1159438336, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1188789248, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1205116928, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 2340468736, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1188339712, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 2344664064, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 3758837760, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %pushi/vec4 890765312, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c1750, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x5618005bffa0;
T_9 ;
    %wait E_0x5618005c0260;
    %load/vec4 v0x5618005c03a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005c0550_0, 0;
    %load/vec4 v0x5618005c0610_0;
    %assign/vec4 v0x5618005c0740_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5618005c0460_0;
    %assign/vec4 v0x5618005c0550_0, 0;
    %load/vec4 v0x5618005c0610_0;
    %assign/vec4 v0x5618005c0740_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5618005baa50;
T_10 ;
    %wait E_0x5618005bb530;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005bbb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005bb910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005bba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005bb670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005bb740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005bb840_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5618005bb590_0, 0, 3;
    %load/vec4 v0x5618005bbad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.0 ;
    %jmp T_10.11;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bbb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5618005bb590_0, 0, 3;
    %jmp T_10.11;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bbb70_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5618005bb590_0, 0, 3;
    %jmp T_10.11;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bbb70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5618005bb590_0, 0, 3;
    %jmp T_10.11;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bbb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bb670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5618005bb590_0, 0, 3;
    %jmp T_10.11;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bbb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bb910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bb670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5618005bb590_0, 0, 3;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bba00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bb670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5618005bb590_0, 0, 3;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bbb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bb670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5618005bb590_0, 0, 3;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bb840_0, 0, 1;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bb740_0, 0, 1;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005bb740_0, 0, 1;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5618005bc170;
T_11 ;
    %wait E_0x5618005bc380;
    %load/vec4 v0x5618005be340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005bd2c0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x5618005bd2c0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5618005bd2c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5618005bd870, 0, 4;
    %load/vec4 v0x5618005bd2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5618005bd2c0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5618005bd7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x5618005be430_0;
    %load/vec4 v0x5618005be510_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5618005bd870, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x5618005be510_0, v0x5618005be430_0, $time, v0x5618005bd7b0_0, v0x5618005bd500_0, v0x5618005bd6d0_0 {0 0 0};
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5618005bbcd0;
T_12 ;
    %wait E_0x5618005bbec0;
    %load/vec4 v0x5618005bc050_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x5618005bc050_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5618005bbf40_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x5618005bc050_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5618005bbf40_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5618005ba580;
T_13 ;
    %wait E_0x5618005ba9d0;
    %load/vec4 v0x5618005bf7c0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x5618005bf550_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x5618005bf550_0, v0x5618005bf880_0, S<0,vec4,s10>, &PV<v0x5618005bf550_0, 22, 10> {1 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5618005ba580;
T_14 ;
    %wait E_0x561800403a00;
    %load/vec4 v0x5618005bfa00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5618005beb00_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x5618005bf700_0, v0x5618005bf550_0, v0x5618005bf7c0_0, v0x5618005bf940_0, v0x5618005bfaa0_0, v0x5618005bf880_0, S<0,vec4,s32>, v0x5618005beb00_0, v0x5618005bee20_0 {1 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5618005b8400;
T_15 ;
    %wait E_0x561800403a00;
    %load/vec4 v0x5618005b9fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005b8d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005b8e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005b8f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005b8950_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5618005b8dc0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5618005b90f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5618005b91c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005b9020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005b8b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005b8bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005b87c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5618005b86d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005b88b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005b8a60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5618005b99c0_0;
    %assign/vec4 v0x5618005b8d00_0, 0;
    %load/vec4 v0x5618005b9b80_0;
    %assign/vec4 v0x5618005b8e80_0, 0;
    %load/vec4 v0x5618005b9c60_0;
    %assign/vec4 v0x5618005b8f50_0, 0;
    %load/vec4 v0x5618005b95c0_0;
    %assign/vec4 v0x5618005b8950_0, 0;
    %load/vec4 v0x5618005b9aa0_0;
    %assign/vec4 v0x5618005b8dc0_0, 0;
    %load/vec4 v0x5618005b9e00_0;
    %assign/vec4 v0x5618005b90f0_0, 0;
    %load/vec4 v0x5618005b9ee0_0;
    %assign/vec4 v0x5618005b91c0_0, 0;
    %load/vec4 v0x5618005b9d40_0;
    %assign/vec4 v0x5618005b9020_0, 0;
    %load/vec4 v0x5618005b9760_0;
    %assign/vec4 v0x5618005b8b20_0, 0;
    %load/vec4 v0x5618005b9820_0;
    %assign/vec4 v0x5618005b8bc0_0, 0;
    %load/vec4 v0x5618005b9440_0;
    %assign/vec4 v0x5618005b87c0_0, 0;
    %load/vec4 v0x5618005b9290_0;
    %assign/vec4 v0x5618005b86d0_0, 0;
    %load/vec4 v0x5618005b9500_0;
    %assign/vec4 v0x5618005b88b0_0, 0;
    %load/vec4 v0x5618005b96a0_0;
    %assign/vec4 v0x5618005b8a60_0, 0;
    %load/vec4 v0x5618005b98e0_0;
    %assign/vec4 v0x5618005b8c60_0, 0;
    %load/vec4 v0x5618005b95c0_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x5618005b99c0_0, v0x5618005b9aa0_0, v0x5618005b9e00_0, v0x5618005b9ee0_0, S<0,vec4,s32>, v0x5618005b95c0_0, v0x5618005b98e0_0, v0x5618005b9d40_0, v0x5618005b9760_0 {1 0 0};
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x561800506cf0;
T_16 ;
    %wait E_0x5618005b1440;
    %load/vec4 v0x561800555340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005b27d0_0, 0, 32;
    %jmp T_16.5;
T_16.0 ;
    %load/vec4 v0x561800574450_0;
    %load/vec4 v0x56180050f3a0_0;
    %add;
    %store/vec4 v0x5618005b27d0_0, 0, 32;
    %jmp T_16.5;
T_16.1 ;
    %load/vec4 v0x561800574450_0;
    %load/vec4 v0x56180050f3a0_0;
    %sub;
    %store/vec4 v0x5618005b27d0_0, 0, 32;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0x561800574450_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5618005b27d0_0, 0, 32;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0x561800574450_0;
    %store/vec4 v0x5618005b27d0_0, 0, 32;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x561800592de0;
T_17 ;
    %wait E_0x561800426140;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x5618005b4120_0, v0x5618005b3f80_0 {0 0 0};
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5618005b4660;
T_18 ;
    %wait E_0x561800403a00;
    %load/vec4 v0x5618005b52d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005b5390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005b5470_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5618005b57b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5618005b5950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5618005b56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005b5a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005b5610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005b5890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005b5550_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5618005b4b50_0;
    %assign/vec4 v0x5618005b5390_0, 0;
    %load/vec4 v0x5618005b4c40_0;
    %assign/vec4 v0x5618005b5470_0, 0;
    %load/vec4 v0x5618005b4fb0_0;
    %assign/vec4 v0x5618005b57b0_0, 0;
    %load/vec4 v0x5618005b5150_0;
    %assign/vec4 v0x5618005b5950_0, 0;
    %load/vec4 v0x5618005b4ed0_0;
    %assign/vec4 v0x5618005b56d0_0, 0;
    %load/vec4 v0x5618005b5230_0;
    %assign/vec4 v0x5618005b5a30_0, 0;
    %load/vec4 v0x5618005b4de0_0;
    %assign/vec4 v0x5618005b5610_0, 0;
    %load/vec4 v0x5618005b5090_0;
    %assign/vec4 v0x5618005b5890_0, 0;
    %load/vec4 v0x5618005b4d40_0;
    %assign/vec4 v0x5618005b5550_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x5618005b4b50_0, v0x5618005b4c40_0, v0x5618005b4fb0_0, v0x5618005b5150_0, v0x5618005b4ed0_0, v0x5618005b5090_0, v0x5618005b4d40_0 {0 0 0};
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5618005c6fb0;
T_19 ;
    %wait E_0x5618005c7390;
    %load/vec4 v0x5618005c7be0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_19.2, 5;
    %load/vec4 v0x5618005c7be0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %ix/getv 4, v0x5618005c7be0_0;
    %load/vec4a v0x5618005c7e70, 4;
    %store/vec4 v0x5618005ca880_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005ca880_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5618005c6fb0;
T_20 ;
    %wait E_0x5618005c7310;
    %load/vec4 v0x5618005ca740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5618005c7be0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_20.4, 5;
    %load/vec4 v0x5618005c7be0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5618005ca960_0;
    %ix/getv 3, v0x5618005c7be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5618005c7e70, 0, 4;
T_20.2 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5618005c6fb0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005c7dd0_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x5618005c7dd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5618005c7dd0_0;
    %store/vec4a v0x5618005c7e70, 4, 0;
    %load/vec4 v0x5618005c7dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5618005c7dd0_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c7e70, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c7e70, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c7e70, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c7e70, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c7e70, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c7e70, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c7e70, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c7e70, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c7e70, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005c7e70, 4, 0;
    %end;
    .thread T_21;
    .scope S_0x5618005c6b50;
T_22 ;
    %wait E_0x561800403a00;
    %load/vec4 v0x5618005cadd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x5618005cac70_0, v0x5618005cb2e0_0 {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5618005e3420;
T_23 ;
    %wait E_0x5618005e37a0;
    %load/vec4 v0x5618005e39d0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005e3800_0, 0, 1;
    %jmp T_23.3;
T_23.0 ;
    %load/vec4 v0x5618005e3aa0_0;
    %inv;
    %store/vec4 v0x5618005e3800_0, 0, 1;
    %jmp T_23.3;
T_23.1 ;
    %load/vec4 v0x5618005e38e0_0;
    %store/vec4 v0x5618005e3800_0, 0, 1;
    %jmp T_23.3;
T_23.3 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5618005e47f0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005e4bf0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x5618005e47f0;
T_25 ;
    %wait E_0x5618005d0930;
    %load/vec4 v0x5618005e4cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005e4bf0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5618005e4b00_0;
    %assign/vec4 v0x5618005e4bf0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5618005dfa70;
T_26 ;
    %wait E_0x5618005dfda0;
    %load/vec4 v0x5618005e0610_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_26.2, 5;
    %load/vec4 v0x5618005e0610_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_26.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %ix/getv 4, v0x5618005e0610_0;
    %load/vec4a v0x5618005e07f0, 4;
    %store/vec4 v0x5618005e0720_0, 0, 32;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005e0720_0, 0, 32;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5618005dfa70;
T_27 ;
    %pushi/vec4 655, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e07f0, 4, 0;
    %pushi/vec4 21037061, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e07f0, 4, 0;
    %pushi/vec4 12713989, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e07f0, 4, 0;
    %pushi/vec4 197668, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e07f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e07f0, 4, 0;
    %vpi_call/w 24 30 "$display", "IM_SIMPLE: mem[0]=%h mem[1]=%h mem[2]=%h mem[3]=%h mem[4]=%h", &A<v0x5618005e07f0, 0>, &A<v0x5618005e07f0, 1>, &A<v0x5618005e07f0, 2>, &A<v0x5618005e07f0, 3>, &A<v0x5618005e07f0, 4> {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x5618005df130;
T_28 ;
    %wait E_0x5618005df3f0;
    %load/vec4 v0x5618005df530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005df6e0_0, 0;
    %load/vec4 v0x5618005df7a0_0;
    %assign/vec4 v0x5618005df8d0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5618005df5f0_0;
    %assign/vec4 v0x5618005df6e0_0, 0;
    %load/vec4 v0x5618005df7a0_0;
    %assign/vec4 v0x5618005df8d0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5618005d9ad0;
T_29 ;
    %wait E_0x5618005da5b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005dabf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005da990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005daa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005da6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005da7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005da8c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5618005da610_0, 0, 3;
    %load/vec4 v0x5618005dab50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %jmp T_29.11;
T_29.0 ;
    %jmp T_29.11;
T_29.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005dabf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5618005da610_0, 0, 3;
    %jmp T_29.11;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005dabf0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5618005da610_0, 0, 3;
    %jmp T_29.11;
T_29.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005dabf0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5618005da610_0, 0, 3;
    %jmp T_29.11;
T_29.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005dabf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005da6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5618005da610_0, 0, 3;
    %jmp T_29.11;
T_29.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005dabf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005da990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005da6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5618005da610_0, 0, 3;
    %jmp T_29.11;
T_29.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005daa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005da6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5618005da610_0, 0, 3;
    %jmp T_29.11;
T_29.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005dabf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005da6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5618005da610_0, 0, 3;
    %jmp T_29.11;
T_29.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005da8c0_0, 0, 1;
    %jmp T_29.11;
T_29.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005da7c0_0, 0, 1;
    %jmp T_29.11;
T_29.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005da7c0_0, 0, 1;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5618005db1f0;
T_30 ;
    %wait E_0x5618005db400;
    %load/vec4 v0x5618005dd3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005dc340_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x5618005dc340_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5618005dc340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5618005dc8f0, 0, 4;
    %load/vec4 v0x5618005dc340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5618005dc340_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5618005dc830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x5618005dd4b0_0;
    %load/vec4 v0x5618005dd590_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5618005dc8f0, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x5618005dd590_0, v0x5618005dd4b0_0, $time, v0x5618005dc830_0, v0x5618005dc580_0, v0x5618005dc750_0 {0 0 0};
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5618005dad50;
T_31 ;
    %wait E_0x5618005daf40;
    %load/vec4 v0x5618005db0d0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x5618005db0d0_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5618005dafc0_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x5618005db0d0_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5618005dafc0_0, 0, 32;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5618005d9600;
T_32 ;
    %wait E_0x5618005d9a50;
    %load/vec4 v0x5618005de860_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x5618005de5f0_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x5618005de5f0_0, v0x5618005de920_0, S<0,vec4,s10>, &PV<v0x5618005de5f0_0, 22, 10> {1 0 0};
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5618005d9600;
T_33 ;
    %wait E_0x5618005d0930;
    %load/vec4 v0x5618005deaa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x5618005ddbe0_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x5618005de7a0_0, v0x5618005de5f0_0, v0x5618005de860_0, v0x5618005de9e0_0, v0x5618005deb40_0, v0x5618005de920_0, S<0,vec4,s32>, v0x5618005ddbe0_0, v0x5618005ddf00_0 {1 0 0};
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5618005d7150;
T_34 ;
    %wait E_0x5618005d0930;
    %load/vec4 v0x5618005d9070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005d7d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005d7f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005d7ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005d79b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5618005d7e90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5618005d8160_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5618005d8230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005d8090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005d7b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005d7c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005d7820_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5618005d7730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005d7910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005d7ac0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5618005d8a70_0;
    %assign/vec4 v0x5618005d7d80_0, 0;
    %load/vec4 v0x5618005d8c30_0;
    %assign/vec4 v0x5618005d7f50_0, 0;
    %load/vec4 v0x5618005d8d10_0;
    %assign/vec4 v0x5618005d7ff0_0, 0;
    %load/vec4 v0x5618005d8670_0;
    %assign/vec4 v0x5618005d79b0_0, 0;
    %load/vec4 v0x5618005d8b50_0;
    %assign/vec4 v0x5618005d7e90_0, 0;
    %load/vec4 v0x5618005d8eb0_0;
    %assign/vec4 v0x5618005d8160_0, 0;
    %load/vec4 v0x5618005d8f90_0;
    %assign/vec4 v0x5618005d8230_0, 0;
    %load/vec4 v0x5618005d8df0_0;
    %assign/vec4 v0x5618005d8090_0, 0;
    %load/vec4 v0x5618005d8810_0;
    %assign/vec4 v0x5618005d7b80_0, 0;
    %load/vec4 v0x5618005d88d0_0;
    %assign/vec4 v0x5618005d7c20_0, 0;
    %load/vec4 v0x5618005d84f0_0;
    %assign/vec4 v0x5618005d7820_0, 0;
    %load/vec4 v0x5618005d8320_0;
    %assign/vec4 v0x5618005d7730_0, 0;
    %load/vec4 v0x5618005d85b0_0;
    %assign/vec4 v0x5618005d7910_0, 0;
    %load/vec4 v0x5618005d8750_0;
    %assign/vec4 v0x5618005d7ac0_0, 0;
    %load/vec4 v0x5618005d8990_0;
    %assign/vec4 v0x5618005d7cc0_0, 0;
    %load/vec4 v0x5618005d8670_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x5618005d8a70_0, v0x5618005d8b50_0, v0x5618005d8eb0_0, v0x5618005d8f90_0, S<0,vec4,s32>, v0x5618005d8670_0, v0x5618005d8990_0, v0x5618005d8df0_0, v0x5618005d8810_0 {1 0 0};
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5618005d0730;
T_35 ;
    %wait E_0x5618005d0a10;
    %load/vec4 v0x5618005d0c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005d1120_0, 0, 32;
    %jmp T_35.5;
T_35.0 ;
    %load/vec4 v0x5618005d0b90_0;
    %load/vec4 v0x5618005d0d30_0;
    %add;
    %store/vec4 v0x5618005d1120_0, 0, 32;
    %jmp T_35.5;
T_35.1 ;
    %load/vec4 v0x5618005d0b90_0;
    %load/vec4 v0x5618005d0d30_0;
    %sub;
    %store/vec4 v0x5618005d1120_0, 0, 32;
    %jmp T_35.5;
T_35.2 ;
    %load/vec4 v0x5618005d0b90_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5618005d1120_0, 0, 32;
    %jmp T_35.5;
T_35.3 ;
    %load/vec4 v0x5618005d0b90_0;
    %store/vec4 v0x5618005d1120_0, 0, 32;
    %jmp T_35.5;
T_35.5 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x5618005d0410;
T_36 ;
    %wait E_0x5618005d06d0;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x5618005d2930_0, v0x5618005d2790_0 {0 0 0};
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x5618005d2eb0;
T_37 ;
    %wait E_0x5618005d0930;
    %load/vec4 v0x5618005d3ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005d3ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5618005d3c80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5618005d3fc0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5618005d4270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5618005d3ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005d4350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005d3e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005d41b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5618005d3d60_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5618005d33a0_0;
    %assign/vec4 v0x5618005d3ba0_0, 0;
    %load/vec4 v0x5618005d3460_0;
    %assign/vec4 v0x5618005d3c80_0, 0;
    %load/vec4 v0x5618005d37e0_0;
    %assign/vec4 v0x5618005d3fc0_0, 0;
    %load/vec4 v0x5618005d3960_0;
    %assign/vec4 v0x5618005d4270_0, 0;
    %load/vec4 v0x5618005d3740_0;
    %assign/vec4 v0x5618005d3ee0_0, 0;
    %load/vec4 v0x5618005d3a40_0;
    %assign/vec4 v0x5618005d4350_0, 0;
    %load/vec4 v0x5618005d3600_0;
    %assign/vec4 v0x5618005d3e20_0, 0;
    %load/vec4 v0x5618005d38a0_0;
    %assign/vec4 v0x5618005d41b0_0, 0;
    %load/vec4 v0x5618005d3560_0;
    %assign/vec4 v0x5618005d3d60_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x5618005d33a0_0, v0x5618005d3460_0, v0x5618005d37e0_0, v0x5618005d3960_0, v0x5618005d3740_0, v0x5618005d38a0_0, v0x5618005d3560_0 {0 0 0};
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5618005e61b0;
T_38 ;
    %wait E_0x5618005e6590;
    %load/vec4 v0x5618005e6de0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_38.2, 5;
    %load/vec4 v0x5618005e6de0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_38.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %ix/getv 4, v0x5618005e6de0_0;
    %load/vec4a v0x5618005e7070, 4;
    %store/vec4 v0x5618005e9a30_0, 0, 32;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005e9a30_0, 0, 32;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x5618005e61b0;
T_39 ;
    %wait E_0x5618005e6510;
    %load/vec4 v0x5618005e9940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x5618005e6de0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_39.4, 5;
    %load/vec4 v0x5618005e6de0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_39.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x5618005e9af0_0;
    %ix/getv 3, v0x5618005e6de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5618005e7070, 0, 4;
T_39.2 ;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5618005e61b0;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005e6fd0_0, 0, 32;
T_40.0 ;
    %load/vec4 v0x5618005e6fd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_40.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5618005e6fd0_0;
    %store/vec4a v0x5618005e7070, 4, 0;
    %load/vec4 v0x5618005e6fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5618005e6fd0_0, 0, 32;
    %jmp T_40.0;
T_40.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e7070, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e7070, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e7070, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e7070, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e7070, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e7070, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e7070, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e7070, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e7070, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005e7070, 4, 0;
    %end;
    .thread T_40;
    .scope S_0x5618005e5d50;
T_41 ;
    %wait E_0x5618005d0930;
    %load/vec4 v0x5618005e9fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x5618005e9e30_0, v0x5618005ea4c0_0 {0 0 0};
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5618005b17f0;
T_42 ;
    %wait E_0x5618005efa30;
    %load/vec4 v0x5618005f04b0_0;
    %cmpi/u 256, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_42.0, 8;
    %ix/getv 4, v0x5618005f04b0_0;
    %load/vec4a v0x5618005f05f0, 4;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %store/vec4 v0x5618005f0550_0, 0, 32;
    %load/vec4 v0x5618005f04b0_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_42.2, 5;
    %vpi_call/w 25 13 "$display", "IM_MINIMAL: addr=%d, mem[%d]=%h", v0x5618005f04b0_0, v0x5618005f04b0_0, &A<v0x5618005f05f0, v0x5618005f04b0_0 > {0 0 0};
T_42.2 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x5618005b17f0;
T_43 ;
    %fork t_1, S_0x5618005f0280;
    %jmp t_0;
    .scope S_0x5618005f0280;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005f0410_0, 0, 32;
T_43.0 ;
    %load/vec4 v0x5618005f0410_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_43.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5618005f0410_0;
    %store/vec4a v0x5618005f05f0, 4, 0;
    %load/vec4 v0x5618005f0410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5618005f0410_0, 0, 32;
    %jmp T_43.0;
T_43.1 ;
    %pushi/vec4 1342242821, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005f05f0, 4, 0;
    %pushi/vec4 1342308355, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5618005f05f0, 4, 0;
    %end;
    .scope S_0x5618005b17f0;
t_0 %join;
    %end;
    .thread T_43;
    .scope S_0x5618005f2e20;
T_44 ;
    %wait E_0x5618005f3000;
    %load/vec4 v0x5618005f4ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618005f4000_0, 0, 32;
T_44.2 ;
    %load/vec4 v0x5618005f4000_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_44.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5618005f4000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5618005f4630, 0, 4;
    %load/vec4 v0x5618005f4000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5618005f4000_0, 0, 32;
    %jmp T_44.2;
T_44.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5618005f4570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x5618005f4fb0_0;
    %load/vec4 v0x5618005f5090_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5618005f4630, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x5618005f5090_0, v0x5618005f4fb0_0, $time, v0x5618005f4570_0, v0x5618005f42a0_0, v0x5618005f4490_0 {0 0 0};
T_44.4 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5618005930d0;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005f5720_0, 0, 1;
T_45.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5618005f5720_0;
    %inv;
    %store/vec4 v0x5618005f5720_0, 0, 1;
    %jmp T_45.0;
    %end;
    .thread T_45;
    .scope S_0x5618005930d0;
T_46 ;
    %wait E_0x5618005f54e0;
    %vpi_call/w 26 35 "$display", "TB: posedge %0t reg_write_en=%b write_reg=%0d write_data=%h read_reg1=%0d read_reg2=%0d", $time, v0x5618005f5ab0_0, v0x5618005f5cc0_0, v0x5618005f5bf0_0, v0x5618005f5920_0, v0x5618005f59c0_0 {0 0 0};
    %jmp T_46;
    .thread T_46;
    .scope S_0x5618005930d0;
T_47 ;
    %vpi_call/w 26 54 "$display", "======= REGISTER FILE TESTBENCH =======" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005f5b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005f5ab0_0, 0, 1;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5618005f5920_0, 0, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5618005f59c0_0, 0, 6;
    %delay 10000, 0;
    %load/vec4 v0x5618005f57e0_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_47.2, 4;
    %load/vec4 v0x5618005f5880_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.2;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %vpi_call/w 26 62 "$display", "Test 1 - After Reset: x1=%d, x2=%d %s", v0x5618005f57e0_0, v0x5618005f5880_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005f5b50_0, 0, 1;
    %vpi_call/w 26 68 "$display", "Test 2a - Writing 100 to x1..." {0 0 0};
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5618005f5640_0, 0, 6;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5618005f5540_0, 0, 32;
    %fork TD_tb_regfile.do_write, S_0x5618005f5330;
    %join;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5618005f5920_0, 0, 6;
    %wait E_0x5618005f54e0;
    %load/vec4 v0x5618005f57e0_0;
    %cmpi/e 100, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_47.3, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_47.4, 8;
T_47.3 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_47.4, 8;
 ; End of false expr.
    %blend;
T_47.4;
    %vpi_call/w 26 72 "$display", "Test 2b - Read x1: Expected 100, Got %d %s", v0x5618005f57e0_0, S<0,vec4,u32> {1 0 0};
    %vpi_call/w 26 76 "$display", "Test 3a - Writing 200 to x2..." {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5618005f5640_0, 0, 6;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x5618005f5540_0, 0, 32;
    %fork TD_tb_regfile.do_write, S_0x5618005f5330;
    %join;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5618005f5920_0, 0, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5618005f59c0_0, 0, 6;
    %wait E_0x5618005f54e0;
    %load/vec4 v0x5618005f57e0_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_47.7, 4;
    %load/vec4 v0x5618005f5880_0;
    %pushi/vec4 200, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.7;
    %flag_set/vec4 8;
    %jmp/0 T_47.5, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_47.6, 8;
T_47.5 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_47.6, 8;
 ; End of false expr.
    %blend;
T_47.6;
    %vpi_call/w 26 81 "$display", "Test 3b - Read x1=%d, x2=%d %s", v0x5618005f57e0_0, v0x5618005f5880_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x5618005f5640_0, 0, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5618005f5540_0, 0, 32;
    %fork TD_tb_regfile.do_write, S_0x5618005f5330;
    %join;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x5618005f5640_0, 0, 6;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x5618005f5540_0, 0, 32;
    %fork TD_tb_regfile.do_write, S_0x5618005f5330;
    %join;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x5618005f5920_0, 0, 6;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x5618005f59c0_0, 0, 6;
    %wait E_0x5618005f54e0;
    %load/vec4 v0x5618005f57e0_0;
    %cmpi/e 3735928559, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_47.10, 4;
    %load/vec4 v0x5618005f5880_0;
    %pushi/vec4 3405691582, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.10;
    %flag_set/vec4 8;
    %jmp/0 T_47.8, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_47.9, 8;
T_47.8 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_47.9, 8;
 ; End of false expr.
    %blend;
T_47.9;
    %vpi_call/w 26 92 "$display", "Test 4 - Multi-read x5=%h, x10=%h %s", v0x5618005f57e0_0, v0x5618005f5880_0, S<0,vec4,u32> {1 0 0};
    %wait E_0x5618005f54e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005f5ab0_0, 0, 1;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x5618005f5cc0_0, 0, 6;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5618005f5bf0_0, 0, 32;
    %wait E_0x5618005f54e0;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x5618005f5920_0, 0, 6;
    %wait E_0x5618005f54e0;
    %load/vec4 v0x5618005f57e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_47.11, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_47.12, 8;
T_47.11 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_47.12, 8;
 ; End of false expr.
    %blend;
T_47.12;
    %vpi_call/w 26 105 "$display", "Test 5 - No write when disabled: x15=%d %s", v0x5618005f57e0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005f5ab0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5618005f5cc0_0, 0, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5618005f5bf0_0, 0, 32;
    %delay 1000, 0;
    %wait E_0x5618005f54e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005f5ab0_0, 0, 1;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x5618005f5cc0_0, 0, 6;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0x5618005f5bf0_0, 0, 32;
    %delay 1000, 0;
    %wait E_0x5618005f54e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005f5ab0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5618005f5920_0, 0, 6;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x5618005f59c0_0, 0, 6;
    %wait E_0x5618005f54e0;
    %load/vec4 v0x5618005f57e0_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_47.15, 4;
    %load/vec4 v0x5618005f5880_0;
    %pushi/vec4 1431655765, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.15;
    %flag_set/vec4 8;
    %jmp/0 T_47.13, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_47.14, 8;
T_47.13 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_47.14, 8;
 ; End of false expr.
    %blend;
T_47.14;
    %vpi_call/w 26 123 "$display", "Test 6 - Boundary x0=%h, x63=%h %s", v0x5618005f57e0_0, v0x5618005f5880_0, S<0,vec4,u32> {1 0 0};
    %wait E_0x5618005f54e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618005f5b50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618005f5b50_0, 0, 1;
    %wait E_0x5618005f54e0;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5618005f5920_0, 0, 6;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x5618005f59c0_0, 0, 6;
    %wait E_0x5618005f54e0;
    %load/vec4 v0x5618005f57e0_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_47.18, 4;
    %load/vec4 v0x5618005f5880_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.18;
    %flag_set/vec4 8;
    %jmp/0 T_47.16, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_47.17, 8;
T_47.16 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_47.17, 8;
 ; End of false expr.
    %blend;
T_47.17;
    %vpi_call/w 26 137 "$display", "Test 7 - After reset: x1=%d, x63=%d %s", v0x5618005f57e0_0, v0x5618005f5880_0, S<0,vec4,u32> {1 0 0};
    %vpi_call/w 26 140 "$display", "========================================" {0 0 0};
    %vpi_call/w 26 141 "$finish" {0 0 0};
    %end;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "-";
    "groupproject/groupproject.srcs/sources_1/new/cpu.v";
    "groupproject/groupproject.srcs/sources_1/new/ex_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/alu.v";
    "groupproject/groupproject.srcs/sources_1/new/mux.v";
    "groupproject/groupproject.srcs/sources_1/new/adder.v";
    "groupproject/groupproject.srcs/sources_1/new/exwb.v";
    "groupproject/groupproject.srcs/sources_1/new/forwarding.v";
    "groupproject/groupproject.srcs/sources_1/new/idex.v";
    "groupproject/groupproject.srcs/sources_1/new/id_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/controlunit.v";
    "groupproject/groupproject.srcs/sources_1/new/immgen.v";
    "groupproject/groupproject.srcs/sources_1/new/regfile.v";
    "groupproject/groupproject.srcs/sources_1/new/ifid.v";
    "groupproject/groupproject.srcs/sources_1/new/im.v";
    "groupproject/groupproject.srcs/sources_1/new/if_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/branchctl.v";
    "groupproject/groupproject.srcs/sources_1/new/pc.v";
    "groupproject/groupproject.srcs/sources_1/new/mem_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/dmem.v";
    "groupproject/groupproject.srcs/sources_1/new/wb_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/cpu_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_minimal.v";
    "groupproject/groupproject.srcs/sim_1/new/tb_regfile.v";
