<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="CSI Control Register 1"><title>imxrt_ral::csi::CSICR1 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-dd39b87e5fcfba68.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.80.0 (051478957 2024-07-21)" data-channel="1.80.0" data-search-js="search-d52510db62a78183.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-20a3ad099b048cf2.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-df360f571f6edeae.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_ral</a><span class="version">0.6.0</span></h2></div><h2 class="location"><a href="#">Module CSICR1</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#modules">Modules</a></li></ul></section><h2><a href="../index.html">In imxrt_ral::csi</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">csi</a>::<wbr><a class="mod" href="#">CSICR1</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1052/csi.rs.html#38">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>CSI Control Register 1</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="CCIR_EN/index.html" title="mod imxrt_ral::csi::CSICR1::CCIR_EN">CCIR_EN</a></div><div class="desc docblock-short">CCIR656 Interface Enable</div></li><li><div class="item-name"><a class="mod" href="CCIR_MODE/index.html" title="mod imxrt_ral::csi::CSICR1::CCIR_MODE">CCIR_MODE</a></div><div class="desc docblock-short">CCIR Mode Select</div></li><li><div class="item-name"><a class="mod" href="CLR_RXFIFO/index.html" title="mod imxrt_ral::csi::CSICR1::CLR_RXFIFO">CLR_RXFIFO</a></div><div class="desc docblock-short">Asynchronous RXFIFO Clear</div></li><li><div class="item-name"><a class="mod" href="CLR_STATFIFO/index.html" title="mod imxrt_ral::csi::CSICR1::CLR_STATFIFO">CLR_STATFIFO</a></div><div class="desc docblock-short">Asynchronous STATFIFO Clear</div></li><li><div class="item-name"><a class="mod" href="COF_INT_EN/index.html" title="mod imxrt_ral::csi::CSICR1::COF_INT_EN">COF_INT_EN</a></div><div class="desc docblock-short">Change Of Image Field (COF) Interrupt Enable</div></li><li><div class="item-name"><a class="mod" href="EOF_INT_EN/index.html" title="mod imxrt_ral::csi::CSICR1::EOF_INT_EN">EOF_INT_EN</a></div><div class="desc docblock-short">End-of-Frame Interrupt Enable. This bit enables and disables the EOF interrupt.</div></li><li><div class="item-name"><a class="mod" href="EXT_VSYNC/index.html" title="mod imxrt_ral::csi::CSICR1::EXT_VSYNC">EXT_VSYNC</a></div><div class="desc docblock-short">External VSYNC Enable</div></li><li><div class="item-name"><a class="mod" href="FB1_DMA_DONE_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::FB1_DMA_DONE_INTEN">FB1_DMA_DONE_INTEN</a></div><div class="desc docblock-short">Frame Buffer1 DMA Transfer Done Interrupt Enable</div></li><li><div class="item-name"><a class="mod" href="FB2_DMA_DONE_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::FB2_DMA_DONE_INTEN">FB2_DMA_DONE_INTEN</a></div><div class="desc docblock-short">Frame Buffer2 DMA Transfer Done Interrupt Enable</div></li><li><div class="item-name"><a class="mod" href="FCC/index.html" title="mod imxrt_ral::csi::CSICR1::FCC">FCC</a></div><div class="desc docblock-short">FIFO Clear Control</div></li><li><div class="item-name"><a class="mod" href="GCLK_MODE/index.html" title="mod imxrt_ral::csi::CSICR1::GCLK_MODE">GCLK_MODE</a></div><div class="desc docblock-short">Gated Clock Mode Enable</div></li><li><div class="item-name"><a class="mod" href="HSYNC_POL/index.html" title="mod imxrt_ral::csi::CSICR1::HSYNC_POL">HSYNC_POL</a></div><div class="desc docblock-short">HSYNC Polarity Select</div></li><li><div class="item-name"><a class="mod" href="INV_DATA/index.html" title="mod imxrt_ral::csi::CSICR1::INV_DATA">INV_DATA</a></div><div class="desc docblock-short">Invert Data Input. This bit enables or disables internal inverters on the data lines.</div></li><li><div class="item-name"><a class="mod" href="INV_PCLK/index.html" title="mod imxrt_ral::csi::CSICR1::INV_PCLK">INV_PCLK</a></div><div class="desc docblock-short">Invert Pixel Clock Input</div></li><li><div class="item-name"><a class="mod" href="PACK_DIR/index.html" title="mod imxrt_ral::csi::CSICR1::PACK_DIR">PACK_DIR</a></div><div class="desc docblock-short">Data Packing Direction</div></li><li><div class="item-name"><a class="mod" href="PIXEL_BIT/index.html" title="mod imxrt_ral::csi::CSICR1::PIXEL_BIT">PIXEL_BIT</a></div><div class="desc docblock-short">Pixel Bit</div></li><li><div class="item-name"><a class="mod" href="PRP_IF_EN/index.html" title="mod imxrt_ral::csi::CSICR1::PRP_IF_EN">PRP_IF_EN</a></div><div class="desc docblock-short">CSI-PrP Interface Enable</div></li><li><div class="item-name"><a class="mod" href="REDGE/index.html" title="mod imxrt_ral::csi::CSICR1::REDGE">REDGE</a></div><div class="desc docblock-short">Valid Pixel Clock Edge Select</div></li><li><div class="item-name"><a class="mod" href="RF_OR_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::RF_OR_INTEN">RF_OR_INTEN</a></div><div class="desc docblock-short">RxFIFO Overrun Interrupt Enable. This bit enables the RX FIFO overrun interrupt.</div></li><li><div class="item-name"><a class="mod" href="RXFF_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::RXFF_INTEN">RXFF_INTEN</a></div><div class="desc docblock-short">RxFIFO Full Interrupt Enable. This bit enables the RxFIFO full interrupt.</div></li><li><div class="item-name"><a class="mod" href="SFF_DMA_DONE_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::SFF_DMA_DONE_INTEN">SFF_DMA_DONE_INTEN</a></div><div class="desc docblock-short">STATFIFO DMA Transfer Done Interrupt Enable</div></li><li><div class="item-name"><a class="mod" href="SF_OR_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::SF_OR_INTEN">SF_OR_INTEN</a></div><div class="desc docblock-short">STAT FIFO Overrun Interrupt Enable. This bit enables the STATFIFO overrun interrupt.</div></li><li><div class="item-name"><a class="mod" href="SOF_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::SOF_INTEN">SOF_INTEN</a></div><div class="desc docblock-short">Start Of Frame (SOF) Interrupt Enable. This bit enables the SOF interrupt.</div></li><li><div class="item-name"><a class="mod" href="SOF_POL/index.html" title="mod imxrt_ral::csi::CSICR1::SOF_POL">SOF_POL</a></div><div class="desc docblock-short">SOF Interrupt Polarity. This bit controls the condition that generates an SOF interrupt.</div></li><li><div class="item-name"><a class="mod" href="STATFF_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::STATFF_INTEN">STATFF_INTEN</a></div><div class="desc docblock-short">STATFIFO Full Interrupt Enable. This bit enables the STAT FIFO interrupt.</div></li><li><div class="item-name"><a class="mod" href="SWAP16_EN/index.html" title="mod imxrt_ral::csi::CSICR1::SWAP16_EN">SWAP16_EN</a></div><div class="desc docblock-short">SWAP 16-Bit Enable</div></li></ul></section></div></main></body></html>