INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:44:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 load3/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            load3/data_tehb/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        9.869ns  (logic 1.981ns (20.073%)  route 7.888ns (79.927%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=1 LUT4=5 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1457, unset)         0.508     0.508    load3/data_tehb/control/clk
    SLICE_X26Y88         FDRE                                         r  load3/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  load3/data_tehb/control/fullReg_reg/Q
                         net (fo=75, routed)          0.789     1.495    mem_controller2/read_arbiter/data/fullReg
    SLICE_X23Y81         LUT5 (Prop_lut5_I4_O)        0.129     1.624 f  mem_controller2/read_arbiter/data/data_tehb/expSum_c1[2]_i_1/O
                         net (fo=6, routed)           0.663     2.287    mem_controller2/read_arbiter/data/A_loadData[31]_0[1]
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.138     2.425 f  mem_controller2/read_arbiter/data/exc_c1[1]_i_5__0/O
                         net (fo=2, routed)           0.444     2.869    mem_controller2/read_arbiter/data/exc_c1[1]_i_5__0_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.136     3.005 r  mem_controller2/read_arbiter/data/g0_b2_i_13/O
                         net (fo=1, routed)           0.252     3.257    mem_controller2/read_arbiter/data/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/eqOp1_in
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.131     3.388 r  mem_controller2/read_arbiter/data/g0_b2_i_7/O
                         net (fo=23, routed)          0.329     3.717    mem_controller2/read_arbiter/data/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/sfracX1__0
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.043     3.760 f  mem_controller2/read_arbiter/data/g0_b2_i_3/O
                         net (fo=96, routed)          0.638     4.398    mem_controller2/read_arbiter/data/A_loadData_21_sn_1
    SLICE_X23Y82         LUT6 (Prop_lut6_I5_O)        0.043     4.441 r  mem_controller2/read_arbiter/data/ltOp_carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.441    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/S[0]
    SLICE_X23Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.692 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.692    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/ltOp_carry_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.819 f  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/ltOp_carry__0/CO[0]
                         net (fo=1, routed)           0.585     5.404    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X32Y80         LUT6 (Prop_lut6_I1_O)        0.130     5.534 r  mem_controller2/read_arbiter/data/fullReg_i_2/O
                         net (fo=17, routed)          0.435     5.969    control_merge2/tehb/control/cmpf0_result
    SLICE_X24Y90         LUT6 (Prop_lut6_I5_O)        0.043     6.012 f  control_merge2/tehb/control/A_storeData[0]_INST_0_i_5/O
                         net (fo=11, routed)          0.311     6.323    control_merge2/fork_valid/generateBlocks[1].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1_reg[2]
    SLICE_X24Y88         LUT5 (Prop_lut5_I2_O)        0.043     6.366 f  control_merge2/fork_valid/generateBlocks[1].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__1/O
                         net (fo=156, routed)         0.426     6.792    control_merge2/fork_valid/generateBlocks[1].regblock/oehb_ready_1
    SLICE_X31Y83         LUT4 (Prop_lut4_I0_O)        0.043     6.835 f  control_merge2/fork_valid/generateBlocks[1].regblock/sticky_c3_i_1__0/O
                         net (fo=297, routed)         0.240     7.075    control_merge2/fork_valid/generateBlocks[1].regblock/mulf2_result_ready
    SLICE_X31Y83         LUT2 (Prop_lut2_I0_O)        0.043     7.118 f  control_merge2/fork_valid/generateBlocks[1].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__0/O
                         net (fo=156, routed)         0.187     7.304    control_merge2/fork_valid/generateBlocks[1].regblock/oehb_ready_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.043     7.347 f  control_merge2/fork_valid/generateBlocks[1].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1/O
                         net (fo=157, routed)         0.241     7.588    mulf0/oehb/oehb_ready
    SLICE_X33Y84         LUT5 (Prop_lut5_I3_O)        0.049     7.637 f  mulf0/oehb/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__2/O
                         net (fo=153, routed)         0.336     7.973    fork7/control/generateBlocks[3].regblock/gen_assignements[0].first_assignment.regs_reg[0]
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.129     8.102 r  fork7/control/generateBlocks[3].regblock/transmitValue_i_2__4/O
                         net (fo=7, routed)           0.412     8.514    mem_controller2/read_arbiter/data/anyBlockStop_10
    SLICE_X26Y88         LUT6 (Prop_lut6_I1_O)        0.043     8.557 r  mem_controller2/read_arbiter/data/transmitValue_i_2__1/O
                         net (fo=3, routed)           0.407     8.963    control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg_8[1]
    SLICE_X25Y89         LUT5 (Prop_lut5_I4_O)        0.050     9.013 r  control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_i_4/O
                         net (fo=9, routed)           0.287     9.301    control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg_4
    SLICE_X25Y88         LUT4 (Prop_lut4_I1_O)        0.126     9.427 r  control_merge0/fork_valid/generateBlocks[0].regblock/fullReg_i_3__0/O
                         net (fo=4, routed)           0.297     9.724    mem_controller2/read_arbiter/data/transmitValue_reg_2[0]
    SLICE_X26Y88         LUT4 (Prop_lut4_I1_O)        0.043     9.767 r  mem_controller2/read_arbiter/data/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.610    10.377    load3/data_tehb/dataReg_reg[31]_0[0]
    SLICE_X41Y78         FDRE                                         r  load3/data_tehb/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=1457, unset)         0.483    12.683    load3/data_tehb/clk
    SLICE_X41Y78         FDRE                                         r  load3/data_tehb/dataReg_reg[1]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X41Y78         FDRE (Setup_fdre_C_CE)      -0.194    12.453    load3/data_tehb/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  2.076    




