INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:47:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.682ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.070ns period=4.140ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/stq_data_5_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.070ns period=4.140ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.140ns  (clk rise@4.140ns - clk rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.613ns (35.303%)  route 2.956ns (64.697%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.623 - 4.140 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1750, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
                         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     0.734 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/Q
                         net (fo=21, unplaced)        0.449     1.183    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]
                         LUT4 (Prop_lut4_I1_O)        0.119     1.302 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, unplaced)         0.000     1.302    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.548 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     1.555    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.605 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.605    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.759 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4/O[3]
                         net (fo=5, unplaced)         0.484     2.243    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4_n_4
                         LUT4 (Prop_lut4_I2_O)        0.120     2.363 r  lsq1/handshake_lsq_lsq1_core/fullReg_i_8/O
                         net (fo=1, unplaced)         0.222     2.585    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/p_0_in
                         LUT6 (Prop_lut6_I4_O)        0.043     2.628 r  lsq1/handshake_lsq_lsq1_core/fullReg_i_4__0/O
                         net (fo=1, unplaced)         0.244     2.872    lsq1/handshake_lsq_lsq1_core/fullReg_i_4__0_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.915 r  lsq1/handshake_lsq_lsq1_core/fullReg_i_2__0/O
                         net (fo=17, unplaced)        0.300     3.215    lsq1/handshake_lsq_lsq1_core/lsq1_ldData_0_valid
                         LUT6 (Prop_lut6_I0_O)        0.043     3.258 r  lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_i_7/O
                         net (fo=1, unplaced)         0.459     3.717    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_std_dispatcher/entry_port_options_1_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.962 r  lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     3.969    lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.019 r  lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.019    lsq1/handshake_lsq_lsq1_core/stq_data_valid_0_q_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.173 f  lsq1/handshake_lsq_lsq1_core/stq_data_valid_2_q_reg_i_2/O[3]
                         net (fo=2, unplaced)         0.467     4.640    lsq1/handshake_lsq_lsq1_core/stq_data_valid_2_q_reg_i_2_n_4
                         LUT5 (Prop_lut5_I4_O)        0.120     4.760 r  lsq1/handshake_lsq_lsq1_core/stq_data_5_q[31]_i_1/O
                         net (fo=32, unplaced)        0.317     5.077    lsq1/handshake_lsq_lsq1_core/stq_data_wen_5
                         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_data_5_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.140     4.140 r  
                                                      0.000     4.140 r  clk (IN)
                         net (fo=1750, unset)         0.483     4.623    lsq1/handshake_lsq_lsq1_core/clk
                         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_data_5_q_reg[0]/C
                         clock pessimism              0.000     4.623    
                         clock uncertainty           -0.035     4.587    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.395    lsq1/handshake_lsq_lsq1_core/stq_data_5_q_reg[0]
  -------------------------------------------------------------------
                         required time                          4.395    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                 -0.682    




