# Final-Verilog-Project
This is a verilog project based on a scenario. Details are included in the PDF file called Final_Verilog_Project.
