# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do fibby_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# couldn't create error file for command: permission denied
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST133/MidtermII_fibby {C:/Users/carib/CST133/MidtermII_fibby/fibby.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:33 on Nov 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST133/MidtermII_fibby" C:/Users/carib/CST133/MidtermII_fibby/fibby.v 
# -- Compiling module fibby
# 
# Top level modules:
# 	fibby
# End time: 18:31:33 on Nov 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.fibby
# vsim work.fibby 
# Start time: 18:31:43 on Nov 22,2022
# Loading work.fibby
add wave sim:/fibby/*
force -freeze sim:/fibby/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/fibby/ena 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 18:35:06 on Nov 22,2022, Elapsed time: 0:03:23
# Errors: 0, Warnings: 0
