// Seed: 4283238475
module module_0 ();
  assign id_1[1] = 1;
  assign module_2.id_14 = 0;
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3
    , id_8,
    input tri1 id_4,
    input wor id_5,
    output logic id_6
);
  reg id_9;
  module_0 modCall_1 ();
  wire id_10;
  always
  fork : SymbolIdentifier
    id_6 <= 1;
    begin : LABEL_0
      id_8 <= 1;
      id_9 <= 1;
    end
    $display;
  join : SymbolIdentifier
endmodule
module module_0 (
    output wire id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wand id_4,
    input tri id_5,
    input wand id_6,
    input supply0 module_2,
    input tri0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wire id_11,
    input tri1 id_12,
    input wire id_13,
    input wand id_14,
    input tri1 id_15,
    input wor id_16,
    input tri id_17,
    input uwire id_18,
    input uwire id_19,
    output uwire id_20
    , id_35,
    input wire id_21,
    input uwire id_22,
    input uwire id_23,
    output tri id_24,
    input wire id_25,
    output wand id_26,
    input wand id_27,
    input uwire id_28,
    input wand id_29,
    input tri0 id_30,
    input supply1 id_31,
    input wor id_32,
    input tri0 id_33
);
  module_0 modCall_1 ();
  wire id_36;
  wire id_37;
  assign id_3 = 1 ? 1 : 1;
  or primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_21,
      id_22,
      id_23,
      id_25,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_35,
      id_4,
      id_5,
      id_6,
      id_8,
      id_9
  );
  wire id_38;
endmodule
