// Seed: 2394724071
`timescale 1ps / 1ps
module module_0 #(
    parameter id_1 = 32'd36
) (
    input _id_1,
    input reg id_2,
    output id_3
);
  always @(posedge id_1 or id_1) begin
    id_3 <= #1 id_2[id_1];
    SystemTFIdentifier(id_3, 1, 1, id_3);
  end
endmodule
