#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Feb 13 12:45:58 2020
# Process ID: 24794
# Current directory: /home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz
# Command line: vivado
# Log file: /home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/vivado.log
# Journal file: /home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/vivado.jou
#-----------------------------------------------------------
start_gui
create_project ClockingWizFor80MHz /home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz -part xc7vx690tffg1761-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx_2017.1/Vivado/2017.1/data/ip'.
set_property board_part xilinx.com:vc709:part0:1.8 [current_project]
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_diff_clock} CONFIG.PRIM_IN_FREQ {200.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80.000} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {50.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {5.000} CONFIG.MMCM_CLKIN1_PERIOD {5.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} CONFIG.CLKOUT1_JITTER {117.460} CONFIG.CLKOUT1_PHASE_ERROR {89.971}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  /home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files /home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 2 clk_wiz_0_synth_1
[Thu Feb 13 12:49:05 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: /home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.ip_user_files/sim_scripts -ip_user_files_dir /home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.ip_user_files -ipstatic_source_dir /home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.cache/compile_simlib/modelsim} {questa=/home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.cache/compile_simlib/questa} {ies=/home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.cache/compile_simlib/ies} {vcs=/home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.cache/compile_simlib/vcs} {riviera=/home/madhav/AjitSystemsRepo/ajit_systems_repository/boards/standalone_navic_without_adc/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 12:50:25 2020...
