$date
	Wed Aug 13 00:20:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module regfile_tb $end
$var wire 32 ! read_data2 [31:0] $end
$var wire 32 " read_data1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ read_addr1 [4:0] $end
$var reg 5 % read_addr2 [4:0] $end
$var reg 1 & reg_write_enable $end
$var reg 5 ' write_addr [4:0] $end
$var reg 32 ( write_data [31:0] $end
$scope module u_regfile $end
$var wire 1 # clk $end
$var wire 5 ) read_addr1 [4:0] $end
$var wire 5 * read_addr2 [4:0] $end
$var wire 1 & reg_write_enable $end
$var wire 5 + write_addr [4:0] $end
$var wire 32 , write_data [31:0] $end
$var wire 32 - read_data2 [31:0] $end
$var wire 32 . read_data1 [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
0&
b0 %
b0 $
0#
b0 "
b0 !
$end
#5000
1#
#10000
0#
b1 $
b1 )
b11011110101011011011111011101111 (
b11011110101011011011111011101111 ,
b1 '
b1 +
1&
#15000
b11011110101011011011111011101111 "
b11011110101011011011111011101111 .
1#
#20000
0#
0&
#25000
1#
#30000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 -
b0 "
b0 .
0#
b1 %
b1 *
b0 $
b0 )
b11001010111111101100101011111110 (
b11001010111111101100101011111110 ,
b0 '
b0 +
1&
#35000
1#
#40000
0#
0&
#45000
1#
#50000
b0 !
b0 -
b11011110101011011011111011101111 "
b11011110101011011011111011101111 .
0#
b101 %
b101 *
b1 $
b1 )
b10010001101000101011001111000 (
b10010001101000101011001111000 ,
b101 '
b101 +
1&
#55000
b10010001101000101011001111000 !
b10010001101000101011001111000 -
1#
#60000
0#
0&
#65000
1#
#70000
0#
#75000
1#
#80000
0#
