// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sin_or_cos_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        t_in,
        do_cos,
        ap_return
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] t_in;
input   do_cos;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] ref_4oPi_table_100_V_address0;
reg    ref_4oPi_table_100_V_ce0;
wire   [99:0] ref_4oPi_table_100_V_q0;
wire   [7:0] second_order_float_2_address0;
reg    second_order_float_2_ce0;
wire   [29:0] second_order_float_2_q0;
wire   [7:0] second_order_float_3_address0;
reg    second_order_float_3_ce0;
wire   [22:0] second_order_float_3_q0;
wire   [7:0] second_order_float_s_address0;
reg    second_order_float_s_ce0;
wire  signed [14:0] second_order_float_s_q0;
reg   [0:0] p_Result_23_reg_982;
wire   [7:0] loc_V_fu_236_p4;
reg   [7:0] loc_V_reg_988;
wire   [22:0] loc_V_1_fu_246_p1;
reg   [22:0] loc_V_1_reg_995;
wire   [0:0] closepath_fu_250_p2;
reg   [0:0] closepath_reg_1001;
wire   [3:0] tmp_111_fu_285_p1;
reg   [3:0] tmp_111_reg_1012;
reg   [79:0] Med_V_reg_1017;
wire    ap_CS_fsm_state2;
reg   [57:0] p_Val2_18_reg_1022;
wire    ap_CS_fsm_state3;
reg   [2:0] tmp_15_i_reg_1028;
wire   [0:0] tmp_101_fu_348_p2;
reg   [0:0] tmp_101_reg_1033;
wire   [2:0] p_Val2_32_fu_365_p3;
reg   [2:0] p_Val2_32_reg_1039;
wire    ap_CS_fsm_state4;
reg   [28:0] Mx_V_reg_1045;
wire  signed [7:0] Ex_V_fu_459_p2;
reg  signed [7:0] Ex_V_reg_1052;
reg   [0:0] isNeg_reg_1058;
wire   [0:0] tmp_100_fu_473_p2;
reg   [0:0] tmp_100_reg_1064;
wire   [0:0] tmp_102_fu_478_p2;
reg   [0:0] tmp_102_reg_1070;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_96_fu_532_p10;
reg   [0:0] tmp_96_reg_1084;
wire   [21:0] p_Val2_23_fu_563_p1;
reg   [21:0] p_Val2_23_reg_1090;
reg   [14:0] tmp_185_i_reg_1095;
wire   [0:0] not_do_cos_i_fu_590_p2;
reg   [0:0] not_do_cos_i_reg_1100;
reg   [28:0] p_Val2_26_reg_1120;
wire    ap_CS_fsm_state6;
wire   [22:0] tmp_fu_674_p2;
reg   [22:0] tmp_reg_1125;
wire   [0:0] cos_basis_fu_685_p3;
reg   [0:0] cos_basis_reg_1130;
wire    ap_CS_fsm_state7;
reg   [28:0] result_V_reg_1135;
wire   [8:0] r_V_fu_746_p2;
reg   [8:0] r_V_reg_1140;
wire   [31:0] grp_scaled_fixed2ieee_fu_218_ap_return;
reg   [31:0] resultf_reg_1145;
wire    ap_CS_fsm_state8;
wire    grp_scaled_fixed2ieee_fu_218_ap_idle;
wire    grp_scaled_fixed2ieee_fu_218_ap_ready;
wire    grp_scaled_fixed2ieee_fu_218_ap_done;
wire    grp_scaled_fixed2ieee_fu_218_ap_start;
reg    grp_scaled_fixed2ieee_fu_218_ap_start_reg;
wire   [63:0] tmp_5_i_i_fu_280_p1;
wire   [63:0] tmp_186_i_fu_610_p1;
wire   [31:0] p_Val2_s_fu_224_p1;
wire   [7:0] expv_op_fu_256_p2;
wire   [7:0] addr_V_fu_262_p3;
wire   [3:0] tmp_62_fu_270_p4;
wire   [99:0] tmp_7_i_i_fu_289_p1;
wire   [99:0] r_V_4_fu_292_p2;
wire   [23:0] p_Result_24_fu_308_p3;
wire   [79:0] r_V_5_fu_322_p0;
wire   [23:0] r_V_5_fu_322_p1;
wire   [103:0] r_V_5_fu_322_p2;
wire   [7:0] p_i_fu_353_p2;
wire   [0:0] tmp_112_fu_371_p1;
wire   [57:0] p_Val2_i_fu_375_p2;
wire   [57:0] p_Val2_20_fu_380_p3;
wire   [28:0] p_Result_i2_i_fu_387_p4;
wire   [29:0] p_Result_25_fu_397_p3;
reg   [29:0] p_Result_26_fu_405_p4;
wire   [31:0] p_Result_27_fu_415_p3;
reg   [31:0] val_assign_fu_423_p3;
wire   [4:0] Mx_zeros_V_fu_431_p1;
wire   [57:0] tmp_16_i_fu_435_p1;
wire   [57:0] p_Val2_22_fu_439_p2;
wire   [7:0] storemerge_i_fu_358_p3;
wire   [7:0] tmp_19_i_fu_455_p1;
wire  signed [8:0] sh_i_cast_fu_483_p1;
wire   [8:0] tmp_21_i_fu_486_p2;
wire  signed [8:0] sh_assign_fu_492_p3;
wire  signed [28:0] sh_assign_2_i_cast_fu_503_p1;
wire   [28:0] tmp_23_i_fu_510_p2;
wire   [31:0] tmp_22_i_fu_507_p1;
wire  signed [31:0] sh_assign_2_i_cast1_fu_499_p1;
wire   [31:0] tmp_23_i_cast_fu_515_p1;
wire   [31:0] tmp_24_i_fu_519_p2;
wire   [31:0] ssdm_int_V_write_ass_fu_525_p3;
wire   [14:0] tmp_i4_fu_567_p4;
wire   [29:0] p_Val2_24_fu_968_p2;
wire   [0:0] not_do_cos_i_fu_590_p0;
wire   [0:0] sin_basis_fu_596_p2;
wire   [6:0] p_Result_i_fu_553_p4;
wire   [7:0] p_Result_28_fu_602_p3;
wire  signed [22:0] p_Val2_7_fu_634_p0;
wire   [21:0] p_Val2_7_fu_634_p1;
wire   [44:0] p_Val2_7_fu_634_p2;
wire  signed [29:0] p_Val2_8_fu_975_p2;
wire   [21:0] tmp_146_i_fu_640_p4;
wire   [13:0] tmp_148_i_fu_657_p4;
wire  signed [22:0] tmp_189_i_cast_fu_666_p1;
wire  signed [22:0] tmp_191_i_cast_cast_fu_670_p1;
wire   [0:0] cos_basis_fu_685_p0;
wire   [0:0] tmp_s_fu_680_p2;
wire  signed [29:0] tmp_cast_fu_708_p1;
wire  signed [29:0] tmp_188_i_fu_705_p1;
wire   [29:0] r_V_3_fu_711_p2;
wire   [28:0] Mx_V_read_assign_fu_698_p3;
wire  signed [29:0] p_Val2_27_fu_725_p0;
wire   [28:0] p_Val2_27_fu_725_p1;
wire   [57:0] p_Val2_27_fu_725_p2;
wire   [7:0] p_Ex_V_ret_fu_691_p3;
wire  signed [8:0] rhs_V_fu_742_p1;
wire    ap_CS_fsm_state9;
wire   [31:0] p_Val2_28_fu_753_p1;
wire   [3:0] p_Result_30_fu_778_p3;
wire   [0:0] tmp_97_fu_784_p18;
wire   [0:0] tmp_98_fu_822_p18;
wire   [0:0] p_cast_cast_cast_fu_875_p0;
wire   [0:0] tmp_99_fu_860_p3;
wire   [0:0] tmp_103_fu_887_p2;
wire   [0:0] not_tmp_s_fu_882_p2;
wire   [0:0] p_Result_29_fu_756_p3;
wire   [7:0] loc_V_2_fu_764_p4;
wire   [0:0] or_cond_fu_867_p2;
wire   [0:0] p_din_sign_V_fu_871_p2;
wire   [0:0] p_results_sign_V_ret_fu_892_p3;
wire   [7:0] p_cast_cast_cast_fu_875_p3;
wire   [7:0] p_results_exp_V_ret_fu_900_p3;
wire   [0:0] not_or_cond_demorgan_fu_923_p2;
wire   [0:0] not_or_cond_fu_927_p2;
wire   [0:0] tmp_104_fu_941_p2;
wire   [22:0] p_results_sig_V_ret_c_fu_933_p3;
wire   [22:0] loc_V_3_fu_774_p1;
wire   [0:0] p_Result_s_fu_907_p3;
wire   [7:0] ret_V_3_fu_915_p3;
wire   [22:0] ret_V_4_fu_946_p3;
wire   [31:0] p_Result_31_fu_954_p4;
wire   [14:0] p_Val2_24_fu_968_p0;
wire   [29:0] OP1_V_3_fu_577_p1;
wire   [14:0] p_Val2_24_fu_968_p1;
wire   [14:0] p_Val2_8_fu_975_p0;
reg   [8:0] ap_NS_fsm;
wire   [57:0] p_Val2_27_fu_725_p10;
wire   [44:0] p_Val2_7_fu_634_p10;
wire   [29:0] p_Val2_8_fu_975_p00;
wire   [103:0] r_V_5_fu_322_p00;
wire   [103:0] r_V_5_fu_322_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_scaled_fixed2ieee_fu_218_ap_start_reg = 1'b0;
end

sin_or_cos_float_bdk #(
    .DataWidth( 100 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
ref_4oPi_table_100_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ref_4oPi_table_100_V_address0),
    .ce0(ref_4oPi_table_100_V_ce0),
    .q0(ref_4oPi_table_100_V_q0)
);

sin_or_cos_float_bek #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
second_order_float_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(second_order_float_2_address0),
    .ce0(second_order_float_2_ce0),
    .q0(second_order_float_2_q0)
);

sin_or_cos_float_bfk #(
    .DataWidth( 23 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
second_order_float_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(second_order_float_3_address0),
    .ce0(second_order_float_3_ce0),
    .q0(second_order_float_3_q0)
);

sin_or_cos_float_bgk #(
    .DataWidth( 15 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
second_order_float_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(second_order_float_s_address0),
    .ce0(second_order_float_s_ce0),
    .q0(second_order_float_s_q0)
);

scaled_fixed2ieee grp_scaled_fixed2ieee_fu_218(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_scaled_fixed2ieee_fu_218_ap_start),
    .ap_done(grp_scaled_fixed2ieee_fu_218_ap_done),
    .ap_idle(grp_scaled_fixed2ieee_fu_218_ap_idle),
    .ap_ready(grp_scaled_fixed2ieee_fu_218_ap_ready),
    .in_V(result_V_reg_1135),
    .prescale(r_V_reg_1140),
    .ap_return(grp_scaled_fixed2ieee_fu_218_ap_return)
);

SIFT2_Core_mux_83Zio_x_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 1 ))
SIFT2_Core_mux_83Zio_x_x_U988(
    .din0(1'd0),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd0),
    .din4(1'd0),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .din8(p_Val2_32_reg_1039),
    .dout(tmp_96_fu_532_p10)
);

SIFT2_Core_mux_16bhl #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
SIFT2_Core_mux_16bhl_U989(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd1),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .din8(1'd0),
    .din9(1'd1),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd1),
    .din13(1'd0),
    .din14(1'd0),
    .din15(1'd0),
    .din16(p_Result_30_fu_778_p3),
    .dout(tmp_97_fu_784_p18)
);

SIFT2_Core_mux_16bhl #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
SIFT2_Core_mux_16bhl_U990(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd0),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd0),
    .din7(1'd1),
    .din8(1'd1),
    .din9(1'd0),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd0),
    .din13(1'd1),
    .din14(1'd0),
    .din15(1'd0),
    .din16(p_Result_30_fu_778_p3),
    .dout(tmp_98_fu_822_p18)
);

SIFT2_Core_mul_mubil #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
SIFT2_Core_mul_mubil_U991(
    .din0(p_Val2_24_fu_968_p0),
    .din1(p_Val2_24_fu_968_p1),
    .dout(p_Val2_24_fu_968_p2)
);

SIFT2_Core_mul_mubjl #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
SIFT2_Core_mul_mubjl_U992(
    .din0(p_Val2_8_fu_975_p0),
    .din1(second_order_float_s_q0),
    .dout(p_Val2_8_fu_975_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_scaled_fixed2ieee_fu_218_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_scaled_fixed2ieee_fu_218_ap_start_reg <= 1'b1;
        end else if ((grp_scaled_fixed2ieee_fu_218_ap_ready == 1'b1)) begin
            grp_scaled_fixed2ieee_fu_218_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        Ex_V_reg_1052 <= Ex_V_fu_459_p2;
        Mx_V_reg_1045 <= {{p_Val2_22_fu_439_p2[57:29]}};
        isNeg_reg_1058 <= Ex_V_fu_459_p2[32'd7];
        p_Val2_32_reg_1039 <= p_Val2_32_fu_365_p3;
        tmp_100_reg_1064 <= tmp_100_fu_473_p2;
        tmp_102_reg_1070 <= tmp_102_fu_478_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        Med_V_reg_1017 <= {{r_V_4_fu_292_p2[99:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        closepath_reg_1001 <= closepath_fu_250_p2;
        loc_V_1_reg_995 <= loc_V_1_fu_246_p1;
        loc_V_reg_988 <= {{p_Val2_s_fu_224_p1[30:23]}};
        p_Result_23_reg_982 <= p_Val2_s_fu_224_p1[32'd31];
        tmp_111_reg_1012 <= tmp_111_fu_285_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        cos_basis_reg_1130 <= cos_basis_fu_685_p3;
        r_V_reg_1140 <= r_V_fu_746_p2;
        result_V_reg_1135 <= {{p_Val2_27_fu_725_p2[57:29]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        not_do_cos_i_reg_1100 <= not_do_cos_i_fu_590_p2;
        p_Val2_23_reg_1090 <= p_Val2_23_fu_563_p1;
        tmp_185_i_reg_1095 <= {{p_Val2_24_fu_968_p2[29:15]}};
        tmp_96_reg_1084 <= tmp_96_fu_532_p10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_Val2_18_reg_1022 <= {{r_V_5_fu_322_p2[76:19]}};
        tmp_101_reg_1033 <= tmp_101_fu_348_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_Val2_26_reg_1120 <= {{second_order_float_2_q0[29:1]}};
        tmp_reg_1125 <= tmp_fu_674_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_scaled_fixed2ieee_fu_218_ap_done == 1'b1))) begin
        resultf_reg_1145 <= grp_scaled_fixed2ieee_fu_218_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((closepath_reg_1001 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_15_i_reg_1028 <= {{r_V_5_fu_322_p2[79:77]}};
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ref_4oPi_table_100_V_ce0 = 1'b1;
    end else begin
        ref_4oPi_table_100_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        second_order_float_2_ce0 = 1'b1;
    end else begin
        second_order_float_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        second_order_float_3_ce0 = 1'b1;
    end else begin
        second_order_float_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        second_order_float_s_ce0 = 1'b1;
    end else begin
        second_order_float_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_scaled_fixed2ieee_fu_218_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Ex_V_fu_459_p2 = (storemerge_i_fu_358_p3 - tmp_19_i_fu_455_p1);

assign Mx_V_read_assign_fu_698_p3 = ((cos_basis_fu_685_p3[0:0] === 1'b1) ? 29'd536870911 : Mx_V_reg_1045);

assign Mx_zeros_V_fu_431_p1 = val_assign_fu_423_p3[4:0];

assign OP1_V_3_fu_577_p1 = tmp_i4_fu_567_p4;

assign addr_V_fu_262_p3 = ((closepath_fu_250_p2[0:0] === 1'b1) ? 8'd63 : expv_op_fu_256_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = p_Result_31_fu_954_p4;

assign closepath_fu_250_p2 = ((loc_V_fu_236_p4 < 8'd126) ? 1'b1 : 1'b0);

assign cos_basis_fu_685_p0 = do_cos;

assign cos_basis_fu_685_p3 = ((cos_basis_fu_685_p0[0:0] === 1'b1) ? tmp_s_fu_680_p2 : tmp_96_reg_1084);

assign expv_op_fu_256_p2 = ($signed(8'd194) + $signed(loc_V_fu_236_p4));

assign grp_scaled_fixed2ieee_fu_218_ap_start = grp_scaled_fixed2ieee_fu_218_ap_start_reg;

assign loc_V_1_fu_246_p1 = p_Val2_s_fu_224_p1[22:0];

assign loc_V_2_fu_764_p4 = {{p_Val2_28_fu_753_p1[30:23]}};

assign loc_V_3_fu_774_p1 = p_Val2_28_fu_753_p1[22:0];

assign loc_V_fu_236_p4 = {{p_Val2_s_fu_224_p1[30:23]}};

assign not_do_cos_i_fu_590_p0 = do_cos;

assign not_do_cos_i_fu_590_p2 = (not_do_cos_i_fu_590_p0 ^ 1'd1);

assign not_or_cond_demorgan_fu_923_p2 = (tmp_101_reg_1033 & tmp_100_reg_1064);

assign not_or_cond_fu_927_p2 = (not_or_cond_demorgan_fu_923_p2 ^ 1'd1);

assign not_tmp_s_fu_882_p2 = (tmp_102_reg_1070 ^ 1'd1);

assign or_cond_fu_867_p2 = (tmp_101_reg_1033 & tmp_100_reg_1064);

assign p_Ex_V_ret_fu_691_p3 = ((cos_basis_fu_685_p3[0:0] === 1'b1) ? 8'd0 : Ex_V_reg_1052);

assign p_Result_24_fu_308_p3 = {{1'd1}, {loc_V_1_reg_995}};

assign p_Result_25_fu_397_p3 = {{p_Result_i2_i_fu_387_p4}, {1'd1}};

integer ap_tvar_int_0;

always @ (p_Result_25_fu_397_p3) begin
    for (ap_tvar_int_0 = 30 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 29 - 0) begin
            p_Result_26_fu_405_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_26_fu_405_p4[ap_tvar_int_0] = p_Result_25_fu_397_p3[29 - ap_tvar_int_0];
        end
    end
end

assign p_Result_27_fu_415_p3 = {{2'd3}, {p_Result_26_fu_405_p4}};

assign p_Result_28_fu_602_p3 = {{sin_basis_fu_596_p2}, {p_Result_i_fu_553_p4}};

assign p_Result_29_fu_756_p3 = p_Val2_28_fu_753_p1[32'd31];

assign p_Result_30_fu_778_p3 = {{p_Result_23_reg_982}, {p_Val2_32_reg_1039}};

assign p_Result_31_fu_954_p4 = {{{p_Result_s_fu_907_p3}, {ret_V_3_fu_915_p3}}, {ret_V_4_fu_946_p3}};

assign p_Result_i2_i_fu_387_p4 = {{p_Val2_20_fu_380_p3[57:29]}};

assign p_Result_i_fu_553_p4 = {{ssdm_int_V_write_ass_fu_525_p3[28:22]}};

assign p_Result_s_fu_907_p3 = ((or_cond_fu_867_p2[0:0] === 1'b1) ? p_din_sign_V_fu_871_p2 : p_results_sign_V_ret_fu_892_p3);

assign p_Val2_20_fu_380_p3 = ((tmp_112_fu_371_p1[0:0] === 1'b1) ? p_Val2_i_fu_375_p2 : p_Val2_18_reg_1022);

assign p_Val2_22_fu_439_p2 = p_Val2_20_fu_380_p3 << tmp_16_i_fu_435_p1;

assign p_Val2_23_fu_563_p1 = ssdm_int_V_write_ass_fu_525_p3[21:0];

assign p_Val2_24_fu_968_p0 = OP1_V_3_fu_577_p1;

assign p_Val2_24_fu_968_p1 = OP1_V_3_fu_577_p1;

assign p_Val2_27_fu_725_p0 = r_V_3_fu_711_p2;

assign p_Val2_27_fu_725_p1 = p_Val2_27_fu_725_p10;

assign p_Val2_27_fu_725_p10 = Mx_V_read_assign_fu_698_p3;

assign p_Val2_27_fu_725_p2 = ($signed(p_Val2_27_fu_725_p0) * $signed({{1'b0}, {p_Val2_27_fu_725_p1}}));

assign p_Val2_28_fu_753_p1 = resultf_reg_1145;

assign p_Val2_32_fu_365_p3 = ((closepath_reg_1001[0:0] === 1'b1) ? 3'd0 : tmp_15_i_reg_1028);

assign p_Val2_7_fu_634_p0 = second_order_float_3_q0;

assign p_Val2_7_fu_634_p1 = p_Val2_7_fu_634_p10;

assign p_Val2_7_fu_634_p10 = p_Val2_23_reg_1090;

assign p_Val2_7_fu_634_p2 = ($signed(p_Val2_7_fu_634_p0) * $signed({{1'b0}, {p_Val2_7_fu_634_p1}}));

assign p_Val2_8_fu_975_p0 = p_Val2_8_fu_975_p00;

assign p_Val2_8_fu_975_p00 = tmp_185_i_reg_1095;

assign p_Val2_i_fu_375_p2 = (58'd0 - p_Val2_18_reg_1022);

assign p_Val2_s_fu_224_p1 = t_in;

assign p_cast_cast_cast_fu_875_p0 = do_cos;

assign p_cast_cast_cast_fu_875_p3 = ((p_cast_cast_cast_fu_875_p0[0:0] === 1'b1) ? 8'd127 : 8'd0);

assign p_din_sign_V_fu_871_p2 = (p_Result_23_reg_982 & not_do_cos_i_reg_1100);

assign p_i_fu_353_p2 = ($signed(8'd131) + $signed(loc_V_reg_988));

assign p_results_exp_V_ret_fu_900_p3 = ((tmp_102_reg_1070[0:0] === 1'b1) ? 8'd255 : loc_V_2_fu_764_p4);

assign p_results_sig_V_ret_c_fu_933_p3 = ((not_or_cond_fu_927_p2[0:0] === 1'b1) ? 23'd8388607 : 23'd0);

assign p_results_sign_V_ret_fu_892_p3 = ((tmp_103_fu_887_p2[0:0] === 1'b1) ? not_tmp_s_fu_882_p2 : p_Result_29_fu_756_p3);

assign r_V_3_fu_711_p2 = ($signed(tmp_cast_fu_708_p1) + $signed(tmp_188_i_fu_705_p1));

assign r_V_4_fu_292_p2 = ref_4oPi_table_100_V_q0 << tmp_7_i_i_fu_289_p1;

assign r_V_5_fu_322_p0 = r_V_5_fu_322_p00;

assign r_V_5_fu_322_p00 = Med_V_reg_1017;

assign r_V_5_fu_322_p1 = r_V_5_fu_322_p10;

assign r_V_5_fu_322_p10 = p_Result_24_fu_308_p3;

assign r_V_5_fu_322_p2 = (r_V_5_fu_322_p0 * r_V_5_fu_322_p1);

assign r_V_fu_746_p2 = ($signed(9'd0) - $signed(rhs_V_fu_742_p1));

assign ref_4oPi_table_100_V_address0 = tmp_5_i_i_fu_280_p1;

assign ret_V_3_fu_915_p3 = ((or_cond_fu_867_p2[0:0] === 1'b1) ? p_cast_cast_cast_fu_875_p3 : p_results_exp_V_ret_fu_900_p3);

assign ret_V_4_fu_946_p3 = ((tmp_104_fu_941_p2[0:0] === 1'b1) ? p_results_sig_V_ret_c_fu_933_p3 : loc_V_3_fu_774_p1);

assign rhs_V_fu_742_p1 = $signed(p_Ex_V_ret_fu_691_p3);

assign second_order_float_2_address0 = tmp_186_i_fu_610_p1;

assign second_order_float_3_address0 = tmp_186_i_fu_610_p1;

assign second_order_float_s_address0 = tmp_186_i_fu_610_p1;

assign sh_assign_2_i_cast1_fu_499_p1 = sh_assign_fu_492_p3;

assign sh_assign_2_i_cast_fu_503_p1 = sh_assign_fu_492_p3;

assign sh_assign_fu_492_p3 = ((isNeg_reg_1058[0:0] === 1'b1) ? tmp_21_i_fu_486_p2 : sh_i_cast_fu_483_p1);

assign sh_i_cast_fu_483_p1 = Ex_V_reg_1052;

assign sin_basis_fu_596_p2 = (tmp_96_fu_532_p10 ^ not_do_cos_i_fu_590_p2);

assign ssdm_int_V_write_ass_fu_525_p3 = ((isNeg_reg_1058[0:0] === 1'b1) ? tmp_23_i_cast_fu_515_p1 : tmp_24_i_fu_519_p2);

assign storemerge_i_fu_358_p3 = ((closepath_reg_1001[0:0] === 1'b1) ? p_i_fu_353_p2 : 8'd0);

assign tmp_100_fu_473_p2 = ((loc_V_reg_988 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_101_fu_348_p2 = ((loc_V_1_reg_995 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_102_fu_478_p2 = ((loc_V_reg_988 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_103_fu_887_p2 = (tmp_99_fu_860_p3 | tmp_102_reg_1070);

assign tmp_104_fu_941_p2 = (tmp_102_reg_1070 | or_cond_fu_867_p2);

assign tmp_111_fu_285_p1 = addr_V_fu_262_p3[3:0];

assign tmp_112_fu_371_p1 = p_Val2_32_fu_365_p3[0:0];

assign tmp_146_i_fu_640_p4 = {{p_Val2_7_fu_634_p2[44:23]}};

assign tmp_148_i_fu_657_p4 = {{p_Val2_8_fu_975_p2[29:16]}};

assign tmp_16_i_fu_435_p1 = Mx_zeros_V_fu_431_p1;

assign tmp_186_i_fu_610_p1 = p_Result_28_fu_602_p3;

assign tmp_188_i_fu_705_p1 = $signed(p_Val2_26_reg_1120);

assign tmp_189_i_cast_fu_666_p1 = $signed(tmp_146_i_fu_640_p4);

assign tmp_191_i_cast_cast_fu_670_p1 = $signed(tmp_148_i_fu_657_p4);

assign tmp_19_i_fu_455_p1 = Mx_zeros_V_fu_431_p1;

assign tmp_21_i_fu_486_p2 = ($signed(9'd0) - $signed(sh_i_cast_fu_483_p1));

assign tmp_22_i_fu_507_p1 = Mx_V_reg_1045;

assign tmp_23_i_cast_fu_515_p1 = tmp_23_i_fu_510_p2;

assign tmp_23_i_fu_510_p2 = Mx_V_reg_1045 >> sh_assign_2_i_cast_fu_503_p1;

assign tmp_24_i_fu_519_p2 = tmp_22_i_fu_507_p1 << sh_assign_2_i_cast1_fu_499_p1;

assign tmp_5_i_i_fu_280_p1 = tmp_62_fu_270_p4;

assign tmp_62_fu_270_p4 = {{addr_V_fu_262_p3[7:4]}};

assign tmp_7_i_i_fu_289_p1 = tmp_111_reg_1012;

assign tmp_99_fu_860_p3 = ((cos_basis_reg_1130[0:0] === 1'b1) ? tmp_97_fu_784_p18 : tmp_98_fu_822_p18);

assign tmp_cast_fu_708_p1 = $signed(tmp_reg_1125);

assign tmp_fu_674_p2 = ($signed(tmp_189_i_cast_fu_666_p1) + $signed(tmp_191_i_cast_cast_fu_670_p1));

assign tmp_i4_fu_567_p4 = {{ssdm_int_V_write_ass_fu_525_p3[21:7]}};

assign tmp_s_fu_680_p2 = (tmp_96_reg_1084 ^ 1'd1);


always @ (p_Result_27_fu_415_p3) begin
    if (p_Result_27_fu_415_p3[0] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd0;
    end else if (p_Result_27_fu_415_p3[1] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd1;
    end else if (p_Result_27_fu_415_p3[2] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd2;
    end else if (p_Result_27_fu_415_p3[3] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd3;
    end else if (p_Result_27_fu_415_p3[4] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd4;
    end else if (p_Result_27_fu_415_p3[5] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd5;
    end else if (p_Result_27_fu_415_p3[6] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd6;
    end else if (p_Result_27_fu_415_p3[7] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd7;
    end else if (p_Result_27_fu_415_p3[8] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd8;
    end else if (p_Result_27_fu_415_p3[9] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd9;
    end else if (p_Result_27_fu_415_p3[10] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd10;
    end else if (p_Result_27_fu_415_p3[11] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd11;
    end else if (p_Result_27_fu_415_p3[12] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd12;
    end else if (p_Result_27_fu_415_p3[13] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd13;
    end else if (p_Result_27_fu_415_p3[14] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd14;
    end else if (p_Result_27_fu_415_p3[15] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd15;
    end else if (p_Result_27_fu_415_p3[16] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd16;
    end else if (p_Result_27_fu_415_p3[17] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd17;
    end else if (p_Result_27_fu_415_p3[18] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd18;
    end else if (p_Result_27_fu_415_p3[19] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd19;
    end else if (p_Result_27_fu_415_p3[20] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd20;
    end else if (p_Result_27_fu_415_p3[21] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd21;
    end else if (p_Result_27_fu_415_p3[22] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd22;
    end else if (p_Result_27_fu_415_p3[23] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd23;
    end else if (p_Result_27_fu_415_p3[24] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd24;
    end else if (p_Result_27_fu_415_p3[25] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd25;
    end else if (p_Result_27_fu_415_p3[26] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd26;
    end else if (p_Result_27_fu_415_p3[27] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd27;
    end else if (p_Result_27_fu_415_p3[28] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd28;
    end else if (p_Result_27_fu_415_p3[29] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd29;
    end else if (p_Result_27_fu_415_p3[30] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd30;
    end else if (p_Result_27_fu_415_p3[31] == 1'b1) begin
        val_assign_fu_423_p3 = 32'd31;
    end else begin
        val_assign_fu_423_p3 = 32'd32;
    end
end

endmodule //sin_or_cos_float_s
