
---------- Begin Simulation Statistics ----------
final_tick                                83239573500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185134                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672012                       # Number of bytes of host memory used
host_op_rate                                   185497                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   540.15                       # Real time elapsed on the host
host_tick_rate                              154104527                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083240                       # Number of seconds simulated
sim_ticks                                 83239573500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.664791                       # CPI: cycles per instruction
system.cpu.discardedOps                        189508                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        33652782                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600676                       # IPC: instructions per cycle
system.cpu.numCycles                        166479147                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132826365                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        296426                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          658                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       780335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          460                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1562195                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            460                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485841                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735512                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103833                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101839                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905221                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65381                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51233345                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51233345                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51233817                       # number of overall hits
system.cpu.dcache.overall_hits::total        51233817                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       838032                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         838032                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       845979                       # number of overall misses
system.cpu.dcache.overall_misses::total        845979                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24199641997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24199641997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24199641997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24199641997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52071377                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52071377                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079796                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079796                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016094                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016094                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016244                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016244                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28876.751720                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28876.751720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28605.487840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28605.487840                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       231034                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3658                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.158557                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       723005                       # number of writebacks
system.cpu.dcache.writebacks::total            723005                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        64851                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        64851                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        64851                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        64851                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       773181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       773181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781124                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781124                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21820332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21820332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22508887999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22508887999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014848                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014848                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014999                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014999                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28221.506348                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28221.506348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28816.024087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28816.024087                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780100                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40669621                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40669621                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       452674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        452674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8903644500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8903644500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41122295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41122295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19668.999103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19668.999103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1696                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1696                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       450978                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       450978                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8408779500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8408779500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010967                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010967                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18645.653447                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18645.653447                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10563724                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10563724                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       385358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       385358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15295997497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15295997497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 39692.954336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39692.954336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        63155                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        63155                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13411553000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13411553000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029427                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029427                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41624.544154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41624.544154                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    688555499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    688555499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86687.082840                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86687.082840                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83239573500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.682930                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52015017                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781124                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.589961                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.682930                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52860996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52860996                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83239573500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83239573500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83239573500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686097                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475187                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024964                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278188                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278188                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278188                       # number of overall hits
system.cpu.icache.overall_hits::total        10278188                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53631500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53631500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53631500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53631500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278926                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278926                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278926                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278926                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72671.409214                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72671.409214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72671.409214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72671.409214                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52893500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52893500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52893500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52893500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71671.409214                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71671.409214                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71671.409214                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71671.409214                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278188                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278188                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53631500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53631500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278926                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278926                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72671.409214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72671.409214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52893500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52893500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71671.409214                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71671.409214                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83239573500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.203702                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278926                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13928.084011                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.203702                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.397660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.397660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279664                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279664                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83239573500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83239573500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83239573500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83239573500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   72                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               600612                       # number of demand (read+write) hits
system.l2.demand_hits::total                   600684                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  72                       # number of overall hits
system.l2.overall_hits::.cpu.data              600612                       # number of overall hits
system.l2.overall_hits::total                  600684                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             180512                       # number of demand (read+write) misses
system.l2.demand_misses::total                 181178                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            180512                       # number of overall misses
system.l2.overall_misses::total                181178                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51009500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14898951000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14949960500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51009500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14898951000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14949960500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781124                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781862                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781124                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781862                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.902439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.231093                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.231726                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.902439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.231093                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.231726                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76590.840841                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82537.177584                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82515.319189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76590.840841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82537.177584                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82515.319189                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               63410                       # number of writebacks
system.l2.writebacks::total                     63410                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        180506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            181172                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       180506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           181172                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44349500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13093514000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13137863500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44349500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13093514000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13137863500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.231085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.231719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.231085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.231719                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66590.840841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72537.832537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72515.971011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66590.840841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72537.832537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72515.971011                       # average overall mshr miss latency
system.l2.replacements                         115714                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       723005                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           723005                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       723005                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       723005                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          221                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            194579                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                194579                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127715                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127715                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10837789000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10837789000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.396269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.396269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84859.170810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84859.170810                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9560639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9560639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.396269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.396269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74859.170810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74859.170810                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51009500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51009500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.902439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.902439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76590.840841                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76590.840841                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44349500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44349500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.902439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66590.840841                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66590.840841                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        406033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            406033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52797                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52797                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4061162000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4061162000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.115069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.115069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76920.317442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76920.317442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52791                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52791                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3532875000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3532875000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.115056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.115056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66921.918509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66921.918509                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83239573500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63191.940300                       # Cycle average of tags in use
system.l2.tags.total_refs                     1561531                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    181250                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.615343                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.644016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       123.262958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63027.033326                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.961716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964232                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        60363                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3304324                       # Number of tag accesses
system.l2.tags.data_accesses                  3304324                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83239573500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     63410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    180502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006643088750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3820                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3820                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              440288                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              59613                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      181172                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63410                       # Number of write requests accepted
system.mem_ctrls.readBursts                    181172                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63410                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                181172                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63410                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.422775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.390125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    115.986458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3543     92.75%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          256      6.70%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4      0.10%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           12      0.31%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3820                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.592147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.565927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.951916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2723     71.28%     71.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.50%     71.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1002     26.23%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               70      1.83%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3820                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11595008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4058240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    139.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83158626000                       # Total gap between requests
system.mem_ctrls.avgGap                     340003.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11552128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4056448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 512064.132572711969                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 138781681.768227696419                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 48732205.481567010283                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       180506                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        63410                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17067500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5652614500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1922486584250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25626.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31315.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30318350.17                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11552384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11595008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4058240                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4058240                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          666                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       180506                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         181172                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        63410                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         63410                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       512064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    138784757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        139296821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       512064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       512064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     48753734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        48753734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     48753734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       512064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    138784757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       188050555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               181168                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               63382                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4099                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3962                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3775                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3868                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2272782000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             905840000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5669682000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12545.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31295.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132418                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              44406                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.06                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        67726                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   231.095886                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   127.665193                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.718101                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        41669     61.53%     61.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7962     11.76%     73.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1295      1.91%     75.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          981      1.45%     76.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9478     13.99%     90.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          564      0.83%     91.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          281      0.41%     91.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          291      0.43%     92.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5205      7.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        67726                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11594752                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4056448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              139.293746                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               48.732205                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83239573500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       244502160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       129955980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      649354440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     168903540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6570501600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19797380790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  15292517760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42853116270                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   514.816625                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  39559272250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2779400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40900901250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       239061480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       127064190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      644185080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     161950500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6570501600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19264359540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  15741377760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42748500150                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.559817                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  40731712250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2779400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  39728461250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83239573500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53457                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        63410                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51844                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127715                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127715                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53457                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       477598                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 477598                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15653248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15653248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            181172                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  181172    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              181172                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83239573500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           583017000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          973737500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459568                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       786415                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          109399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322294                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458830                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2342348                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2344057                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     96264256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               96326400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          115714                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4058240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           897576                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001248                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035302                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 896456     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1120      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             897576                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83239573500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1504335500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1107499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1171688994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
