#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-LQGE2UU

# Wed Dec  9 17:57:34 2020

#Implementation: trb3_periph_blank

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":13:7:13:23|Top entity is set to trb3_periph_blank.
@W: CD709 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\config.vhd":70:11:70:27|constant included_features declaration does not conform to earlier declaration
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)


Process completed successfully.
# Wed Dec  9 17:57:35 2020

###########################################################]
Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v" (library work)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll1.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll2.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll3.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll4.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\LA_FIFO.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\readoutfifo.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ch48.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\comnet.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\DeBounce_v.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\hit_cntr.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Input_Reg.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\InputBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Lanalyzer.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Lanalyzer0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\leds.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch8.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch33.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch42.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch40.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Mux3x32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Mux16x32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit1.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit2.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit3.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit4.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit5.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift40.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift42.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shiftout32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\StrSt.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\sync_cntr.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\wcomp.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Teststate.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift33.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 77MB)


Process completed successfully.
# Wed Dec  9 17:57:35 2020

###########################################################]
@N: CD720 :"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":13:7:13:23|Top entity is set to trb3_periph_blank.
@W: CD709 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\config.vhd":70:11:70:27|constant included_features declaration does not conform to earlier declaration
VHDL syntax check successful!
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":13:7:13:23|Synthesizing work.trb3_periph_blank.trb3_periph_blank_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":128:15:128:16|Using sequential encoding for type state_t.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":224:2:224:17|Port sci_ack of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":224:2:224:17|Port sci_data_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":224:2:224:17|Port clk_rx_full_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":224:2:224:17|Port clk_rx_half_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Port debug_lvl1_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Port stat_trigger_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Port stat_addr_debug of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Port stat_onewire of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Port stat_debug_ipu_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Port stat_debug_data_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Port stat_debug_2 of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Port stat_debug_1 of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Port stat_debug_ipu of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Port regio_common_ctrl_strobe_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Port regio_common_stat_strobe_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":101:9:101:15|Signal med2int_0.clk_full is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":101:9:101:15|Signal med2int_0.clk_half is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Signal readout_tx_0.statusbits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":114:21:114:29|Signal busrdo_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":114:21:114:29|Signal busrdo_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":119:9:119:25|Bit 5 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":119:9:119:25|Bit 6 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":119:9:119:25|Bit 12 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":119:9:119:25|Bit 13 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 0 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 2 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 3 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 4 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 5 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 6 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 7 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 8 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 9 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 10 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 11 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 12 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 13 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 14 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":120:27:120:34|Bit 15 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:9:121:15|Signal uart_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Signal debug_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":124:9:124:16|Signal serdes_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":130:23:130:33|Signal data_amount is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":136:22:136:27|Signal netclk is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":11:7:11:16|Synthesizing work.trb3_tools.trb3_tools_arch.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.unknown is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":70:7:70:13|Signal uart_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":70:16:70:22|Signal uart_tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":76:7:76:14|Signal debug_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":77:7:77:18|Signal debug_status is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":7:7:7:22|Synthesizing work.input_statistics.input_statistics_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":70:13:70:14|Using sequential encoding for type state_t.
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":147:30:147:51|Index value 0 to 35 could be out of prefix range 0 to 0 
@W: CD610 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":148:29:148:51|Index value 0 to 35 could be out of prefix range 0 downto 0. 
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":147:30:147:51|Index value 0 to 35 could be out of prefix range 0 to 0 
@W: CD610 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":148:29:148:51|Index value 0 to 35 could be out of prefix range 0 downto 0. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 11 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 12 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 13 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 14 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":14:7:14:21|Synthesizing work.fifo_18x1k_oreg.structure.
Post processing for work.fifo_18x1k_oreg.structure
Post processing for work.input_statistics.input_statistics_arch
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":79:11:79:13|Pruning unused register tmp(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":54:7:54:17|Pruning unused bits 5 to 1 of THE_CONTROL.fifo_select(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":54:7:54:17|Pruning unused register fifo_select(0). Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":55:7:55:17|Register bit THE_CONTROL.fifo_in_sel(5) is always 0.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":55:7:55:17|Pruning register bit 5 of fifo_in_sel(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":7:7:7:35|Synthesizing work.input_to_trigger_logic_record.input_to_trigger_logic_arch.
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":72:42:72:56|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":122:57:122:71|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":72:42:72:56|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":122:57:122:71|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CG296 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":257:0:257:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":262:15:262:35|Referenced variable coincidence_enable is not in sensitivity list.
Post processing for work.input_to_trigger_logic_record.input_to_trigger_logic_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":19:4:19:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":19:4:19:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":239:12:239:12|Pruning unused register i(31 downto 26). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":231:13:231:13|Pruning unused register m(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":59:11:59:17|Pruning unused register outchan(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":60:11:60:15|Pruning unused register slice(1 downto 0). Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":55:7:55:24|Found RAM coincidence_enable, depth=16, width=1
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":54:29:54:48|Found RAM coincidence_config_2, depth=17, width=5
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":54:7:54:26|Found RAM coincidence_config_1, depth=17, width=5
@N: CL214 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":122:57:122:62|Found multi-write port RAM enable, number of write ports=2, depth=4, width=32
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":9:4:9:9|Pruning unused register coincidence_config_1_16(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":9:4:9:9|Pruning unused register coincidence_config_2_16(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|All reachable assignments to PROC_MULT.current_multiplicity(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|All reachable assignments to PROC_MULT.current_multiplicity(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|All reachable assignments to PROC_MULT.current_multiplicity(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":6:7:6:17|Synthesizing work.spi_ltc2600.spi_ltc2600_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":56:15:56:16|Using onehot encoding for type fsm_t. For example, enumeration idle is mapped to "10000000".
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":132:16:132:28|Index value 0 to 31 could be out of prefix range 0 to 15 
@W: CD609 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":132:16:132:28|Index value 0 to 31 could be out of prefix range 0 to 15 
Post processing for work.spi_ltc2600.spi_ltc2600_arch
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":65:13:65:16|Pruning unused register addr(3 downto 0). Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":35:9:35:11|Found RAM ram, depth=16, width=32
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":35:9:35:11|Found RAM ram, depth=16, width=32
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":8:7:8:14|Synthesizing work.sedcheck.sed_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":41:15:41:16|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "10000000".
Post processing for work.sedcheck.sed_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":14:4:14:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":14:4:14:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":14:4:14:9|All reachable assignments to proc_reg.BUS_TX.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(11) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(14) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":199:0:199:4|Register bit DEBUG(15) is always 0.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":199:0:199:4|Pruning register bits 15 to 11 of DEBUG(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":8:7:8:19|Synthesizing work.load_settings.load_settings_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":85:25:85:26|Using onehot encoding for type read_page_state_t. For example, enumeration idle is mapped to "10000000".
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":102:24:102:25|Using sequential encoding for type pop_page_state_t.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":113:21:113:22|Using onehot encoding for type parse_state_t. For example, enumeration wait_for_command is mapped to "1000000000000000000".
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":152:7:152:19|Signal header_string is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram.vhd":9:7:9:9|Synthesizing work.ram.ram_arch.
Post processing for work.ram.ram_arch
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram.vhd":25:8:25:10|Found RAM ram, depth=256, width=8
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\spi_master_generic.vhd":8:7:8:24|Synthesizing work.spi_master_generic.spi_master_generic_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\spi_master_generic.vhd":51:24:51:25|Using sequential encoding for type transfer_state_t.
Post processing for work.spi_master_generic.spi_master_generic_arch
Post processing for work.load_settings.load_settings_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":21:4:21:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":21:4:21:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":86:23:86:42|All reachable assignments to READ_PAGE_TO_RAM.next_read_page_state(send_cmd) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":86:23:86:42|All reachable assignments to READ_PAGE_TO_RAM.next_read_page_state(wait_for_spi_ready) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":25:4:25:16|All reachable assignments to PARSE.BUS_MASTER_TX.timeout are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":25:4:25:16|All reachable assignments to PARSE.BUS_MASTER_TX.read are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":21:4:21:9|All reachable assignments to sync.BUS_TX.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(0) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(1) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(2) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(3) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(4) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(5) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(6) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":96:26:96:46|Register bit PARSE.new_pop_page_position(7) is always 0.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd":11:7:11:38|Synthesizing work.spi_flash_and_fpga_reload_record.flash_reboot_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\fpga_reboot.vhd":6:7:6:17|Synthesizing work.fpga_reboot.fpga_reboot_arch.
Post processing for work.fpga_reboot.fpga_reboot_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd":10:7:10:24|Synthesizing work.spi_databus_memory.behavioral.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd":37:14:37:15|Using onehot encoding for type states. For example, enumeration sleep is mapped to "100000".
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd":122:8:122:24|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\spi_dpram_32_to_8.vhd":14:7:14:23|Synthesizing work.spi_dpram_32_to_8.structure.
Post processing for work.spi_dpram_32_to_8.structure
Post processing for work.spi_databus_memory.behavioral
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd":61:6:61:7|Pruning unused register store_rd_3. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_master.vhd":10:7:10:16|Synthesizing work.spi_master.behavioral.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_master.vhd":44:16:44:17|Using sequential encoding for type states.
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_master.vhd":208:6:208:24|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd":12:7:12:14|Synthesizing work.spi_slim.behavioral.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd":53:13:53:14|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "10000000000000000".
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd":510:8:510:23|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd":526:8:526:23|OTHERS clause is not synthesized.
Post processing for work.spi_slim.behavioral
Post processing for work.spi_master.behavioral
@W: CL271 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_master.vhd":220:6:220:7|Pruning unused bits 23 to 0 of reg_status_data_2(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler.vhd":10:7:10:33|Synthesizing work.trb_net16_regio_bus_handler.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler.regio_bus_handler_arch
Post processing for work.spi_flash_and_fpga_reload_record.flash_reboot_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd":16:4:16:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd":16:4:16:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":8:7:8:40|Synthesizing work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.wack is floating; a simulation mismatch is possible.
Post processing for work.trb3_tools.trb3_tools_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.unknown is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.ack is floating; a simulation mismatch is possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 0 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 1 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 2 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 3 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 4 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 5 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 6 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 7 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 8 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 9 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 10 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 11 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 12 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 13 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 14 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 15 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 16 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 17 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 18 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 19 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 20 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 21 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 22 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 23 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 24 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 25 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 26 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 27 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 28 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 29 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 30 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 31 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.wack is floating; a simulation mismatch is possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 0 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 1 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 2 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 3 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 4 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":38:4:38:15|Signal DEBUG_TX_OUT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":36:4:36:14|Signal UART_TX_OUT is floating; a simulation mismatch is possible.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 33 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 34 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 35 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 111 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 112 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 113 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 114 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 115 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 116 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 117 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 118 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 119 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 120 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 121 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 122 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 123 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 124 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 125 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 126 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 127 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 128 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 129 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 130 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 131 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 132 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 133 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 134 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 135 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 136 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 137 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 138 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 139 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 140 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 141 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 142 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 143 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 144 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 145 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 147 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 218 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 219 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":8:7:8:40|Synthesizing work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.wack is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":13:7:13:50|Synthesizing work.trb_net16_endpoint_hades_full_handler_record.trb_net16_endpoint_hades_full_handler_record_arch.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":170:2:170:13|Port regio_idram_data_out of entity work.trb_net16_endpoint_hades_full is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Port stat_debug of entity work.trb_net16_regio_bus_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 160 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 161 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 162 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 163 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 164 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 165 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 166 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 167 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 168 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 169 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 170 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 171 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 172 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 173 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 174 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 175 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 176 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 177 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 178 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 179 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 180 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 181 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 182 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 183 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 184 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 185 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 186 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 187 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 188 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 189 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 190 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 191 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 192 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 193 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 194 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 195 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 196 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 197 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 198 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 199 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 200 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 201 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 202 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 203 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 204 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 205 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 206 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 207 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 208 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 209 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 210 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 211 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 212 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 213 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 214 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 215 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 216 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 217 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 218 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 219 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 220 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 221 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 222 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 223 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 224 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 225 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 226 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 227 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 228 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 229 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 230 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 231 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 232 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 233 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 234 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 235 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 236 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 

Only the first 100 messages of id 'CD796' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CD796' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CD796} -count unlimited' in the Tcl shell.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":163:9:163:20|Signal new_max_size is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":9:7:9:30|Synthesizing work.handler_trigger_and_data.handler_trigger_and_data_arch.
@W: CD610 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":307:63:307:90|Index value 0 to 31 could be out of prefix range 0 downto 0. 
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":15:7:15:17|Synthesizing work.handler_ipu.handler_ipu_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":54:19:54:20|Using onehot encoding for type fsm_state_t. For example, enumeration idle is mapped to "100000".
@W: CG296 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":117:12:117:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":152:47:152:59|Referenced variable ipu_number_in is not in sensitivity list.
Post processing for work.handler_ipu.handler_ipu_arch
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":93:6:93:7|Register bit dat_fifo_number(0) is always 0.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":10:7:10:18|Synthesizing work.handler_data.handler_data_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":102:26:102:27|Using sequential encoding for type buffer_state_t.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":103:26:103:27|Using sequential encoding for type lvl1_state_t.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":125:9:125:25|Signal lvl1_statusbits_i is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd":10:7:10:19|Synthesizing work.fifo_var_oreg.fifo_var_oreg_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":14:7:14:22|Synthesizing work.fifo_18x512_oreg.structure.
Post processing for work.fifo_18x512_oreg.structure
Post processing for work.fifo_var_oreg.fifo_var_oreg_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd":10:7:10:19|Synthesizing work.fifo_var_oreg.fifo_var_oreg_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":14:7:14:22|Synthesizing work.fifo_36x512_oreg.structure.
Post processing for work.fifo_36x512_oreg.structure
Post processing for work.fifo_var_oreg.fifo_var_oreg_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd":10:7:10:19|Synthesizing work.fifo_var_oreg.fifo_var_oreg_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":14:7:14:21|Synthesizing work.fifo_36x2k_oreg.structure.
Post processing for work.fifo_36x2k_oreg.structure
Post processing for work.fifo_var_oreg.fifo_var_oreg_arch
Post processing for work.handler_data.handler_data_arch
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":395:8:395:9|Register bit flag_almost_full(0) is always 1.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(14) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(15) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(23) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(28) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(29) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(30) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Register bit STAT_DATA_BUFFER_LEVEL(31) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(10) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(11) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(14) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(15) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(23) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(24) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(25) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(26) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(27) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(28) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(29) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(30) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Register bit STAT_HEADER_BUFFER_LEVEL(31) is always 0.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Pruning register bits 31 to 28 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Pruning register bit 23 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":432:8:432:9|Pruning register bits 15 to 12 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Pruning register bits 31 to 23 of STAT_HEADER_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":461:6:461:7|Pruning register bits 15 to 10 of STAT_HEADER_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.handler_trigger_and_data.handler_trigger_and_data_arch
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(24) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(25) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(26) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(27) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(28) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(29) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(30) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Register bit STATISTICS_DATA_OUT(31) is always 0.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Pruning register bits 31 to 24 of STATISTICS_DATA_OUT(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\bus_register_handler.vhd":9:7:9:26|Synthesizing work.bus_register_handler.behavioral.
Post processing for work.bus_register_handler.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\bus_register_handler.vhd":9:7:9:26|Synthesizing work.bus_register_handler.behavioral.
Post processing for work.bus_register_handler.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":8:7:8:40|Synthesizing work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.wack is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":13:7:13:35|Synthesizing work.trb_net16_endpoint_hades_full.trb_net16_endpoint_hades_full_arch.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":399:8:399:22|Port apl_fifo_count_out of entity work.trb_net16_api_base is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":525:10:525:24|Port ipu_code_out of entity work.trb_net16_ipudata is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":399:8:399:22|Port apl_fifo_count_out of entity work.trb_net16_api_base is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":817:64:817:83|Signal trigger_number_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":817:30:817:36|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":822:46:822:70|Referenced variable lvl1_tmg_trg_missing_flag is not in sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":831:49:831:76|Referenced variable buf_lvl1_trg_information_out is not in sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":834:49:834:69|Referenced variable buf_lvl1_trg_code_out is not in sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":833:49:833:71|Referenced variable buf_lvl1_trg_number_out is not in sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":832:49:832:69|Referenced variable buf_lvl1_trg_type_out is not in sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":837:49:837:64|Referenced variable buf_stat_onewire is not in sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":835:49:835:74|Referenced variable stat_counters_lvl1_handler is not in sensitivity list.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":254:9:254:34|Signal last_lvl1_trg_received_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":255:9:255:36|Signal lvl1_trg_received_out_rising is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":256:9:256:37|Signal lvl1_trg_received_out_falling is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":260:9:260:26|Signal got_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":261:9:261:30|Signal got_timingless_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":262:9:262:28|Signal trigger_number_match is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":273:9:273:21|Signal int_trg_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":277:9:277:20|Signal trg_invert_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":286:9:286:39|Signal last_trg_timing_trg_received_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":287:9:287:36|Signal last_timingtrg_counter_write is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":288:9:288:35|Signal last_timingtrg_counter_read is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":290:9:290:26|Signal reg_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":291:9:291:29|Signal trigger_timing_rising is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":292:9:292:31|Signal last_reg_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":9:7:9:18|Synthesizing work.handler_lvl1.handler_lvl1_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":75:12:75:13|Using onehot encoding for type states. For example, enumeration idle is mapped to "1000000".
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":385:53:385:69|Signal timing_trg_rising in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":384:17:384:23|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":398:23:398:33|Referenced variable missing_tmg is not in sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":397:23:397:34|Referenced variable spurious_trg is not in sensitivity list.
@N: CD364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":537:6:537:23|Removing redundant assignment.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\pulse_stretch.vhd":7:7:7:19|Synthesizing work.pulse_stretch.behavioral.
Post processing for work.pulse_stretch.behavioral
Post processing for work.handler_lvl1.handler_lvl1_arch
@W: CL271 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":199:4:199:5|Pruning unused bits 2 to 1 of prev_trg_reg_3(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(11) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(14) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":593:2:593:3|Register bit lvl1_delay(15) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":610:2:610:3|Register bit buf_STATUS_OUT(8) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":610:2:610:3|Register bit buf_STATUS_OUT(9) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":610:2:610:3|Register bit buf_STATUS_OUT(10) is always 0.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":610:2:610:3|Pruning register bits 10 to 8 of buf_STATUS_OUT(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":593:2:593:3|Pruning register bits 15 to 11 of lvl1_delay(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd":11:7:11:30|Synthesizing work.trb_net16_io_multiplexer.trb_net16_io_multiplexer_arch.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd":317:2:317:9|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd":361:12:361:12|Removing redundant assignment.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd":29:7:29:20|Synthesizing work.trb_net16_sbuf.trb_net16_sbuf_arch.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd":68:4:68:7|Port debug_out of entity work.trb_net_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd":58:7:58:9|Signal tmp is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd":23:7:23:18|Synthesizing work.trb_net_sbuf.trb_net_sbuf_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd":59:20:59:21|Using sequential encoding for type buffer_state.
Post processing for work.trb_net_sbuf.trb_net_sbuf_arch
Post processing for work.trb_net16_sbuf.trb_net16_sbuf_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_priority_arbiter.vhd":9:7:9:30|Synthesizing work.trb_net_priority_arbiter.trb_net_priority_arbiter_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_priority_encoder.vhd":9:7:9:30|Synthesizing work.trb_net_priority_encoder.trb_net_priority_encoder_arch.
Post processing for work.trb_net_priority_encoder.trb_net_priority_encoder_arch
Post processing for work.trb_net_priority_arbiter.trb_net_priority_arbiter_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd":29:7:29:20|Synthesizing work.trb_net16_sbuf.trb_net16_sbuf_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":18:7:18:19|Synthesizing work.trb_net_sbuf5.trb_net_sbuf5_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":76:12:76:13|Using onehot encoding for type states. For example, enumeration idle is mapped to "100000000".
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":277:2:277:15|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":175:65:175:77|Signal syn_dataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":175:80:175:96|Signal comb_dataready_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":294:2:294:15|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":14:7:14:21|Synthesizing work.fifo_19x16_obuf.structure.
Post processing for work.fifo_19x16_obuf.structure
Post processing for work.trb_net_sbuf5.trb_net_sbuf5_arch
Post processing for work.trb_net16_sbuf.trb_net16_sbuf_arch
Post processing for work.trb_net16_io_multiplexer.trb_net16_io_multiplexer_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd":10:7:10:21|Synthesizing work.trb_net_onewire.trb_net_onewire_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd":36:15:36:16|Using onehot encoding for type state_t. For example, enumeration start is mapped to "10000000000000".
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd":262:8:262:21|OTHERS clause is not synthesized.
Post processing for work.trb_net_onewire.trb_net_onewire_arch
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd":293:6:293:7|Register bit strong_pullup is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd":342:6:342:7|Register bit ram_addr(2) is always 0.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd":342:6:342:7|Pruning register bit 2 of ram_addr(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":13:7:13:21|Synthesizing work.trb_net16_regio.trb_net16_regio_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":110:19:110:20|Using onehot encoding for type fsm_state_t. For example, enumeration idle is mapped to "1000000000000000000".
@W: CD610 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":407:22:407:67|Index value 0 to 15 could be out of prefix range 2 downto 0. 
@W: CD610 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":407:22:407:67|Index value 0 to 15 could be out of prefix range 2 downto 0. 
@W: CD610 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":471:18:471:58|Index value 0 to 15 could be out of prefix range 9 downto 0. 
@W: CD610 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":471:18:471:58|Index value 0 to 15 could be out of prefix range 9 downto 0. 
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":660:8:660:21|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":9:7:9:14|Synthesizing work.rom_16x8.rom_16x8_arch.
Post processing for work.rom_16x8.rom_16x8_arch
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(11) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(6) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(5) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(4) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Register bit dout(1) is always 0.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Pruning register bit 11 of dout(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Pruning register bits 6 to 3 of dout(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd":42:6:42:7|Pruning register bit 1 of dout(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_addresses.vhd":9:7:9:25|Synthesizing work.trb_net16_addresses.trb_net16_addresses_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_addresses.vhd":90:21:90:22|Using sequential encoding for type sending_state_t.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_16x16_dp.vhd":6:7:6:18|Synthesizing work.ram_16x16_dp.ram_16x16_dp_arch.
Post processing for work.ram_16x16_dp.ram_16x16_dp_arch
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_16x16_dp.vhd":38:9:38:11|Found RAM ram, depth=16, width=16
@N: CL134 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_16x16_dp.vhd":38:9:38:11|Found RAM ram, depth=16, width=16
Post processing for work.trb_net16_addresses.trb_net16_addresses_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_pattern_gen.vhd":13:7:13:25|Synthesizing work.trb_net_pattern_gen.trb_net_pattern_gen_arch.
Post processing for work.trb_net_pattern_gen.trb_net_pattern_gen_arch
Post processing for work.trb_net16_regio.trb_net16_regio_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":10:7:10:24|Synthesizing work.trb_net16_api_base.trb_net16_api_base_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":148:21:148:22|Using sequential encoding for type output_select.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":162:30:162:31|Using sequential encoding for type pas_api_to_apl_state_t.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":165:22:165:23|Using onehot encoding for type state_to_int_t. For example, enumeration inactive is mapped to "100000".
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":229:4:229:7|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":275:4:275:14|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":295:4:295:15|Port debug_out of entity work.trb_net_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":632:87:632:103|Signal fifo_to_apl_empty in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":635:21:635:41|Signal reg_apl_dataready_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":635:44:635:56|Signal slave_running in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":636:51:636:62|Signal master_start in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":636:88:636:108|Signal sbuf_to_apl_next_read in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":706:68:706:83|Signal sequence_counter in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":707:21:707:32|Signal state_to_apl in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":705:13:705:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":776:15:776:36|Referenced variable last_fifo_to_int_empty is not in sensitivity list.
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":993:8:993:30|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":1007:8:1007:27|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":124:9:124:29|Signal next_fifo_to_apl_full is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":150:26:150:46|Signal next_sequence_counter is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":8:7:8:20|Synthesizing work.trb_net16_fifo.arch_trb_net16_fifo.
@W: CD276 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":24:8:24:17|Map for port almostfull of component lattice_ecp3_fifo_18x1k not found
@W: CD730 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Component declaration has 8 ports but entity declares 9 ports
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":14:7:14:29|Synthesizing work.lattice_ecp3_fifo_18x1k.structure.
Post processing for work.lattice_ecp3_fifo_18x1k.structure
Post processing for work.trb_net16_fifo.arch_trb_net16_fifo
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":8:7:8:20|Synthesizing work.trb_net16_fifo.arch_trb_net16_fifo.
@W: CD276 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":24:8:24:17|Map for port almostfull of component lattice_ecp3_fifo_18x1k not found
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.
Post processing for work.trb_net16_fifo.arch_trb_net16_fifo
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd":23:7:23:18|Synthesizing work.trb_net_sbuf.trb_net_sbuf_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd":59:20:59:21|Using sequential encoding for type buffer_state.
Post processing for work.trb_net_sbuf.trb_net_sbuf_arch
Post processing for work.trb_net16_api_base.trb_net16_api_base_arch
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":602:6:602:7|Pruning unused register saved_fifo_to_int_long_packet_num_out_3(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":566:6:566:7|Pruning unused register last_fifo_to_int_read_3. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":972:6:972:7|Register bit registered_header_F3(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":972:6:972:7|Register bit registered_header_F3(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":972:6:972:7|Register bit registered_header_F3(14) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":972:6:972:7|Register bit registered_header_F3(15) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(0) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(1) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(2) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(3) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(4) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(5) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(6) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(7) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(8) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(9) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(10) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(11) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(14) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F0(15) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F3(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F3(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F3(14) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Register bit registered_trailer_F3(15) is always 0.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":955:6:955:7|Pruning register bits 15 to 12 of registered_trailer_F3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":972:6:972:7|Pruning register bits 15 to 12 of registered_header_F3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":12:7:12:21|Synthesizing work.trb_net16_iobuf.trb_net16_iobuf_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":9:7:9:20|Synthesizing work.trb_net16_obuf.trb_net16_obuf_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":85:23:85:24|Using sequential encoding for type sending_state_t.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":109:9:109:28|Signal wait_for_ack_max_bit is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_CRC.vhd":12:7:12:17|Synthesizing work.trb_net_crc.trb_net_crc_arch.
Post processing for work.trb_net_crc.trb_net_crc_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd":29:7:29:20|Synthesizing work.trb_net16_sbuf.trb_net16_sbuf_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf6.vhd":11:7:11:19|Synthesizing work.trb_net_sbuf6.trb_net_sbuf6_arch.
Post processing for work.trb_net_sbuf6.trb_net_sbuf6_arch
Post processing for work.trb_net16_sbuf.trb_net16_sbuf_arch
Post processing for work.trb_net16_obuf.trb_net16_obuf_arch
@N: CL226 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":9:7:9:20|Turning off resource sharing in module trb_net16_obuf (attribute syn_sharing specified)
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":160:6:160:7|Pruning unused register last_buf_INT_READ_OUT_3. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":473:9:473:10|Register bit max_DATA_COUNT_minus_one(3) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":473:9:473:10|Register bit max_DATA_COUNT_minus_one(4) is always 0.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":147:6:147:7|Pruning register bits 1 to 0 of int_packet_num_in_i(2 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bits 4 to 3 of max_DATA_COUNT_minus_one(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":8:7:8:27|Synthesizing work.trb_net16_obuf_nodata.trb_net16_obuf_nodata_arch.
Post processing for work.trb_net16_obuf_nodata.trb_net16_obuf_nodata_arch
@N: CL226 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":8:7:8:27|Turning off resource sharing in module trb_net16_obuf_nodata (attribute syn_sharing specified)
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(4) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(5) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(6) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(7) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(8) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(9) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(10) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(11) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(12) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(13) is always 0.
@N: CL189 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Register bit buf_MED_DATA_OUT(14) is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Pruning register bits 15 to 4 of buf_MED_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":13:7:13:20|Synthesizing work.trb_net16_ibuf.trb_net16_ibuf_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":84:19:84:20|Using sequential encoding for type error_state.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":480:6:480:14|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":61:9:61:27|Signal fifo_packet_num_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":70:9:70:28|Signal next_fifo_data_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":95:9:95:24|Signal fifo_read_before is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":100:9:100:26|Signal fifo_value_waiting is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":106:9:106:22|Signal last_fifo_read is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":107:9:107:23|Signal last_fifo_empty is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":8:7:8:20|Synthesizing work.trb_net16_fifo.arch_trb_net16_fifo.
@W: CD276 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":24:8:24:17|Map for port almostfull of component lattice_ecp3_fifo_18x1k not found
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.
Post processing for work.trb_net16_fifo.arch_trb_net16_fifo
Post processing for work.trb_net16_ibuf.trb_net16_ibuf_arch
@N: CL226 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":13:7:13:20|Turning off resource sharing in module trb_net16_ibuf (attribute syn_sharing specified)
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":412:6:412:7|Pruning unused register reply_word_waiting_4. Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Pruning register bit 1 of current_error_state(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for work.trb_net16_iobuf.trb_net16_iobuf_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd":12:7:12:24|Synthesizing work.trb_net16_term_buf.trb_net16_term_buf_arch.
Post processing for work.trb_net16_term_buf.trb_net16_term_buf_arch
@N: CL226 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd":12:7:12:24|Turning off resource sharing in module trb_net16_term_buf (attribute syn_sharing specified)
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd":196:8:196:9|Pruning register bits 15 to 12 of buf_MED_REPLY_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd":196:8:196:9|Pruning register bits 3 to 2 of buf_MED_REPLY_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd":183:8:183:9|Pruning register bits 15 to 3 of buf_MED_INIT_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":9:7:9:23|Synthesizing work.trb_net16_ipudata.trb_net16_ipudata_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":69:15:69:16|Using sequential encoding for type state_t.
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":182:12:182:25|OTHERS clause is not synthesized.
Post processing for work.trb_net16_ipudata.trb_net16_ipudata_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_trigger.vhd":11:7:11:23|Synthesizing work.trb_net16_trigger.trb_net16_trigger_arch.
Post processing for work.trb_net16_trigger.trb_net16_trigger_arch
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_trigger.vhd":150:6:150:7|Pruning register bit 0 of buf_TRG_ERROR_PATTERN_IN(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":12:7:12:21|Synthesizing work.trb_net16_iobuf.trb_net16_iobuf_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":9:7:9:20|Synthesizing work.trb_net16_obuf.trb_net16_obuf_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":85:23:85:24|Using sequential encoding for type sending_state_t.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":98:9:98:17|Signal crc_match is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":109:9:109:28|Signal wait_for_ack_max_bit is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.trb_net16_obuf.trb_net16_obuf_arch
@N: CL226 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":9:7:9:20|Turning off resource sharing in module trb_net16_obuf (attribute syn_sharing specified)
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":160:6:160:7|Pruning unused register last_buf_INT_READ_OUT_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":147:6:147:7|Pruning unused register int_packet_num_in_i_3(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bits 4 to 3 of max_DATA_COUNT_minus_one(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":13:7:13:20|Synthesizing work.trb_net16_ibuf.trb_net16_ibuf_arch.
@N: CD233 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":84:19:84:20|Using sequential encoding for type error_state.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":356:58:356:67|Signal crc_active in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":357:53:357:65|Signal counter_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":358:10:358:18|Signal crc_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":480:6:480:14|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":61:9:61:27|Signal fifo_packet_num_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":70:9:70:28|Signal next_fifo_data_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":89:20:89:29|Signal crc_enable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":91:9:91:15|Signal crc_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":95:9:95:24|Signal fifo_read_before is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":100:9:100:26|Signal fifo_value_waiting is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":106:9:106:22|Signal last_fifo_read is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":107:9:107:23|Signal last_fifo_empty is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.trb_net16_ibuf.trb_net16_ibuf_arch
@N: CL226 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":13:7:13:20|Turning off resource sharing in module trb_net16_ibuf (attribute syn_sharing specified)
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":89:20:89:29|Signal CRC_enable is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":412:6:412:7|Pruning unused register reply_word_waiting_4. Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Pruning register bit 1 of current_error_state(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for work.trb_net16_iobuf.trb_net16_iobuf_arch
Post processing for work.trb_net16_endpoint_hades_full.trb_net16_endpoint_hades_full_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":262:9:262:28|Signal trigger_number_match is floating; a simulation mismatch is possible.
Post processing for work.trb_net16_endpoint_hades_full_handler_record.trb_net16_endpoint_hades_full_handler_record_arch
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.ack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":79:4:79:18|Signal STAT_ADDR_DEBUG is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":78:4:78:15|Signal STAT_ONEWIRE is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":73:4:73:15|Signal STAT_DEBUG_2 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":72:4:72:15|Signal STAT_DEBUG_1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":71:4:71:17|Signal STAT_DEBUG_IPU is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":566:8:566:9|Pruning unused register common_stat_reg_i_17(63 downto 48). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":552:8:552:9|Pruning unused register common_stat_reg_i_10(11 downto 9). Make sure that there are no unused intermediate registers.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 33 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 34 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 36 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 70 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 71 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 73 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 106 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 110 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 144 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 145 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":13:7:13:28|Synthesizing work.trb_net16_med_ecp3_sfp.trb_net16_med_ecp3_sfp_arch.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port almost_full_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port almost_empty_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port valid_read_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port fifostatus_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":900:0:900:19|Port almost_empty_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":900:0:900:19|Port valid_read_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":900:0:900:19|Port fifostatus_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":235:9:235:18|Signal refck2core is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:8:342:12|Signal hdinp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:15:342:19|Signal hdinn is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net_fifo_16bit_bram_dualport.vhd":8:7:8:38|Synthesizing work.trb_net_fifo_16bit_bram_dualport.trb_net_fifo_16bit_bram_dualport_arch.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":14:7:14:38|Synthesizing work.lattice_ecp3_fifo_16bit_dualport.structure.
Post processing for work.lattice_ecp3_fifo_16bit_dualport.structure
Post processing for work.trb_net_fifo_16bit_bram_dualport.trb_net_fifo_16bit_bram_dualport_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1883:7:1883:19|Synthesizing work.sfp_1_200_int.sfp_1_200_int_arch.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2511:7:2511:20|Signal refclk_from_nq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2514:7:2514:9|Signal cin is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2515:7:2515:10|Signal cout is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2520:10:2520:27|Signal rx_los_low_ch0_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2522:10:2522:27|Signal rx_los_low_ch2_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2523:10:2523:27|Signal rx_los_low_ch3_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2524:10:2524:27|Signal rx_cdr_lol_ch0_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2526:10:2526:27|Signal rx_cdr_lol_ch2_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2527:10:2527:27|Signal rx_cdr_lol_ch3_sig is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1716:7:1716:17|Synthesizing work.tx_reset_sm.tx_reset_sm_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1729:15:1729:16|Using onehot encoding for type statetype. For example, enumeration quad_reset is mapped to "10000".
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1863:3:1863:16|OTHERS clause is not synthesized.
Post processing for work.tx_reset_sm.tx_reset_sm_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1528:7:1528:17|Synthesizing work.rx_reset_sm.rx_reset_sm_arch.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1543:15:1543:16|Using onehot encoding for type statetype. For example, enumeration wait_for_plol is mapped to "100000".
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1698:6:1698:19|OTHERS clause is not synthesized.
@W: CG296 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1635:0:1635:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1675:29:1675:42|Referenced variable rx_lol_los_del is not in sensitivity list.
@W: CD638 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1550:9:1550:20|Signal plol_los_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.rx_reset_sm.rx_reset_sm_arch
Post processing for work.sfp_1_200_int.sfp_1_200_int_arch
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":16:7:16:23|Synthesizing work.trb_net16_lsm_sfp.lsm_sfp.
@N: CD231 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":51:12:51:13|Using onehot encoding for type states. For example, enumeration qrst is mapped to "1000000000".
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":350:4:350:18|OTHERS clause is not synthesized.
@W: CG296 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":176:22:176:28|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":352:71:352:77|Referenced variable ctrl_op is not in sensitivity list.
@N: CD604 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":383:4:383:18|OTHERS clause is not synthesized.
Post processing for work.trb_net16_lsm_sfp.lsm_sfp
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":129:2:129:3|Pruning register bits 3 to 2 of cv_ctr(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":8:7:8:17|Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
Post processing for work.trb_net16_med_ecp3_sfp.trb_net16_med_ecp3_sfp_arch
@N: CL226 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":13:7:13:28|Turning off resource sharing in module trb_net16_med_ecp3_sfp (attribute syn_sharing specified)
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:15:342:19|Signal hdinn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:8:342:12|Signal hdinp is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":405:6:405:7|Pruning unused register pwr_up_2. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":326:9:326:16|Pruning unused bits 3 to 2 of PROC_SCI.sci_ch_i(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":326:9:326:16|Removing unused bit 0 of PROC_SCI.sci_ch_i(3 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":327:9:327:18|Pruning unused bits 7 to 6 of PROC_SCI.sci_addr_i(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":693:4:693:13|Input hdinp_ch1 of instance THE_SERDES is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":693:4:693:13|Input hdinn_ch1 of instance THE_SERDES is floating
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\pll_in200_out100.vhd":14:7:14:22|Synthesizing work.pll_in200_out100.structure.
Post processing for work.pll_in200_out100.structure
@N: CD630 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\trb_net_reset_handler.vhd":9:7:9:27|Synthesizing work.trb_net_reset_handler.behavioral.
Post processing for work.trb_net_reset_handler.behavioral
Post processing for work.trb3_periph_blank.trb3_periph_blank_arch
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 0 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 1 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 2 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 3 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 4 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 5 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 6 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 7 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 8 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 9 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 10 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 11 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 12 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 13 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 14 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 15 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 16 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 17 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 18 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 19 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 20 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 21 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 22 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 23 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 24 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 25 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 26 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 27 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 28 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 29 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 30 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":108:9:108:18|Bit 31 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":101:9:101:15|Signal med2int_0.clk_full is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":101:9:101:15|Signal med2int_0.clk_half is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:27:121:34|Signal debug_rx is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":121:9:121:15|Signal uart_rx is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":114:21:114:29|Signal busrdo_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":114:21:114:29|Signal busrdo_tx.wack is floating; a simulation mismatch is possible.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 0 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 2 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 3 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 4 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 5 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 6 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 7 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 8 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 9 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 10 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 11 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 12 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 13 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 14 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Bit 15 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Input uart_rx_in of instance THE_TOOLS is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":345:21:345:35|Input debug_rx_in of instance THE_TOOLS is floating
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":320:27:320:65|Bit 33 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":320:27:320:65|Bit 34 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 37 of input media_med2int of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 38 of input media_med2int of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 1 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 2 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 3 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 4 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 5 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 6 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 7 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 8 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 9 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 10 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 11 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 12 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 13 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 14 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 15 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 16 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 17 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 18 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 19 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 20 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 21 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 22 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 23 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 24 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 25 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 26 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 27 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 28 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 29 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":266:22:266:70|Bit 30 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

Only the first 100 messages of id 'CL245' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CL245' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL245} -count unlimited' in the Tcl shell.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":114:21:114:29|All reachable assignments to THE_RDO_STAT.busrdo_tx.unknown are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":114:21:114:29|All reachable assignments to THE_RDO_STAT.busrdo_tx.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL157 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Output DEBUG_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":16:4:16:7|Input CLK1 is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":16:4:16:7|Input CLK1 is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd":16:4:16:7|Input CLK1 is unused.
@W: CL190 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Optimizing register bit timing_ctr(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Optimizing register bit timing_ctr(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Pruning register bits 1 to 0 of timing_ctr(28 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Sharing sequential element tx_allow. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":43:4:43:10|Input port bits 15 to 14 of ctrl_op(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":43:4:43:10|Input port bits 12 to 0 of ctrl_op(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":28:4:28:16|Input SD_LINK_OK_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":29:4:29:12|Input SD_LOS_IN is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1572:3:1572:4|Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1751:3:1751:4|Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":924:4:924:5|Pruning register bit 0 of tx_correct(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":30:4:30:20|Input port bit 1 of med_packet_num_in(2 downto 0) is unused 
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":27:4:27:9|Input CLK_EN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":36:4:36:14|Input MED_READ_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":62:4:62:13|Input CTRL_DEBUG is unused.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":48:4:48:12|Input port bits 15 to 1 of ctrl_stat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":42:4:42:20|Input INT_REPLY_READ_IN is unused.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bit 6 of max_DATA_COUNT_minus_one(6 downto 5). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":427:6:427:7|Trying to extract state machine for register sending_state.
Extracted state machine for register sending_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bits 15 to 10 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bit 7 of ctrl_buffer(31 downto 0) is unused 
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":37:4:37:17|Input port bit 0 of timer_ticks_in(1 downto 0) is unused 
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":30:4:30:20|Input INT_PACKET_NUM_IN is unused.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":75:4:75:21|Input port bits 15 to 0 of ctrl_obuf_settings(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":56:4:56:24|Input INT_INIT_DATAREADY_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":57:4:57:19|Input INT_INIT_DATA_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":58:4:58:25|Input INT_INIT_PACKET_NUM_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":74:4:74:11|Input CTRL_GEN is unused.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_trigger.vhd":42:4:42:23|Input port bit 0 of trg_error_pattern_in(31 downto 0) is unused 
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_trigger.vhd":23:4:23:9|Input CLK_EN is unused.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":308:6:308:7|Pruning register bit 2 of packet_number(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":98:6:98:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":54:4:54:23|Input port bits 18 to 16 of ipu_error_pattern_in(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":17:4:17:9|Input CLK_EN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":34:4:34:13|Input API_RUN_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd":35:4:35:15|Input API_SEQNR_IN is unused.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd":183:8:183:9|Pruning register bit 2 of buf_MED_INIT_DATA_OUT(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd":30:4:30:14|Input port bits 15 to 12 of med_data_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":17:6:17:11|Input CLK_EN is unused.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":48:4:48:12|Input port bits 15 to 1 of ctrl_stat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd":42:4:42:20|Input INT_REPLY_READ_IN is unused.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":21:4:21:14|Input port bits 31 to 9 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd":21:4:21:14|Input port bits 7 to 4 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf6.vhd":14:1:14:3|Input CLK is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf6.vhd":15:1:15:5|Input RESET is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf6.vhd":16:1:16:6|Input CLK_EN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd":41:4:41:15|Input COMB_READ_IN is unused.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bit 6 of max_DATA_COUNT_minus_one(6 downto 5). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":427:6:427:7|Trying to extract state machine for register sending_state.
Extracted state machine for register sending_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":30:4:30:20|Input port bits 1 to 0 of int_packet_num_in(2 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bits 15 to 10 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bit 7 of ctrl_buffer(31 downto 0) is unused 
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd":37:4:37:17|Input port bit 0 of timer_ticks_in(1 downto 0) is unused 
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":75:4:75:21|Input port bits 15 to 0 of ctrl_obuf_settings(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":56:4:56:24|Input INT_INIT_DATAREADY_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":57:4:57:19|Input INT_INIT_DATA_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":58:4:58:25|Input INT_INIT_PACKET_NUM_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd":74:4:74:11|Input CTRL_GEN is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd":221:4:221:5|Trying to extract state machine for register current_buffer_state.
Extracted state machine for register current_buffer_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":17:6:17:11|Input CLK_EN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":17:6:17:11|Input CLK_EN is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":797:6:797:7|Trying to extract state machine for register state_to_apl.
Extracted state machine for register state_to_apl
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":797:6:797:7|Trying to extract state machine for register state_to_int.
Extracted state machine for register state_to_int
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":34:4:34:20|Input port bit 1 of apl_packet_num_in(2 downto 0) is unused 
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":39:4:39:23|Input port bit 0 of apl_error_pattern_in(31 downto 0) is unused 
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":41:4:41:24|Input APL_TARGET_ADDRESS_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":67:4:67:26|Input INT_MASTER_DATAREADY_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":68:4:68:21|Input INT_MASTER_DATA_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":69:4:69:27|Input INT_MASTER_PACKET_NUM_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd":75:4:75:20|Input INT_SLAVE_READ_IN is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_addresses.vhd":246:6:246:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":720:6:720:7|Pruning register bit 2 of packet_counter(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":668:6:668:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 19 reachable states with original encodings of:
   0000000000000000001
   0000000000000000010
   0000000000000000100
   0000000000000001000
   0000000000000010000
   0000000000000100000
   0000000000001000000
   0000000000010000000
   0000000000100000000
   0000000001000000000
   0000000010000000000
   0000000100000000000
   0000001000000000000
   0000010000000000000
   0000100000000000000
   0001000000000000000
   0010000000000000000
   0100000000000000000
   1000000000000000000
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":54:4:54:13|Input API_RUN_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd":55:4:55:15|Input API_SEQNR_IN is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd":293:6:293:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd":23:1:23:6|Input CLK_EN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd":41:4:41:15|Input COMB_READ_IN is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd":221:4:221:5|Trying to extract state machine for register current_buffer_state.
Extracted state machine for register current_buffer_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd":109:8:109:9|Pruning register bits 11 to 3 of buf_INT_PACKET_NUM_OUT(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd":44:4:44:7|Input port bits 31 to 10 of ctrl(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd":36:4:36:14|Input INT_READ_IN is unused.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":610:2:610:3|Pruning register bits 31 to 27 of buf_STATUS_OUT(63 downto 11). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":199:4:199:5|Sharing sequential element prev_trg_reg. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":352:2:352:3|Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 4 reachable states with original encodings of:
   0000001
   0000100
   0001000
   1000000
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":610:2:610:3|Pruning register bit 3 of buf_STATUS_OUT(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":23:2:23:17|Input port bits 2 to 0 of lvl1_trg_type_in(3 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":26:2:26:24|Input port bits 23 to 8 of lvl1_trg_information_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":26:2:26:24|Input port bits 6 to 0 of lvl1_trg_information_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd":25:2:25:17|Input LVL1_TRG_CODE_IN is unused.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":844:6:844:7|Pruning register bits 15 to 4 of link_and_reset_status(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bits 319 to 64 of regio_common_stat_reg_in(319 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bits 47 to 20 of regio_common_stat_reg_in(319 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 15 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 13 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 8 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 4 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":156:4:156:17|Input port bits 95 to 64 of iobuf_ctrl_gen(127 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":134:4:134:22|Input REGIO_IDRAM_DATA_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":136:4:136:22|Input REGIO_IDRAM_ADDR_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":137:4:137:20|Input REGIO_IDRAM_WR_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd":139:4:139:27|Input REGIO_ONEWIRE_MONITOR_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":17:4:17:8|Input RESET is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":336:6:336:7|Trying to extract state machine for register current_lvl1_state.
Extracted state machine for register current_lvl1_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":294:8:294:9|Trying to extract state machine for register current_buffer_state_0.
Extracted state machine for register current_buffer_state_0
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":28:4:28:19|Input port bits 23 to 1 of lvl1_trg_info_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd":53:4:53:20|Input port bits 15 to 1 of buffer_disable_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":93:6:93:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":29:4:29:18|Input port bit 31 of dat_hdr_data_in(31 downto 0) is unused 
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":35:4:35:21|Input IPU_INFORMATION_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd":36:4:36:22|Input IPU_READOUT_TYPE_IN is unused.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":68:4:68:17|Input port bit 1 of timer_ticks_in(1 downto 0) is unused 
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd":32:4:32:21|Input LVL1_TRG_NUMBER_IN is unused.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":41:4:41:16|Input port bits 38 to 37 of media_med2int(38 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":76:4:76:13|Input CTRL_MPLEX is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":77:4:77:17|Input IOBUF_CTRL_GEN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":17:4:17:8|Input RESET is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd":17:4:17:8|Input RESET is unused.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd":554:4:554:5|Pruning register bit 3 of rx_bit_cnt(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd":228:4:228:5|Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 16 reachable states with original encodings of:
   00000000000000001
   00000000000000010
   00000000000000100
   00000000000001000
   00000000000010000
   00000000000100000
   00000000001000000
   00000000010000000
   00000000100000000
   00000001000000000
   00000010000000000
   00000100000000000
   00010000000000000
   00100000000000000
   01000000000000000
   10000000000000000
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd":61:6:61:7|Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd":17:4:17:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd":17:4:17:9|Input port bits 47 to 41 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":132:7:132:17|Trying to extract state machine for register parse_state.
Extracted state machine for register parse_state
State machine has 19 reachable states with original encodings of:
   0000000000000000001
   0000000000000000010
   0000000000000000100
   0000000000000001000
   0000000000000010000
   0000000000000100000
   0000000000001000000
   0000000000010000000
   0000000000100000000
   0000000001000000000
   0000000010000000000
   0000000100000000000
   0000001000000000000
   0000010000000000000
   0000100000000000000
   0001000000000000000
   0010000000000000000
   0100000000000000000
   1000000000000000000
@W: CL249 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":132:7:132:17|Initial value is not supported on state machine parse_state
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":86:7:86:21|Trying to extract state machine for register read_page_state.
Extracted state machine for register read_page_state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL249 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":86:7:86:21|Initial value is not supported on state machine read_page_state
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":98:7:98:22|Pruning register bits 7 to 4 of pop_page_noBytes(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bits 0 to 3 of next_parse_state(0 to 18). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 5 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 8 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 10 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 12 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bits 14 to 16 of next_parse_state(0 to 18). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL257 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Register bit 1 always 0, optimizing ...
@W: CL257 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":98:7:98:22|Register bit 3 always 0, optimizing ...
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":98:7:98:22|Pruning register bit 3 of pop_page_noBytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 17 of next_parse_state(17 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":20:4:20:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":20:4:20:9|Input port bits 47 to 40 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":20:4:20:9|Input port bits 31 to 0 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd":26:4:26:16|Input port bits 31 to 0 of bus_master_rx(36 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":69:0:69:13|Sharing sequential element sed_clock_last. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":42:9:42:13|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":13:4:13:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":13:4:13:9|Input port bits 47 to 34 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd":57:9:57:17|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 7 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   10000000
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[31]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[30]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[29]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[28]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[27]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[26]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[25]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[24]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[23]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[22]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[21]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[20]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[19]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[18]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[17]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[16]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[15]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[14]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[13]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[12]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[11]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[10]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[9]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[8]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[7]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[6]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[5]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[4]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[3]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[2]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[1]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[0]
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":18:4:18:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd":18:4:18:9|Input port bits 47 to 39 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":33:7:33:18|Pruning register bits 35 to 32 of inp_reg_last(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_32(17 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_33(17 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_34(17 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_35(17 downto 0). Make sure that there are no unused intermediate registers.
@N: CL135 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":155:0:155:9|Found sequential shift fifo_wait3 with address depth of 3 words and data bit width of 1.
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[35]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[34]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[33]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[32]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[31]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[30]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[29]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[28]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[27]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[26]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[25]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[24]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[23]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[22]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[21]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[20]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[19]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[18]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[17]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[16]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[15]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[14]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[13]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[12]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[11]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[10]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[9]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[8]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[7]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[6]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[5]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[4]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[3]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[2]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[1]
@W: CL179 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[0]
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":71:7:71:11|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd":24:4:24:10|Input port bits 15 to 7 of addr_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":32:4:32:14|Input LCD_DATA_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":35:4:35:13|Input UART_RX_IN is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd":37:4:37:14|Input DEBUG_RX_IN is unused.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":129:9:129:13|Trying to extract state machine for register state.
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":60:4:60:12|Input port bit 14 of test_line(15 downto 0) is unused 
@W: CL247 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":60:4:60:12|Input port bit 0 of test_line(15 downto 0) is unused 
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":16:4:16:16|Input CLK_GPLL_LEFT is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":18:4:18:16|Input CLK_PCLK_LEFT is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd":19:4:19:17|Input CLK_PCLK_RIGHT is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 172MB peak: 182MB)


Process completed successfully.
# Wed Dec  9 17:57:44 2020

###########################################################]
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v" (library work)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll1.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll2.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll3.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll4.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\LA_FIFO.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\readoutfifo.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ch48.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\comnet.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\DeBounce_v.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\hit_cntr.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Input_Reg.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\InputBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Lanalyzer.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Lanalyzer0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\leds.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch8.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch33.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch42.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch40.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Mux3x32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Mux16x32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit1.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit2.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit3.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit4.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit5.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift40.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift42.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shiftout32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\StrSt.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\sync_cntr.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\wcomp.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Teststate.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift33.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\leds.v":23:7:23:10|Synthesizing module leds in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000001
	DEFAULTVALUE=32'b00000000000000000000000001000000
   Generated name = Register_193_64
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000010
	DEFAULTVALUE=32'b10000000000000000000000000000000
   Generated name = Register_194_2147483648
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v":10:7:10:14|Synthesizing module ComTrans in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000000
	DEFAULTVALUE=32'b10000100000010000000000000000000
   Generated name = Register_192_2215116800
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v":457:7:457:9|Synthesizing module INV in library work.
@N: CG364 :"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v":1029:7:1029:9|Synthesizing module VLO in library work.
@N: CG364 :"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v":1552:7:1552:13|Synthesizing module EHXPLLF in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll.v":8:7:8:10|Synthesizing module Cpll in library work.
@N: CG364 :"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v":148:7:148:12|Synthesizing module FADD2B in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll1.v":8:7:8:11|Synthesizing module Cpll1 in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000011
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_195_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll2.v":8:7:8:11|Synthesizing module Cpll2 in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v":10:7:10:14|Synthesizing module ClockGen in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Input_Reg.v":3:7:3:15|Synthesizing module Input_Reg in library work.

	WIDTH=32'b00000000000000000000000000100000
   Generated name = Input_Reg_32s
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_0_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_1_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_2_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_3_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v":176:7:176:13|Synthesizing module FD1P3AY in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch8.v":10:7:10:11|Synthesizing module Ltch8 in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\wcomp.v":10:7:10:11|Synthesizing module wcomp in library work.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000000
   Generated name = FineTimeBit_0
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|Removing wire DataOutLA, as there is no assignment to it.
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_4[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_4_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_5_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_6_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_7_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000001
   Generated name = FineTimeBit_1
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_9[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_8_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_9_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_10_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_11_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000010
   Generated name = FineTimeBit_2
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_14[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_12_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_13_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_14_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_15_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000011
   Generated name = FineTimeBit_3
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_19[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_16_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_17_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_18_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_19_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000100
   Generated name = FineTimeBit_4
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_24[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_20_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_21_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_22_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_23_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000101
   Generated name = FineTimeBit_5
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_29[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_24_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_25_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_26_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_27_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000110
   Generated name = FineTimeBit_6
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_34[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_28_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_29_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_30_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_31_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000111
   Generated name = FineTimeBit_7
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_39[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_32_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_33_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_34_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_35_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001000
   Generated name = FineTimeBit_8
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_44[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_36_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_37_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_38_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_39_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001001
   Generated name = FineTimeBit_9
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_49[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_40_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_41_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_42_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_43_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001010
   Generated name = FineTimeBit_10
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_54[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_44_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_45_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_46_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_47_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001011
   Generated name = FineTimeBit_11
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_59[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_48_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_49_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_50_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_51_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001100
   Generated name = FineTimeBit_12
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_64[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_52_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_53_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_54_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_55_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001101
   Generated name = FineTimeBit_13
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_69[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_56_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_57_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_58_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_59_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001110
   Generated name = FineTimeBit_14
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_74[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_60_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_61_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_62_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_63_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001111
   Generated name = FineTimeBit_15
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_79[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_64_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_65_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.

	MYAD=8'b01000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_66_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_67_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010000
   Generated name = FineTimeBit_16
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_84[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_68_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_69_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_70_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_71_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010001
   Generated name = FineTimeBit_17
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_89[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_72_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_73_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_74_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_75_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010010
   Generated name = FineTimeBit_18
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_94[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_76_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_77_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_78_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_79_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010011
   Generated name = FineTimeBit_19
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_99[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_80_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_81_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_82_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_83_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010100
   Generated name = FineTimeBit_20
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_104[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_84_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_85_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_86_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_87_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010101
   Generated name = FineTimeBit_21
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_109[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_88_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_89_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_90_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_91_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010110
   Generated name = FineTimeBit_22
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_114[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_92_0
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_93_4294967295
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_94_61440
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	MYAD=8'b01011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_95_251658240
@W: CG133 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.

	Ch=6'b010111
   Generated name = FineTimeBit_23
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_119[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_96_0

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.

	MYAD=8'b01100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_97_4294967295

	MYAD=8'b01100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_98_61440

	MYAD=8'b01100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_99_251658240

	Ch=6'b011000
   Generated name = FineTimeBit_24
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_124[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_100_0

	MYAD=8'b01100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_101_4294967295

	MYAD=8'b01100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_102_61440

	MYAD=8'b01100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_103_251658240

	Ch=6'b011001
   Generated name = FineTimeBit_25
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_129[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_104_0

	MYAD=8'b01101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_105_4294967295

	MYAD=8'b01101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_106_61440

	MYAD=8'b01101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_107_251658240

	Ch=6'b011010
   Generated name = FineTimeBit_26
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_134[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_108_0

	MYAD=8'b01101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_109_4294967295

	MYAD=8'b01101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_110_61440

	MYAD=8'b01101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_111_251658240

	Ch=6'b011011
   Generated name = FineTimeBit_27
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_139[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_112_0

	MYAD=8'b01110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_113_4294967295

	MYAD=8'b01110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_114_61440

	MYAD=8'b01110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_115_251658240

	Ch=6'b011100
   Generated name = FineTimeBit_28
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_144[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_116_0

	MYAD=8'b01110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_117_4294967295

	MYAD=8'b01110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_118_61440

	MYAD=8'b01110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_119_251658240

	Ch=6'b011101
   Generated name = FineTimeBit_29
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_149[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_120_0

	MYAD=8'b01111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_121_4294967295

	MYAD=8'b01111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_122_61440

	MYAD=8'b01111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_123_251658240

	Ch=6'b011110
   Generated name = FineTimeBit_30
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_154[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b01111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_124_0

	MYAD=8'b01111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_125_4294967295

	MYAD=8'b01111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_126_61440

	MYAD=8'b01111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_127_251658240

	Ch=6'b011111
   Generated name = FineTimeBit_31
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_159[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_128_0

	MYAD=8'b10000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_129_4294967295

	MYAD=8'b10000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_130_61440

	MYAD=8'b10000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_131_251658240

	Ch=6'b100000
   Generated name = FineTimeBit_32
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_164[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_132_0

	MYAD=8'b10000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_133_4294967295

	MYAD=8'b10000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_134_61440

	MYAD=8'b10000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_135_251658240

	Ch=6'b100001
   Generated name = FineTimeBit_33
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_169[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_136_0

	MYAD=8'b10001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_137_4294967295

	MYAD=8'b10001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_138_61440

	MYAD=8'b10001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_139_251658240

	Ch=6'b100010
   Generated name = FineTimeBit_34
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_174[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_140_0

	MYAD=8'b10001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_141_4294967295

	MYAD=8'b10001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_142_61440

	MYAD=8'b10001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_143_251658240

	Ch=6'b100011
   Generated name = FineTimeBit_35
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_179[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_144_0

	MYAD=8'b10010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_145_4294967295

	MYAD=8'b10010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_146_61440

	MYAD=8'b10010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_147_251658240

	Ch=6'b100100
   Generated name = FineTimeBit_36
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_184[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_148_0

	MYAD=8'b10010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_149_4294967295

	MYAD=8'b10010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_150_61440

	MYAD=8'b10010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_151_251658240

	Ch=6'b100101
   Generated name = FineTimeBit_37
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_189[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_152_0

	MYAD=8'b10011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_153_4294967295

	MYAD=8'b10011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_154_61440

	MYAD=8'b10011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_155_251658240

	Ch=6'b100110
   Generated name = FineTimeBit_38
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_194[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_156_0

	MYAD=8'b10011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_157_4294967295

	MYAD=8'b10011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_158_61440

	MYAD=8'b10011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_159_251658240

	Ch=6'b100111
   Generated name = FineTimeBit_39
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_199[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_160_0

	MYAD=8'b10100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_161_4294967295

	MYAD=8'b10100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_162_61440

	MYAD=8'b10100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_163_251658240

	Ch=6'b101000
   Generated name = FineTimeBit_40
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_204[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_164_0

	MYAD=8'b10100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_165_4294967295

	MYAD=8'b10100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_166_61440

	MYAD=8'b10100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_167_251658240

	Ch=6'b101001
   Generated name = FineTimeBit_41
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_209[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_168_0

	MYAD=8'b10101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_169_4294967295

	MYAD=8'b10101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_170_61440

	MYAD=8'b10101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_171_251658240

	Ch=6'b101010
   Generated name = FineTimeBit_42
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_214[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_172_0

	MYAD=8'b10101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_173_4294967295

	MYAD=8'b10101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_174_61440

	MYAD=8'b10101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_175_251658240

	Ch=6'b101011
   Generated name = FineTimeBit_43
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_219[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_176_0

	MYAD=8'b10110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_177_4294967295

	MYAD=8'b10110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_178_61440

	MYAD=8'b10110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_179_251658240

	Ch=6'b101100
   Generated name = FineTimeBit_44
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_224[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_180_0

	MYAD=8'b10110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_181_4294967295

	MYAD=8'b10110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_182_61440

	MYAD=8'b10110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_183_251658240

	Ch=6'b101101
   Generated name = FineTimeBit_45
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_229[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_184_0

	MYAD=8'b10111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_185_4294967295

	MYAD=8'b10111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_186_61440

	MYAD=8'b10111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_187_251658240

	Ch=6'b101110
   Generated name = FineTimeBit_46
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_234[35:0]. Either assign all bits or reduce the width of the signal.

	MYAD=8'b10111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_188_0

	MYAD=8'b10111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_189_4294967295

	MYAD=8'b10111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_190_61440

	MYAD=8'b10111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_191_251658240

	Ch=6'b101111
   Generated name = FineTimeBit_47
@W: CL169 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":91:0:91:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Removing unused bit 0 of TimeLtch50_239[35:0]. Either assign all bits or reduce the width of the signal.
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":613:9:613:11|Index 32 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":631:9:631:11|Index 33 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":649:9:649:11|Index 34 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":667:9:667:11|Index 35 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":685:9:685:11|Index 36 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":703:9:703:11|Index 37 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":721:9:721:11|Index 38 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":739:9:739:11|Index 39 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":757:9:757:11|Index 40 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":775:9:775:11|Index 41 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":793:9:793:11|Index 42 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":811:9:811:11|Index 43 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":829:9:829:11|Index 44 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":847:9:847:11|Index 45 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":865:9:865:11|Index 46 is out of range for variable DIn
@W: CS101 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":883:9:883:11|Index 47 is out of range for variable DIn
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":31:18:31:21|Removing wire test, as there is no assignment to it.
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":882:20:882:23|Input DIn of instance fb47 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":864:20:864:23|Input DIn of instance fb46 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":846:20:846:23|Input DIn of instance fb45 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":828:20:828:23|Input DIn of instance fb44 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":810:20:810:23|Input DIn of instance fb43 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":792:20:792:23|Input DIn of instance fb42 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":774:20:774:23|Input DIn of instance fb41 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":756:20:756:23|Input DIn of instance fb40 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":738:20:738:23|Input DIn of instance fb39 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":720:20:720:23|Input DIn of instance fb38 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":702:20:702:23|Input DIn of instance fb37 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":684:20:684:23|Input DIn of instance fb36 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":666:20:666:23|Input DIn of instance fb35 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":648:20:648:23|Input DIn of instance fb34 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":630:20:630:23|Input DIn of instance fb33 is floating
@W: CL167 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":612:20:612:23|Input DIn of instance fb32 is floating
@W: CS263 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":102:4:102:4|Port-width mismatch for port Q. The port definition is 16 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":25:38:25:43|Removing wire tofifo, as there is no assignment to it.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":51:5:51:8|Removing wire full, as there is no assignment to it.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":51:11:51:12|Removing wire en, as there is no assignment to it.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":54:5:54:8|Removing wire test, as there is no assignment to it.
@W: CS263 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":145:7:145:10|Port-width mismatch for port Q. The port definition is 32 bits, but the actual port connection bit width is 48. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":158:9:158:12|Port-width mismatch for port DIn. The port definition is 32 bits, but the actual port connection bit width is 48. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":20:13:20:18|Removing wire OUT_pD, as there is no assignment to it.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":22:19:22:25|Removing wire TestOut, as there is no assignment to it.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":55:5:55:13|Removing wire StartTest, as there is no assignment to it.
@W: CG360 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v":23:19:23:25|Removing wire TestOut, as there is no assignment to it.
@W: CL157 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v":23:19:23:25|*Output TestOut has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v":9:11:9:15|Input IN_pA is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v":10:11:10:15|Input IN_pB is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v":11:11:11:15|Input IN_pC is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v":13:11:13:17|Input reset_i is unused.
@W: CL157 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":20:13:20:18|*Output OUT_pD has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":22:19:22:25|*Output TestOut has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":9:11:9:15|Input IN_pD is unused.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v":23:18:23:23|Input TestIn is unused.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":15:17:15:19|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":15:17:15:19|Input port bits 1 to 0 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v":21:12:21:14|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@N: CL201 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Teststate.v":27:1:27:6|Trying to extract state machine for register State.
@W: CL157 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v":31:18:31:21|*Output test has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.

Only the first 100 messages of id 'CL153' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CL153' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL153} -count unlimited' in the Tcl shell.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":186:0:186:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v":12:18:12:20|*Output clk has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v":21:17:21:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL138 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v":80:0:80:5|Removing register 'nack' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v":14:11:14:14|Input Cclk is unused.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 104MB peak: 105MB)


Process completed successfully.
# Wed Dec  9 17:57:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2551:0:2551:8|Unbound component PCSD of instance PCSD_INST 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":564:4:564:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":568:4:568:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":572:4:572:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":576:4:576:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":580:4:580:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":584:4:584:15|Unbound component CB2 of instance bdcnt_bctr_5 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":593:4:593:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":597:4:597:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":601:4:601:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":605:4:605:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":609:4:609:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":613:4:613:10|Unbound component ALEB2 of instance e_cmp_5 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":342:4:342:16|Unbound component PDPW16KC of instance pdp_ram_0_0_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":504:4:504:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":508:4:508:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":512:4:512:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":521:4:521:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":525:4:525:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":529:4:529:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":934:4:934:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":938:4:938:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":942:4:942:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":946:4:946:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":950:4:950:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":954:4:954:15|Unbound component CB2 of instance bdcnt_bctr_5 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":963:4:963:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":967:4:967:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":971:4:971:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":975:4:975:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":979:4:979:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":983:4:983:10|Unbound component ALEB2 of instance e_cmp_5 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":435:4:435:16|Unbound component PDPW16KC of instance pdp_ram_0_0_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":711:4:711:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":715:4:715:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":719:4:719:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":723:4:723:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":727:4:727:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":736:4:736:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":740:4:740:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":744:4:744:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":748:4:748:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":752:4:752:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":435:4:435:16|Unbound component PDPW16KC of instance pdp_ram_0_0_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":711:4:711:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":715:4:715:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":719:4:719:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":723:4:723:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":727:4:727:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":736:4:736:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":740:4:740:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":744:4:744:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":748:4:748:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":752:4:752:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd":204:0:204:6|Unbound component SEDCA of instance THE_SED 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":770:4:770:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":774:4:774:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":778:4:778:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":782:4:782:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":786:4:786:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":790:4:790:15|Unbound component CB2 of instance bdcnt_bctr_5 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":799:4:799:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":803:4:803:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":807:4:807:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":811:4:811:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":815:4:815:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":819:4:819:10|Unbound component ALEB2 of instance e_cmp_5 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  9 17:57:47 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime

Process completed successfully.
# Wed Dec  9 17:57:47 2020

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 165MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  9 17:57:49 2020

###########################################################]
Pre-mapping Report

# Wed Dec  9 17:57:49 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank_scck.rpt 
Printing clock  summary report in "C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 204MB peak: 207MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 204MB peak: 207MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 226MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":553:4:553:7|Removing sequential instance FF_1 (in view: work.lattice_ecp3_fifo_18x1k(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":509:4:509:8|Removing sequential instance FF_12 (in view: work.lattice_ecp3_fifo_18x1k(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@A: FX681 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_trigger.vhd":164:6:164:7|Initial value on register INT_PACKET_NUM_OUT[2:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":458:4:458:8|Removing sequential instance FF_11 (in view: work.fifo_19x16_obuf(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@A: FX681 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_io_multiplexer.vhd":303:6:303:7|Initial value on register current_mux_packet_number[2:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":839:4:839:8|Removing sequential instance FF_25 (in view: work.fifo_36x2k_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":630:4:630:8|Removing sequential instance FF_21 (in view: work.fifo_36x512_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":630:4:630:8|Removing sequential instance FF_21 (in view: work.fifo_18x512_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@A: FX681 :"c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd":107:7:107:18|Initial value on register sync\.wait_counter[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":682:4:682:8|Removing sequential instance FF_23 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@W: BN132 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.IOBUF.genINITOBUF2.gen_INITOBUF3.INITOBUF.buf_MED_PACKET_NUM_OUT[2:0] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.IOBUF.genINITOBUF2.gen_INITOBUF3.INITOBUF.transfer_counter[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":19:4:19:11|Removing sequential instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_3[31] because it is equivalent to instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_2[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":19:4:19:11|Removing sequential instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_2[31] because it is equivalent to instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_1[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":19:4:19:11|Removing sequential instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_1[31] because it is equivalent to instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_1 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_1 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_2 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_2 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_3 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_3 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_4 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_4 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_5 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_5 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_6 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_6 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v":21:17:21:19|Tristate driver LED_1 (in view: work.ClockGen(verilog)) on net LED_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v":21:17:21:19|Tristate driver LED_2 (in view: work.ClockGen(verilog)) on net LED_2 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v":21:17:21:19|Tristate driver LED_3 (in view: work.ClockGen(verilog)) on net LED_3 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v":12:18:12:20|Tristate driver clk_1 (in view: work.ClockGen(verilog)) on net clk_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_priority_arbiter.vhd":159:4:159:5|Removing sequential instance current_rr_mask[7:0] (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_priority_arbiter.vhd":159:4:159:5|Removing sequential instance current_p1_pattern[7:0] (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_priority_arbiter.vhd":159:4:159:5|Removing sequential instance current_p2_pattern[7:0] (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_priority_arbiter.vhd":86:4:86:7|Removing instance ENC3 (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:work.trb_net_priority_encoder_8_0(trb_net_priority_encoder_arch) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Removing sequential instance lane_rst (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Removing sequential instance resync (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":763:4:763:7|Removing sequential instance FF_0 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[31:16] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\workdir\readoutfifo.v":507:12:507:16|Removing sequential instance FF_13 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\workdir\readoutfifo.v":510:12:510:16|Removing sequential instance FF_12 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\workdir\readoutfifo.v":513:12:513:16|Removing sequential instance FF_11 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\workdir\readoutfifo.v":516:12:516:16|Removing sequential instance FF_10 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\workdir\readoutfifo.v":519:12:519:15|Removing sequential instance FF_9 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\workdir\readoutfifo.v":522:12:522:15|Removing sequential instance FF_8 (in view: work.readoutfifo(verilog)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\teststate.v":27:1:27:6|Removing sequential instance rden (in view: work.teststate(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_3_0_0(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_3_0_1(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":870:6:870:7|Removing sequential instance buf_APL_RUN_OUT (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":894:6:894:7|Removing sequential instance master_running (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":508:6:508:7|Removing sequential instance fifo_to_apl_empty (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":870:6:870:7|Removing sequential instance buf_APL_RUN_OUT (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":894:6:894:7|Removing sequential instance master_running (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":508:6:508:7|Removing sequential instance fifo_to_apl_empty (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_regio_bus_handler_record.vhd":95:6:95:7|Removing sequential instance buf_BUS_WRITE_OUT[4] (in view: work.trb_net16_regio_bus_handler_record_work_trb3_periph_blank_trb3_periph_blank_arch_2layer0(regio_bus_handler_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[0] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[1] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[2] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[3] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[4] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[5] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[6] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":52:4:52:15|Removing sequential instance SCI_DATA_OUT[7] (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":793:4:793:7|Removing sequential instance FF_0 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd":228:4:228:5|Removing sequential instance tx_done (in view: work.spi_slim_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\comtrans.v":80:0:80:5|Removing sequential instance unknown (in view: work.ComTrans(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0_0(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0_1(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_2(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_3(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_0(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_1(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Removing sequential instance bsm[3:0] (in view: work.trb_net_sbuf5_0(trb_net_sbuf5_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Removing sequential instance bsm[3:0] (in view: work.trb_net_sbuf5_1(trb_net_sbuf5_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Removing sequential instance bsm[3:0] (in view: work.trb_net_sbuf5_2(trb_net_sbuf5_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Removing sequential instance bsm[3:0] (in view: work.trb_net_sbuf5_3(trb_net_sbuf5_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Removing sequential instance bsm[3:0] (in view: work.trb_net_sbuf5_4(trb_net_sbuf5_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf5.vhd":161:1:161:2|Removing sequential instance bsm[3:0] (in view: work.trb_net_sbuf5_5(trb_net_sbuf5_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":221:4:221:5|Removing sequential instance current_got_overflow (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Removing sequential instance reg_ack_init_internal (in view: work.trb_net16_ibuf_6_1_1_0_1_0_0(trb_net16_ibuf_arch)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Removing sequential instance reg_ack_init_internal (in view: work.trb_net16_ibuf_6_1_1_0_0_1_0(trb_net16_ibuf_arch)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_regio.vhd":970:6:970:7|Removing sequential instance STAT_REG_STROBE[1:0] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_regio.vhd":970:6:970:7|Removing sequential instance CTRL_REG_STROBE[1:0] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_onewire.vhd":72:6:72:7|Removing sequential instance MONITOR_OUT (in view: work.trb_net_onewire_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_onewire_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":976:4:976:15|Removing instance af_set_cmp_5 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\basics\ram_16x16_dp.vhd":45:6:45:7|Removing sequential instance dout1[15:0] (in view: work.ram_16x16_dp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(ram_16x16_dp_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_regio.vhd":970:6:970:7|Removing sequential instance next_CTRL_REG_STROBE[1:0] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Removing sequential instance reg_ack_init_internal (in view: work.trb_net16_ibuf_6_1_1_0_1_0_1(trb_net16_ibuf_arch)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd":98:6:98:7|Removing sequential instance buf_INFORMATION[7:0] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_regio.vhd":970:6:970:7|Removing sequential instance COMMON_STAT_REG_STROBE[9:0] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":905:4:905:15|Removing instance af_set_cmp_2 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":972:4:972:15|Removing instance af_set_cmp_4 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":760:4:760:7|Removing sequential instance FF_1 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":971:4:971:5|Removing sequential instance rx_led (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":971:4:971:5|Removing sequential instance tx_led (in view: work.trb_net16_med_ecp3_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_med_ecp3_sfp_arch)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":901:4:901:15|Removing instance af_set_cmp_1 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":497:4:497:9|Removing instance LUT4_0 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:LUCENT.ROM16X1A(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":492:4:492:9|Removing instance LUT4_1 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:LUCENT.ROM16X1A(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":968:4:968:15|Removing instance af_set_cmp_3 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":754:4:754:7|Removing sequential instance FF_3 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":757:4:757:7|Removing sequential instance FF_2 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":248:4:248:5|Removing sequential instance current_b2_buffer[16] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_2(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":248:4:248:5|Removing sequential instance current_b2_buffer[17] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_2(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":248:4:248:5|Removing sequential instance current_b2_buffer[16] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_0(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":248:4:248:5|Removing sequential instance current_b2_buffer[17] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_0(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\basics\ram_16x16_dp.vhd":38:9:38:11|Removing sequential instance ram[15:0] (in view: work.ram_16x16_dp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(ram_16x16_dp_arch)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":248:4:248:5|Removing sequential instance current_b2_buffer[17] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":897:4:897:15|Removing instance af_set_cmp_0 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":964:4:964:15|Removing instance af_set_cmp_2 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":748:4:748:7|Removing sequential instance FF_5 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":751:4:751:7|Removing sequential instance FF_4 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_47(verilog)) of type view:work.wcomp_143(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_47(verilog)) of type view:work.wcomp_141(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_47(verilog)) of type view:work.wcomp_142(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_46(verilog)) of type view:work.wcomp_140(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_46(verilog)) of type view:work.wcomp_138(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_46(verilog)) of type view:work.wcomp_139(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_45(verilog)) of type view:work.wcomp_137(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_45(verilog)) of type view:work.wcomp_135(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_45(verilog)) of type view:work.wcomp_136(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_44(verilog)) of type view:work.wcomp_134(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_44(verilog)) of type view:work.wcomp_132(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_44(verilog)) of type view:work.wcomp_133(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_43(verilog)) of type view:work.wcomp_131(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_43(verilog)) of type view:work.wcomp_129(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_43(verilog)) of type view:work.wcomp_130(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_42(verilog)) of type view:work.wcomp_128(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_42(verilog)) of type view:work.wcomp_126(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_42(verilog)) of type view:work.wcomp_127(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_41(verilog)) of type view:work.wcomp_125(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_41(verilog)) of type view:work.wcomp_123(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_41(verilog)) of type view:work.wcomp_124(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_40(verilog)) of type view:work.wcomp_122(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_40(verilog)) of type view:work.wcomp_120(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_40(verilog)) of type view:work.wcomp_121(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_39(verilog)) of type view:work.wcomp_119(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_39(verilog)) of type view:work.wcomp_117(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_39(verilog)) of type view:work.wcomp_118(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_38(verilog)) of type view:work.wcomp_116(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_38(verilog)) of type view:work.wcomp_114(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_38(verilog)) of type view:work.wcomp_115(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_37(verilog)) of type view:work.wcomp_113(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_37(verilog)) of type view:work.wcomp_111(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_37(verilog)) of type view:work.wcomp_112(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_36(verilog)) of type view:work.wcomp_110(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_36(verilog)) of type view:work.wcomp_108(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_36(verilog)) of type view:work.wcomp_109(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_35(verilog)) of type view:work.wcomp_107(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_35(verilog)) of type view:work.wcomp_105(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_35(verilog)) of type view:work.wcomp_106(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_34(verilog)) of type view:work.wcomp_104(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_34(verilog)) of type view:work.wcomp_102(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_34(verilog)) of type view:work.wcomp_103(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_33(verilog)) of type view:work.wcomp_101(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_33(verilog)) of type view:work.wcomp_99(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_33(verilog)) of type view:work.wcomp_100(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":259:6:259:7|Removing instance El (in view: work.FineTimeBit_32(verilog)) of type view:work.wcomp_98(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":271:6:271:7|Removing instance Mn (in view: work.FineTimeBit_32(verilog)) of type view:work.wcomp_96(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":265:6:265:7|Removing instance Pn (in view: work.FineTimeBit_32(verilog)) of type view:work.wcomp_97(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":894:6:894:7|Removing sequential instance slave_running (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":894:6:894:7|Removing sequential instance slave_running (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) of type view:PrimLib.sdffrse(prim) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":960:4:960:15|Removing instance af_set_cmp_1 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":742:4:742:7|Removing sequential instance FF_7 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":745:4:745:7|Removing sequential instance FF_6 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":726:4:726:8|Removing sequential instance FF_12 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":956:4:956:15|Removing instance af_set_cmp_0 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":736:4:736:7|Removing sequential instance FF_9 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":739:4:739:7|Removing sequential instance FF_8 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":730:4:730:8|Removing sequential instance FF_11 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":733:4:733:8|Removing sequential instance FF_10 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\wcomp.v":25:1:25:6|Removing sequential instance genblk1\[31\]\.c[31] (in view: work.wcomp_143(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\wcomp.v":25:1:25:6|Removing sequential instance genblk1\[30\]\.c[30] (in view: work.wcomp_143(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\wcomp.v":25:1:25:6|Removing sequential instance genblk1\[29\]\.c[29] (in view: work.wcomp_143(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\wcomp.v":25:1:25:6|Removing sequential instance genblk1\[28\]\.c[28] (in view: work.wcomp_143(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\wcomp.v":25:1:25:6|Removing sequential instance genblk1\[27\]\.c[27] (in view: work.wcomp_143(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\wcomp.v":25:1:25:6|Removing sequential instance genblk1\[26\]\.c[26] (in view: work.wcomp_143(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_premap.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=372  set on top level netlist trb3_periph_blank

Finished netlist restructuring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 289MB peak: 299MB)



Clock Summary
******************

          Start                                                                                                     Requested     Requested     Clock                                                    Clock                      Clock
Level     Clock                                                                                                     Frequency     Period        Type                                                     Group                      Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                                                    405.7 MHz     2.465         system                                                   system_clkgroup            33   
                                                                                                                                                                                                                                         
0 -       pll_in200_out100|CLKOK_inferred_clock                                                                     4.1 MHz       244.240       inferred                                                 Autoconstr_clkgroup_0      7954 
1 .         ComTrans|Write_derived_clock                                                                            4.1 MHz       244.240       derived (from pll_in200_out100|CLKOK_inferred_clock)     Autoconstr_clkgroup_0      6272 
                                                                                                                                                                                                                                         
0 -       Cpll|CLKOP_inferred_clock                                                                                 4.1 MHz       242.407       inferred                                                 Autoconstr_clkgroup_1      8660 
                                                                                                                                                                                                                                         
0 -       Cpll1|CLKOP_inferred_clock                                                                                4.2 MHz       240.613       inferred                                                 Autoconstr_clkgroup_3      800  
                                                                                                                                                                                                                                         
0 -       Cpll1|CLKOS_inferred_clock                                                                                4.2 MHz       240.590       inferred                                                 Autoconstr_clkgroup_2      768  
                                                                                                                                                                                                                                         
0 -       sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock        432.9 MHz     2.310         inferred                                                 Autoconstr_clkgroup_5      110  
                                                                                                                                                                                                                                         
0 -       pll_in200_out100|CLKOP_inferred_clock                                                                     1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_6      30   
1 .         sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|refclkdiv2_rx_ch1_derived_clock     1.0 MHz       1000.000      derived (from pll_in200_out100|CLKOP_inferred_clock)     Autoconstr_clkgroup_6      35   
1 .         sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|refclkdiv2_tx_ch_derived_clock      1.0 MHz       1000.000      derived (from pll_in200_out100|CLKOP_inferred_clock)     Autoconstr_clkgroup_6      32   
                                                                                                                                                                                                                                         
0 -       Cpll2|CLKOS_inferred_clock                                                                                624.8 MHz     1.601         inferred                                                 Autoconstr_clkgroup_4      67   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[0]                                                                         1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_38     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[1]                                                                         1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_37     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[2]                                                                         1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_36     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[3]                                                                         1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_35     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[4]                                                                         1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_34     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[5]                                                                         1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_33     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[6]                                                                         1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_32     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[7]                                                                         1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_31     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[8]                                                                         1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_30     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[9]                                                                         1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_29     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[10]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_28     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[11]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_27     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[12]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_26     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[13]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_25     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[14]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_24     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[15]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_23     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[16]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_22     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[17]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_21     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[18]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_20     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[19]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_19     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[20]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_18     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[21]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_17     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[22]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_16     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[23]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_15     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[24]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_14     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[25]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_13     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[26]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_12     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[27]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_11     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[28]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_10     34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[29]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_9      34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[30]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_8      34   
                                                                                                                                                                                                                                         
0 -       Input_Reg_32s|Q_inferred_clock[31]                                                                        1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_7      34   
=========================================================================================================================================================================================================================================

@W: MT531 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\input_reg.v":24:1:24:6|Found signal identified as System clock which controls 33 sequential elements including PID_TRIG.TDC.DataInReg.genblk1\[0\]\.c[0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":87:1:87:2|Found inferred clock pll_in200_out100|CLKOK_inferred_clock which controls 7954 sequential elements including THE_RESET_HANDLER.final_reset[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":17:8:17:9|Found inferred clock Cpll|CLKOP_inferred_clock which controls 8660 sequential elements including PID_TRIG.TDC.Tdc.fb0.Deg0.d0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":17:8:17:9|Found inferred clock Cpll1|CLKOS_inferred_clock which controls 768 sequential elements including PID_TRIG.TDC.Tdc.fb0.Deg90.d0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\input_reg.v":48:0:48:5|Found inferred clock Cpll1|CLKOP_inferred_clock which controls 800 sequential elements including PID_TRIG.TDC.DataInReg.rst[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\leds.v":35:0:35:5|Found inferred clock Cpll2|CLKOS_inferred_clock which controls 67 sequential elements including PID_TRIG.Blink.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trbnet\basics\signal_sync.vhd":39:8:39:9|Found inferred clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock which controls 110 sequential elements including THE_MEDIA_UPLINK.THE_RX_K_SYNC.sync_q[7:4]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":46:63:46:67|Found inferred clock pll_in200_out100|CLKOP_inferred_clock which controls 30 sequential elements including THE_RESET_HANDLER.trb_reset_pulse[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[31] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb31.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[30] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb30.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[29] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb29.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[28] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb28.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[27] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb27.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[26] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb26.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[25] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb25.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[24] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb24.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[23] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb23.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[22] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb22.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[21] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb21.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[20] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb20.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[19] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb19.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[18] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb18.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[17] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb17.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[16] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb16.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[15] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb15.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[14] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb14.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[13] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb13.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[12] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb12.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[11] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb11.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[10] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb10.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[9] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb9.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[8] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb8.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[7] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb7.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[6] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb6.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[5] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb5.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[4] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb4.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[3] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb3.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[2] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb2.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[1] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb1.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Found inferred clock Input_Reg_32s|Q_inferred_clock[0] which controls 34 sequential elements including PID_TRIG.TDC.Tdc.fb0.vd2a. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:06s; Memory used current: 262MB peak: 299MB)

Encoding state machine CURRENT_STATE[0:9] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine cs[0:5] (in view: work.rx_reset_sm_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(rx_reset_sm_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine cs[0:4] (in view: work.tx_reset_sm_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(tx_reset_sm_arch))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine STATE[0:15] (in view: work.spi_slim_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral))
original code -> new code
   00000000000000001 -> 0000000000000001
   00000000000000010 -> 0000000000000010
   00000000000000100 -> 0000000000000100
   00000000000001000 -> 0000000000001000
   00000000000010000 -> 0000000000010000
   00000000000100000 -> 0000000000100000
   00000000001000000 -> 0000000001000000
   00000000010000000 -> 0000000010000000
   00000000100000000 -> 0000000100000000
   00000001000000000 -> 0000001000000000
   00000010000000000 -> 0000010000000000
   00000100000000000 -> 0000100000000000
   00010000000000000 -> 0001000000000000
   00100000000000000 -> 0010000000000000
   01000000000000000 -> 0100000000000000
   10000000000000000 -> 1000000000000000
Encoding state machine CURRENT_STATE[0:5] (in view: work.spi_databus_memory(behavioral))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine parse_state[0:18] (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
original code -> new code
   0000000000000000001 -> 0000000000000000001
   0000000000000000010 -> 0000000000000000010
   0000000000000000100 -> 0000000000000000100
   0000000000000001000 -> 0000000000000001000
   0000000000000010000 -> 0000000000000010000
   0000000000000100000 -> 0000000000000100000
   0000000000001000000 -> 0000000000001000000
   0000000000010000000 -> 0000000000010000000
   0000000000100000000 -> 0000000000100000000
   0000000001000000000 -> 0000000001000000000
   0000000010000000000 -> 0000000010000000000
   0000000100000000000 -> 0000000100000000000
   0000001000000000000 -> 0000001000000000000
   0000010000000000000 -> 0000010000000000000
   0000100000000000000 -> 0000100000000000000
   0001000000000000000 -> 0001000000000000000
   0010000000000000000 -> 0010000000000000000
   0100000000000000000 -> 0100000000000000000
   1000000000000000000 -> 1000000000000000000
Encoding state machine read_page_state[0:7] (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine state[0:7] (in view: work.sedcheck(sed_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine fsm_state[0:6] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00001000 -> 0001000
   00010000 -> 0010000
   00100000 -> 0100000
   10000000 -> 1000000
Encoding state machine state[0:2] (in view: work.input_statistics_36_0_1(input_statistics_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_1_7_0(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_2(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_1_7_1(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_3_0_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_to_int[0:5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":797:6:797:7|There are no possible illegal states for state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)); safe FSM implementation is not required.
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_3_0_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_to_int[0:5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":797:6:797:7|There are no possible illegal states for state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)); safe FSM implementation is not required.
Encoding state machine state[0:3] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd":98:6:98:7|There are no possible illegal states for state machine state[0:3] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch)); safe FSM implementation is not required.
Encoding state machine state[0:4] (in view: work.trb_net16_addresses_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_addresses_arch))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine current_state[0:18] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch))
original code -> new code
   0000000000000000001 -> 0000000000000000001
   0000000000000000010 -> 0000000000000000010
   0000000000000000100 -> 0000000000000000100
   0000000000000001000 -> 0000000000000001000
   0000000000000010000 -> 0000000000000010000
   0000000000000100000 -> 0000000000000100000
   0000000000001000000 -> 0000000000001000000
   0000000000010000000 -> 0000000000010000000
   0000000000100000000 -> 0000000000100000000
   0000000001000000000 -> 0000000001000000000
   0000000010000000000 -> 0000000010000000000
   0000000100000000000 -> 0000000100000000000
   0000001000000000000 -> 0000001000000000000
   0000010000000000000 -> 0000010000000000000
   0000100000000000000 -> 0000100000000000000
   0001000000000000000 -> 0001000000000000000
   0010000000000000000 -> 0010000000000000000
   0100000000000000000 -> 0100000000000000000
   1000000000000000000 -> 1000000000000000000
Encoding state machine state[0:13] (in view: work.trb_net_onewire_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_onewire_arch))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_1_0(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_0(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_2(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_3(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_1_1(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_1_2(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CURRENT_STATE[0:3] (in view: work.handler_lvl1_1(handler_lvl1_arch))
original code -> new code
   0000001 -> 00
   0000100 -> 01
   0001000 -> 10
   1000000 -> 11
@N: MO225 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_lvl1.vhd":352:2:352:3|There are no possible illegal states for state machine CURRENT_STATE[0:3] (in view: work.handler_lvl1_1(handler_lvl1_arch)); safe FSM implementation is not required.
Encoding state machine current_lvl1_state[0:2] (in view: work.handler_data_1_11_32_1024_1_9_496(handler_data_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state_0[0:2] (in view: work.handler_data_1_11_32_1024_1_9_496(handler_data_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[0:5] (in view: work.handler_ipu_1(handler_ipu_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:07s; Memory used current: 284MB peak: 299MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:08s; Memory used current: 286MB peak: 299MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:08s; Memory used current: 168MB peak: 299MB)

Process took 0h:00m:07s realtime, 0h:00m:08s cputime
# Wed Dec  9 17:57:57 2020

###########################################################]
Map & Optimize Report

# Wed Dec  9 17:57:57 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 210MB peak: 212MB)

@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":238:4:238:5|Removing sequential instance current_b1_buffer[16] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":238:4:238:5|Removing sequential instance current_b1_buffer[17] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd":238:4:238:5|Removing sequential instance current_b1_buffer[17] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_1 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_1 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_2 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_2 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_3 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_3 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_4 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_4 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_5 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_5 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Tristate driver DEBUG_OUT_6 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_6 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v":21:17:21:19|Tristate driver LED_1 (in view: work.ClockGen(verilog)) on net LED_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v":21:17:21:19|Tristate driver LED_2 (in view: work.ClockGen(verilog)) on net LED_2 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v":21:17:21:19|Tristate driver LED_3 (in view: work.ClockGen(verilog)) on net LED_3 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v":12:18:12:20|Tristate driver clk_1 (in view: work.ClockGen(verilog)) on net clk_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_priority_arbiter.vhd":76:4:76:7|Removing instance ENC2 (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:work.trb_net_priority_encoder_8(trb_net_priority_encoder_arch) because it does not drive other instances.
@W: BN132 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[1] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[2] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[3] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[4] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[5] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[6] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[7] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[8] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[9] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[10] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Dissolving instances under view:work.trb_net16_io_multiplexer_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_io_multiplexer_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf5_1(trb_net_sbuf5_arch) (flattening)

Dissolving instances under view:work.trb_net_sbuf5(trb_net_sbuf5_arch) (flattening)


Dissolving instances under view:work.trb_net16_term_buf(trb_net16_term_buf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_3_0(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net16_obuf_1_1_7_6(trb_net16_obuf_arch) (flattening)

Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net_sbuf_arch) (flattening)

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":3087:5:3087:6|Removing sequential instance refclkdiv2_tx_ch (in view: work.sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(sfp_1_200_int_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":333:9:333:24|Removing sequential instance THE_MEDIA_UPLINK.PROC_SCI\.sci_read_shift_i[2:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX493 |Applying initial value "11" on instance THE_RESET_HANDLER.final_reset[1:0].
@N: FX493 |Applying initial value "00" on instance THE_RESET_HANDLER.trb_reset_pulse[1:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_BUS_HANDLER.buf_BUS_DATA_OUT[31:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0].
@N: FX493 |Applying initial value "000" on instance THE_BUS_HANDLER.buf_BUS_READ_OUT[2:0].
@N: FX493 |Applying initial value "000" on instance THE_BUS_HANDLER.buf_BUS_WRITE_OUT[2:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_DATA_OUT[31:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0].
@N: FX493 |Applying initial value "00000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_READ_OUT[7:0].
@N: FX493 |Applying initial value "00000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_WRITE_OUT[7:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_DATA_OUT[31:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0].
@N: FX493 |Applying initial value "000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_READ_OUT[2:0].
@N: FX493 |Applying initial value "000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_WRITE_OUT[2:0].
@N: FX493 |Applying initial value "00" on instance THE_TOOLS.THE_FLASH_REGS.next_parse_state[6:7].
@N: FX493 |Applying initial value "000001" on instance THE_TOOLS.THE_FLASH_REGS.READ_PAGE_TO_RAM\.next_read_page_state[0:5].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_FLASH_REGS.PARSE\.parse_feedback[31:0].
@N: FX493 |Applying initial value "000000000000000000000001" on instance THE_TOOLS.THE_FLASH_REGS.sync\.wait_counter[23:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_SED.proc_reg\.control_i[31:0].
@N: FX493 |Applying initial value "0000000111" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.wait_cycles[9:0].
@N: FX493 |Applying initial value "100000" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.word_length[5:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.clear_reg[15:0].
@N: FX493 |Applying initial value "0000000000000001" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.chipselect_reg[15:0].
@N: FX493 |Applying initial value "0000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.out_reg[3:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_2[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_1[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.stretch_inp[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.coincidence2[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.coincidence1[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.invert[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_4[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_3[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance PID_TRIG.TDC.DataInReg.rst[31:0].
@N: FX493 |Applying initial value "000" on instance PID_TRIG.TDC.ts.sm.State[2:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b2_buffer[2:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b1_buffer[2:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F1[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_data_out[15:0].
@N: FX493 |Applying initial value "00" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_packet_num_out[1:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F2[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F1[15:0].
@N: FX493 |Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F3[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F2[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F0[15:0].
@N: FX493 |Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F3[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.combined_header_F1[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b2_buffer[2:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b1_buffer[2:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F1[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_data_out[15:0].
@N: FX493 |Applying initial value "00" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_packet_num_out[1:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F2[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F1[15:0].
@N: FX493 |Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F3[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F2[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F0[15:0].
@N: FX493 |Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F3[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.combined_header_F1[15:0].
@N: FX493 |Applying initial value "00000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.seqnr[7:0].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.saved_packet_type[2:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.buf_INT_DATA_OUT[15:0].
@N: FX493 |Applying initial value "000000000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_INFORMATION_OUT[23:0].
@N: FX493 |Applying initial value "0000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_TYPE_OUT[3:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_NUMBER_OUT[15:0].
@N: FX493 |Applying initial value "00000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_CODE_OUT[7:0].
@N: FX493 |Applying initial value "0000000000000000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.buf_TRG_ERROR_PATTERN_IN[31:1].
@N: FX493 |Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.INT_PACKET_NUM_OUT[2:0].
@N: FX493 |Applying initial value "1111001100000101" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_regio\.regIO.the_addresses.buf_ADDRESS_OUT[15:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0].
@N: FX493 |Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0].
@N: FX493 |Applying initial value "100" on instance THE_ENDPOINT.THE_ENDPOINT.MPLEX.current_mux_packet_number[2:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_DATA_OUT[31:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0].
@N: FX493 |Applying initial value "000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_READ_OUT[5:0].
@N: FX493 |Applying initial value "000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_WRITE_OUT[5:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_RDO_STAT\.addr[15:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance THE_RDO_STAT\.data[31:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:06s; Memory used current: 232MB peak: 246MB)

@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_trigger_and_data.vhd":284:8:284:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_ipu_working[23:0] 
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_trigger_and_data.vhd":264:8:264:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_lvl1_working[23:0] 
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_trigger_and_data.vhd":284:8:284:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_ipu_idle[23:0] 
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_trigger_and_data.vhd":284:8:284:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_ipu_waiting[23:0] 
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_trigger_and_data.vhd":264:8:264:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_lvl1_idle[23:0] 
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_trigger_and_data.vhd":264:8:264:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_lvl1_almost_full[23:0] 
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_trigger_and_data.vhd":264:8:264:9|Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.the_stat_proc\.timer_fifo_almost_full_0[23:0] 
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":332:9:332:25|Sequential instance THE_MEDIA_UPLINK.PROC_SCI.sci_write_shift_i[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd":45:4:45:5|Removing sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.data_out_reg[30] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd":45:4:45:5|Removing sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.data_out_reg[29] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd":45:4:45:5|Removing sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.data_out_reg[28] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd":45:4:45:5|Removing sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.data_out_reg[27] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[31] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[30] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[29] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[28] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[23] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[15] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[14] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[13] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":495:6:495:7|Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[12] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
Encoding state machine CURRENT_STATE[0:9] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Found counter in view:work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp) instance timing_ctr[28:2] 
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Removing sequential instance med_error[2] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Boundary register med_error[2] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Removing sequential instance med_error[0] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Boundary register med_error[0] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine cs[0:5] (in view: work.rx_reset_sm_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(rx_reset_sm_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine cs[0:4] (in view: work.tx_reset_sm_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(tx_reset_sm_arch))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine STATE[0:15] (in view: work.spi_slim_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral))
original code -> new code
   00000000000000001 -> 0000000000000001
   00000000000000010 -> 0000000000000010
   00000000000000100 -> 0000000000000100
   00000000000001000 -> 0000000000001000
   00000000000010000 -> 0000000000010000
   00000000000100000 -> 0000000000100000
   00000000001000000 -> 0000000001000000
   00000000010000000 -> 0000000010000000
   00000000100000000 -> 0000000100000000
   00000001000000000 -> 0000001000000000
   00000010000000000 -> 0000010000000000
   00000100000000000 -> 0000100000000000
   00010000000000000 -> 0001000000000000
   00100000000000000 -> 0010000000000000
   01000000000000000 -> 0100000000000000
   10000000000000000 -> 1000000000000000
@N: MF179 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd":614:28:614:45|Found 8 by 8 bit equality operator ('==') data_done_x (in view: work.spi_slim_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral))
Encoding state machine CURRENT_STATE[0:5] (in view: work.spi_databus_memory(behavioral))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine parse_state[0:18] (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
original code -> new code
   0000000000000000001 -> 0000000000000000001
   0000000000000000010 -> 0000000000000000010
   0000000000000000100 -> 0000000000000000100
   0000000000000001000 -> 0000000000000001000
   0000000000000010000 -> 0000000000000010000
   0000000000000100000 -> 0000000000000100000
   0000000000001000000 -> 0000000000001000000
   0000000000010000000 -> 0000000000010000000
   0000000000100000000 -> 0000000000100000000
   0000000001000000000 -> 0000000001000000000
   0000000010000000000 -> 0000000010000000000
   0000000100000000000 -> 0000000100000000000
   0000001000000000000 -> 0000001000000000000
   0000010000000000000 -> 0000010000000000000
   0000100000000000000 -> 0000100000000000000
   0001000000000000000 -> 0001000000000000000
   0010000000000000000 -> 0010000000000000000
   0100000000000000000 -> 0100000000000000000
   1000000000000000000 -> 1000000000000000000
Encoding state machine read_page_state[0:7] (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd":139:11:139:23|Found counter in view:work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch) instance PARSE\.pages_to_read[31:0] 
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd":138:7:138:23|Found counter in view:work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch) instance PARSE\.registers_to_read[31:0] 
@N: MF179 :"c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd":444:15:444:78|Found 8 by 8 bit equality operator ('==') PARSE\.un27_pop_page_data_word (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
@N: MF179 :"c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd":285:11:285:56|Found 8 by 8 bit equality operator ('==') POP_PAGE_DATA\.un15_pop_page_nobytes_pushed (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
Encoding state machine state[0:7] (in view: work.sedcheck(sed_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd":64:9:64:21|Found counter in view:work.sedcheck(sed_arch) instance proc_ctrl\.error_counter[7:0] 
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd":63:9:63:19|Found counter in view:work.sedcheck(sed_arch) instance proc_ctrl\.run_counter[7:0] 
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[10] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[9] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[8] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[7] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[6] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[5] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[3] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[2] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[1] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd":199:0:199:4|Removing sequential instance DEBUG_1[0] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine fsm_state[0:6] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00001000 -> 0001000
   00010000 -> 0010000
   00100000 -> 0100000
   10000000 -> 1000000
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[31] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[30] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[29] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[28] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[27] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[26] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[25] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[24] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[23] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[22] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[21] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[20] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[19] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[18] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[17] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[16] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[15] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[14] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[13] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[12] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[11] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[10] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[9] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[8] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[7] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[6] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[5] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[4] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[3] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[2] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[1] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":21:4:21:15|Removing sequential instance BUS_DATA_OUT[0] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":37:9:37:16|Found counter in view:work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch) instance PROC_FSM\.ram_addr[4:0] 
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":51:9:51:18|Found counter in view:work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch) instance PROC_FSM\.time_count[9:0] 
@N: MF135 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":27:7:27:12|RAM THE_CONTROL\.enable[0:31] (in view: work.input_to_trigger_logic_record_32_4(input_to_trigger_logic_arch)) is 4 words by 32 bits.
Encoding state machine state[0:2] (in view: work.input_statistics_36_0_1(input_statistics_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF179 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":212:9:212:20|Found 32 by 32 bit equality operator ('==') proc_ctrl\.un3_timer (in view: work.input_statistics_36_0_1(input_statistics_arch))
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\leds.v":35:0:35:5|Found counter in view:work.TriggerTDCTop(verilog) instance Blink.count[31:0] 
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb32.TimeLtch[31] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":17:8:17:9|Removing sequential instance Deg270.d0 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":25:8:25:9|Removing sequential instance Deg270.d1 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":33:8:33:9|Removing sequential instance Deg270.d2 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":41:8:41:9|Removing sequential instance Deg270.d3 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":49:8:49:9|Removing sequential instance Deg270.d4 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":57:8:57:9|Removing sequential instance Deg270.d5 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":65:8:65:9|Removing sequential instance Deg270.d6 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":73:8:73:9|Removing sequential instance Deg270.d7 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":17:8:17:9|Removing sequential instance Deg180.d0 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":25:8:25:9|Removing sequential instance Deg180.d1 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":33:8:33:9|Removing sequential instance Deg180.d2 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":41:8:41:9|Removing sequential instance Deg180.d3 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":49:8:49:9|Removing sequential instance Deg180.d4 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":57:8:57:9|Removing sequential instance Deg180.d5 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":65:8:65:9|Removing sequential instance Deg180.d6 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":73:8:73:9|Removing sequential instance Deg180.d7 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":17:8:17:9|Removing sequential instance Deg90.d0 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":25:8:25:9|Removing sequential instance Deg90.d1 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":33:8:33:9|Removing sequential instance Deg90.d2 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":41:8:41:9|Removing sequential instance Deg90.d3 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":49:8:49:9|Removing sequential instance Deg90.d4 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":57:8:57:9|Removing sequential instance Deg90.d5 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":65:8:65:9|Removing sequential instance Deg90.d6 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":73:8:73:9|Removing sequential instance Deg90.d7 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":17:8:17:9|Removing sequential instance Deg0.d0 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":25:8:25:9|Removing sequential instance Deg0.d1 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":33:8:33:9|Removing sequential instance Deg0.d2 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":41:8:41:9|Removing sequential instance Deg0.d3 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":49:8:49:9|Removing sequential instance Deg0.d4 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":57:8:57:9|Removing sequential instance Deg0.d5 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":65:8:65:9|Removing sequential instance Deg0.d6 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\ltch8.v":73:8:73:9|Removing sequential instance Deg0.d7 (in view: work.FineTimeBit_32(verilog)) of type view:LUCENT.FD1P3AY(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":214:0:214:5|Removing sequential instance vd2 (in view: work.FineTimeBit_32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":214:0:214:5|Removing sequential instance vd1 (in view: work.FineTimeBit_32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":199:0:199:5|Removing sequential instance switch (in view: work.FineTimeBit_32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":208:0:208:5|Removing sequential instance vd1a (in view: work.FineTimeBit_32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":202:0:202:5|Removing sequential instance vd2a (in view: work.FineTimeBit_32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":233:2:233:7|Removing sequential instance genblk1\[0\]\.decode[0] (in view: work.FineTimeBit_32(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb33.TimeLtch[31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":183:0:183:5|Sequential instance PID_TRIG.TDC.Tdc.fb34.TimeLtch[30] is reduced to a combinational gate by constant propagation.

Only the first 100 messages of id 'MO129' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_fpga_mapper.srr -id MO129' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO129} -count unlimited' in the Tcl shell.
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_1_7_6(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF179 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_obuf.vhd":212:46:212:90|Found 7 by 7 bit equality operator ('==') gen1\.send_eob (in view: work.trb_net16_obuf_1_1_7_6(trb_net16_obuf_arch))
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF179 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_obuf.vhd":212:46:212:90|Found 7 by 7 bit equality operator ('==') gen1\.send_eob (in view: work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch))
Encoding state machine state_to_int[0:5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":797:6:797:7|There are no possible illegal states for state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)); safe FSM implementation is not required.
@N: MF179 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":657:21:657:93|Found 16 by 16 bit equality operator ('==') to_apl\.un9_int_slave_dataready_in (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_3_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_to_int[0:5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":797:6:797:7|There are no possible illegal states for state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)); safe FSM implementation is not required.
@N: MF179 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd":657:21:657:93|Found 16 by 16 bit equality operator ('==') to_apl\.un9_int_slave_dataready_in (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[0:3] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd":98:6:98:7|There are no possible illegal states for state machine state[0:3] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch)); safe FSM implementation is not required.
@N: MF179 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd":281:15:281:56|Found 8 by 8 bit equality operator ('==') gen_check\.PROC_compare\.un20_make_compare (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
@N: MF179 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd":278:15:278:53|Found 16 by 16 bit equality operator ('==') gen_check\.PROC_compare\.un15_make_compare (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
Encoding state machine current_state[0:18] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch))
original code -> new code
   0000000000000000001 -> 0000000000000000001
   0000000000000000010 -> 0000000000000000010
   0000000000000000100 -> 0000000000000000100
   0000000000000001000 -> 0000000000000001000
   0000000000000010000 -> 0000000000000010000
   0000000000000100000 -> 0000000000000100000
   0000000000001000000 -> 0000000000001000000
   0000000000010000000 -> 0000000000010000000
   0000000000100000000 -> 0000000000100000000
   0000000001000000000 -> 0000000001000000000
   0000000010000000000 -> 0000000010000000000
   0000000100000000000 -> 0000000100000000000
   0000001000000000000 -> 0000001000000000000
   0000010000000000000 -> 0000010000000000000
   0000100000000000000 -> 0000100000000000000
   0001000000000000000 -> 0001000000000000000
   0010000000000000000 -> 0010000000000000000
   0100000000000000000 -> 0100000000000000000
   1000000000000000000 -> 1000000000000000000
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_regio.vhd":885:6:885:7|Found counter in view:work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch) instance global_time_i[31:0] 
Encoding state machine state[0:4] (in view: work.trb_net16_addresses_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_addresses_arch))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MF179 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_addresses.vhd":138:17:138:43|Found 16 by 16 bit equality operator ('==') proc_read_id\.un29_clk_en (in view: work.trb_net16_addresses_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_addresses_arch))
Encoding state machine state[0:13] (in view: work.trb_net_onewire_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_onewire_arch))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_0(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_1_0(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CURRENT_STATE[0:3] (in view: work.handler_lvl1_1(handler_lvl1_arch))
original code -> new code
   0000001 -> 00
   0000100 -> 01
   0001000 -> 10
   1000000 -> 11
@N: MO225 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_lvl1.vhd":352:2:352:3|There are no possible illegal states for state machine CURRENT_STATE[0:3] (in view: work.handler_lvl1_1(handler_lvl1_arch)); safe FSM implementation is not required.
@N: MF179 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_lvl1.vhd":519:33:519:62|Found 16 by 16 bit equality operator ('==') un1_next_trg_num_match (in view: work.handler_lvl1_1(handler_lvl1_arch))
Encoding state machine current_lvl1_state[0:2] (in view: work.handler_data_1_11_32_1024_1_9_496(handler_data_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state_0[0:2] (in view: work.handler_data_1_11_32_1024_1_9_496(handler_data_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[0:5] (in view: work.handler_ipu_1(handler_ipu_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_ipu.vhd":224:8:224:9|Found counter in view:work.handler_ipu_1(handler_ipu_arch) instance gen_fifo_read\.0\.PROC_DAT_FIFO_COUNT\.dat_fifo_read_length_0[15:0] 
@N: MF179 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_ipu.vhd":152:15:152:59|Found 16 by 16 bit equality operator ('==') THE_FSM\.un5_last_hdr_fifo_valid_read (in view: work.handler_ipu_1(handler_ipu_arch))

Starting factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:10s; Memory used current: 271MB peak: 272MB)

@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v":251:1:251:6|Boundary register fb32.genblk2\[0\]\.Result[0] (in view: work.Ch32(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished factoring (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:37s; Memory used current: 412MB peak: 422MB)

@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux16x32.v":34:2:34:7|Boundary register PID_TRIG.TDC.Tdc.mux3.Q[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:41s; Memory used current: 401MB peak: 467MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:42s; Memory used current: 401MB peak: 467MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:54s; Memory used current: 377MB peak: 467MB)

@W: FX528 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":107:1:107:2|Found syn_preserve on register THE_RESET_HANDLER.reset_cnt[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":107:1:107:2|Found syn_preserve on register THE_RESET_HANDLER.reset_cnt[0] which prevents the register from being packed into DSP
@N: FA113 :|Pipelining module NoName. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|Pushed in register current_multiplicity.
@N: FA113 :"c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd":484:40:484:62|Pipelining module un1_page_number[16:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd":81:7:81:17|Pushed in register page_number.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd":87:7:87:23|Pushed in register trigger_read_page.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd":61:7:61:19|Pushed in register spi_ncs_latch.
@N: FA113 :"c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd":451:25:451:40|Pipelining module un1_parse_counter[0:7]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd":134:7:134:19|Pushed in register parse_counter.
@N: FA113 :"c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd":271:29:271:48|Pipelining module un1_pop_page_position[0:7]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd":96:7:96:23|Pushed in register pop_page_position.
@N: FA113 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd":236:33:236:53|Pipelining module un1_buf_IPU_LENGTH_IN[16:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd":228:6:228:7|Pushed in register buf_IPU_LENGTH_IN[15:0].
@N: FA113 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_lvl1.vhd":533:28:533:49|Pipelining module un1_trigger_edge_count[16:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_lvl1.vhd":528:2:528:3|Pushed in register trigger_edge_count[15:0].
@N: FA113 :|Pipelining module NoName. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":211:15:211:23|Pipelining module un1_timer[32:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":67:7:67:11|Pushed in register timer.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":71:7:71:11|Pushed in register state[0:2].
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":45:7:45:12|Pushed in register enable.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":46:7:46:12|Pushed in register invert.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":47:7:47:10|Pushed in register rate.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":19:4:19:11|Pushed in register DATA_OUT.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":40:7:40:26|Pushed in register trigger_fifo_channel.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":32:7:32:13|Pushed in register inp_reg[35:0].
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":68:7:68:14|Pushed in register word_cnt.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":33:7:33:18|Pushed in register inp_reg_last[31:0].
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":55:7:55:17|Pushed in register fifo_in_sel[4:0].
@N: FA113 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":214:22:214:33|Pipelining module un1_word_cnt[16:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":68:7:68:14|Pushed in register word_cnt.

Starting Early Timing Optimization (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:13s; Memory used current: 390MB peak: 467MB)


Finished Early Timing Optimization (Real Time elapsed 0h:02m:42s; CPU Time elapsed 0h:02m:50s; Memory used current: 446MB peak: 467MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:02m:45s; CPU Time elapsed 0h:02m:53s; Memory used current: 436MB peak: 467MB)


Finished preparing to map (Real Time elapsed 0h:03m:02s; CPU Time elapsed 0h:03m:10s; Memory used current: 436MB peak: 542MB)

@N: FX1019 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":46:63:46:67|Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.trb_reset_pulse[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).
@N: FX1019 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":87:1:87:2|Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.final_reset[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).

Finished technology mapping (Real Time elapsed 0h:03m:15s; CPU Time elapsed 0h:03m:23s; Memory used current: 463MB peak: 542MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:03m:27s		    -7.32ns		17534 /     20699
   2		0h:03m:28s		    -7.32ns		17220 /     20699
@N: FX1019 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":46:63:46:67|Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.trb_reset_pulse[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).
@N: FX1019 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":87:1:87:2|Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.final_reset[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).
@N: FX271 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd":87:1:87:2|Replicating instance THE_RESET_HANDLER.final_reset[1] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 794 loads 1 time to improve timing.
@N: FX271 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\teststate.v":27:1:27:6|Replicating instance PID_TRIG.TDC.ts.sm.ld (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 544 loads 3 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:03m:38s		    -2.37ns		17223 /     20703
@N: FX271 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\sync_cntr.v":26:0:26:5|Replicating instance PID_TRIG.TDC.CG.P1Clk.locked_i (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 6785 loads 1 time to improve timing.
@N: FX271 :"c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full.vhd":314:6:314:7|Replicating instance THE_ENDPOINT.THE_ENDPOINT.reset_no_link (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 650 loads 1 time to improve timing.
@N: FX271 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":42:7:42:15|Replicating instance THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.THE_CONTROL\.reset_cnt (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 768 loads 3 times to improve timing.
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication


   4		0h:03m:41s		    -2.35ns		17231 /     20707
   5		0h:03m:41s		    -2.35ns		17267 /     20707
   6		0h:03m:42s		    -2.35ns		17268 /     20707
   7		0h:03m:42s		    -2.35ns		17269 /     20707
   8		0h:03m:43s		    -2.35ns		17270 /     20707

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:03m:36s; CPU Time elapsed 0h:03m:45s; Memory used current: 463MB peak: 542MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":35:9:35:11|Generating RAM THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.ram_1[31:0]
@N: FO126 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd":35:9:35:11|Generating RAM THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.ram[31:0]
@N: FO126 :"c:\users\ishra\muse_triggers_fpga\trbnet\basics\ram_16x16_dp.vhd":38:9:38:11|Generating RAM THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_regio\.regIO.the_addresses.THE_STAT_RAM.ram_1[15:0]
@N: FO126 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\trb3_tools.vhd":297:26:297:59|Generating RAM THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.coincidence_enable[10:0]
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_31_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_30_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_29_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_28_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_27_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_26_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_25_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_24_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_23_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_22_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_21_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_20_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_19_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_18_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_17_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_16_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_15_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_14_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_13_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_12_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_11_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_10_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_9_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_8_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_7_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_6_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_5_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_4_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_3_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_2_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_1_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\mux3x32.v":21:2:21:7|Boundary register PID_TRIG.TDC.Tdc.mux4.Q_0_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_7_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_6_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_5_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_4_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_3_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_2_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_1_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd":554:4:554:5|Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_0_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:04m:07s; CPU Time elapsed 0h:04m:19s; Memory used current: 483MB peak: 542MB)

@N: MT611 :|Automatically generated clock ComTrans|Write_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|refclkdiv2_rx_ch1_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|refclkdiv2_tx_ch_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

34 non-gated/non-generated clock tree(s) driving 143 clock pin(s) of sequential element(s)
38 gated/generated clock tree(s) driving 22510 clock pin(s) of sequential element(s)
0 instances converted, 22510 sequential instances remain driven by gated/generated clocks

==================================================================== Non-Gated/Non-Generated Clocks =====================================================================
Clock Tree ID     Driving Element                                             Drive Element Type     Fanout     Sample Instance                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0039       THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.PCSD_INST     PCSD                   110        THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0]      
@K:CKID0040       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[0\]\.c[0]                
@K:CKID0041       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[10\]\.c[10]              
@K:CKID0042       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[11\]\.c[11]              
@K:CKID0043       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[12\]\.c[12]              
@K:CKID0044       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[13\]\.c[13]              
@K:CKID0045       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[14\]\.c[14]              
@K:CKID0046       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[15\]\.c[15]              
@K:CKID0047       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[16\]\.c[16]              
@K:CKID0048       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[17\]\.c[17]              
@K:CKID0049       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[18\]\.c[18]              
@K:CKID0050       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[19\]\.c[19]              
@K:CKID0051       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[1\]\.c[1]                
@K:CKID0052       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[20\]\.c[20]              
@K:CKID0053       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[21\]\.c[21]              
@K:CKID0054       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[22\]\.c[22]              
@K:CKID0055       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[23\]\.c[23]              
@K:CKID0056       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[24\]\.c[24]              
@K:CKID0057       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[25\]\.c[25]              
@K:CKID0058       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[26\]\.c[26]              
@K:CKID0059       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[27\]\.c[27]              
@K:CKID0060       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[28\]\.c[28]              
@K:CKID0061       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[29\]\.c[29]              
@K:CKID0062       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[2\]\.c[2]                
@K:CKID0063       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[30\]\.c[30]              
@K:CKID0064       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[31\]\.c[31]              
@K:CKID0065       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[3\]\.c[3]                
@K:CKID0066       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[4\]\.c[4]                
@K:CKID0067       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[5\]\.c[5]                
@K:CKID0068       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[6\]\.c[6]                
@K:CKID0069       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[7\]\.c[7]                
@K:CKID0070       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[8\]\.c[8]                
@K:CKID0071       INP[31:0]                                                   port                   1          PID_TRIG.TDC.DataInReg.genblk1\[9\]\.c[9]                
@K:CKID0072       TRIGGER_LEFT                                                port                   1          THE_ENDPOINT.THE_ENDPOINT.THE_LVL1_HANDLER.tmg_edge_async
=========================================================================================================================================================================
=========================================================================================================================== Gated/Generated Clocks ===========================================================================================================================
Clock Tree ID     Driving Element                                     Drive Element Type     Fanout     Sample Instance                         Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       THE_MAIN_PLL.PLLInst_0                              EHXPLLF                14231      THE_RDO\.readout_tx_0\.busy_release     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       PID_TRIG.TDC.CG.PClk.PLLInst_0                      EHXPLLF                5975       PID_TRIG.TDC.ts.RenBlk                  Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       PID_TRIG.TDC.CG.P1Clk.PLLInst_0                     EHXPLLF                544        PID_TRIG.TDC.DataInReg.rst[31]          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0004       PID_TRIG.TDC.CG.P1Clk.PLLInst_0                     EHXPLLF                512        PID_TRIG.TDC.Tdc.fb31.Deg90.d7          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0005       THE_MAIN_PLL.PLLInst_0                              EHXPLLF                93         THE_RESET_HANDLER.async_pulse           Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0006       PID_TRIG.TDC.CG.P2Clk.PLLInst_0                     EHXPLLF                67         PID_TRIG.Blink.a                        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0007       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[0]      ORCALUT4               34         PID_TRIG.TDC.Tdc.fb0.TimeLtch[31]       No clocks found on inputs                                                                                                     
@K:CKID0008       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[1]      ORCALUT4               34         PID_TRIG.TDC.Tdc.fb1.TimeLtch[31]       No clocks found on inputs                                                                                                     
@K:CKID0009       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[2]      ORCALUT4               34         PID_TRIG.TDC.Tdc.fb2.TimeLtch[31]       No clocks found on inputs                                                                                                     
@K:CKID0010       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[3]      ORCALUT4               34         PID_TRIG.TDC.Tdc.fb3.TimeLtch[31]       No clocks found on inputs                                                                                                     
@K:CKID0011       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[4]      ORCALUT4               34         PID_TRIG.TDC.Tdc.fb4.TimeLtch[31]       No clocks found on inputs                                                                                                     
@K:CKID0012       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[5]      ORCALUT4               34         PID_TRIG.TDC.Tdc.fb5.TimeLtch[31]       No clocks found on inputs                                                                                                     
@K:CKID0013       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[6]      ORCALUT4               34         PID_TRIG.TDC.Tdc.fb6.TimeLtch[31]       No clocks found on inputs                                                                                                     
@K:CKID0014       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[7]      ORCALUT4               34         PID_TRIG.TDC.Tdc.fb7.TimeLtch[31]       No clocks found on inputs                                                                                                     
@K:CKID0015       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[8]      ORCALUT4               34         PID_TRIG.TDC.Tdc.fb8.TimeLtch[31]       No clocks found on inputs                                                                                                     
@K:CKID0016       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[9]      ORCALUT4               34         PID_TRIG.TDC.Tdc.fb9.TimeLtch[31]       No clocks found on inputs                                                                                                     
@K:CKID0017       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[10]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb10.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0018       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[11]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb11.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0019       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[12]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb12.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0020       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[13]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb13.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0021       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[14]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb14.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0022       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[15]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb15.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0023       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[16]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb16.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0024       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[17]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb17.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0025       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[18]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb18.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0026       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[19]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb19.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0027       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[20]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb20.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0028       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[21]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb21.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0029       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[22]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb22.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0030       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[23]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb23.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0031       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[24]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb24.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0032       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[25]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb25.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0033       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[26]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb26.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0034       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[27]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb27.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0035       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[28]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb28.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0036       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[29]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb29.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0037       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[30]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb30.TimeLtch[31]      No clocks found on inputs                                                                                                     
@K:CKID0038       PID_TRIG.TDC.DataInReg.Q_inferred_clock_RNO[31]     ORCALUT4               34         PID_TRIG.TDC.Tdc.fb31.TimeLtch[31]      No clocks found on inputs                                                                                                     
==============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:04m:11s; CPU Time elapsed 0h:04m:23s; Memory used current: 295MB peak: 542MB)

Writing Analyst data base C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:04m:16s; CPU Time elapsed 0h:04m:28s; Memory used current: 413MB peak: 542MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:04m:23s; CPU Time elapsed 0h:04m:35s; Memory used current: 436MB peak: 542MB)


Start final timing analysis (Real Time elapsed 0h:04m:25s; CPU Time elapsed 0h:04m:38s; Memory used current: 427MB peak: 542MB)

Warning: Found 68 combinational loops!
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]
1) instance inp_shift_0[20] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[20] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]
2) instance inp_shift_0_0[10] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[10] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]
3) instance inp_shift_0[27] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[27] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]
4) instance inp_shift_0[18] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[18] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]
5) instance inp_shift_0[2] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[2] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]
6) instance inp_shift_0[23] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[23] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]
7) instance inp_shift_0[26] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[26] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]
8) instance inp_shift_0[19] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[19] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]
9) instance inp_shift_0[31] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[31] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]
10) instance inp_shift_0[12] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[12] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]
11) instance inp_shift_0[8] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[8] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]
12) instance inp_shift_0[6] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[6] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]
13) instance inp_shift_0[11] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[11] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]
14) instance inp_shift_0[3] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[3] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]
15) instance inp_shift_0[16] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[16] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]
16) instance inp_shift_0[22] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[22] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]
17) instance inp_shift_0[9] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[9] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]
18) instance inp_shift_0[21] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[21] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]
19) instance inp_shift_0[7] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[7] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]
20) instance inp_shift_0_0[13] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[13] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]
21) instance inp_shift_0_0[1] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[1] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]
22) instance inp_shift_0_0_0[15] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0_0[15] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]
23) instance inp_shift_0[24] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[24] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]
24) instance inp_shift_0_0[30] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[30] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]
25) instance inp_shift_0[25] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[25] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]
26) instance inp_shift_0_0[28] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[28] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]
27) instance inp_shift_0[17] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[17] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]
28) instance inp_shift_0_0[4] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[4] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]
29) instance inp_shift_0_0[14] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[14] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]
30) instance inp_shift_0_0[29] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[29] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]
31) instance inp_shift_0[5] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[5] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]
32) instance inp_shift_0_0[0] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[0] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]
33) instance inp_stretch[35] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[35] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]
34) instance inp_stretch[34] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[34] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]
35) instance inp_stretch[33] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[33] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]
36) instance inp_stretch[32] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[32] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]
37) instance inp_stretch[31] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[31] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]
38) instance inp_stretch[30] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[30] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]
39) instance inp_stretch_1_0_a2[29] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a2[29] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]
40) instance inp_stretch[28] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[28] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]
41) instance inp_stretch[27] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[27] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]
42) instance inp_stretch[26] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[26] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]
43) instance inp_stretch_1_0_a3[25] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a3[25] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]
44) instance inp_stretch[24] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[24] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]
45) instance inp_stretch[23] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[23] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]
46) instance inp_stretch[22] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[22] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]
47) instance inp_stretch[21] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[21] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]
48) instance inp_stretch[20] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[20] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]
49) instance inp_stretch[19] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[19] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]
50) instance inp_stretch[18] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[18] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]
51) instance inp_stretch[17] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[17] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]
52) instance inp_stretch[16] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[16] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]
53) instance inp_stretch[15] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[15] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]
54) instance inp_stretch_1_0_a3[14] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a3[14] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]
55) instance inp_stretch_1_0_a2[13] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a2[13] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]
56) instance inp_stretch[12] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[12] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]
57) instance inp_stretch[11] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[11] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]
58) instance inp_stretch[10] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[10] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]
59) instance inp_stretch_1_0_a3[9] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a3[9] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]
60) instance inp_stretch[8] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[8] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]
61) instance inp_stretch[7] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[7] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]
62) instance inp_stretch[6] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[6] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]
63) instance inp_stretch[5] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[5] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]
64) instance inp_stretch[4] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[4] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]
65) instance inp_stretch[3] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[3] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]
66) instance inp_stretch[2] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[2] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]
67) instance inp_stretch[1] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[1] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]
@W: BN137 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]
68) instance inp_stretch[0] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[0] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]
End of loops
@W: MT246 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":766:4:766:10|Blackbox AGEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":752:4:752:10|Blackbox ALEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\workdir\cpll2.v":51:12:51:20|Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd":204:0:204:6|Blackbox SEDCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2551:0:2551:8|Blackbox PCSD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\workdir\pll_in200_out100.vhd":70:4:70:12|Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[0] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[0]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[1] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[1]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[2] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[2]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[3] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[3]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[4] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[4]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[5] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[5]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[6] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[6]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[7] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[7]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[8] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[8]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[9] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[9]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[10] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[10]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[11] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[11]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[12] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[12]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[13] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[13]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[14] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[14]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[15] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[15]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[16] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[16]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[17] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[17]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[18] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[18]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[19] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[19]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[20] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[20]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[21] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[21]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[22] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[22]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[23] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[23]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[24] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[24]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[25] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[25]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[26] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[26]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[27] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[27]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[28] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[28]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[29] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[29]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[30] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[30]"
@W: MT420 |Found inferred clock Input_Reg_32s|Q_inferred_clock[31] with period 1.29ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.DataInReg.Q[31]"
@W: MT420 |Found inferred clock Cpll2|CLKOS_inferred_clock with period 3.49ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.CG.P2Clk.CLKOS"
@W: MT420 |Found inferred clock Cpll1|CLKOP_inferred_clock with period 1.09ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.CG.P1Clk.CLKOP"
@W: MT420 |Found inferred clock Cpll1|CLKOS_inferred_clock with period 1.05ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.CG.P1Clk.CLKOS"
@W: MT420 |Found inferred clock Cpll|CLKOP_inferred_clock with period 5.72ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.CG.PClk.CLKOP"
@W: MT420 |Found inferred clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock with period 4.09ns. Please declare a user-defined clock on object "n:THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_half_clk_ch1"
@W: MT420 |Found inferred clock pll_in200_out100|CLKOP_inferred_clock with period 3.33ns. Please declare a user-defined clock on object "n:THE_MAIN_PLL.CLKOP"
@W: MT420 |Found inferred clock pll_in200_out100|CLKOK_inferred_clock with period 12.70ns. Please declare a user-defined clock on object "n:THE_MAIN_PLL.CLKOK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec  9 18:02:23 2020
#


Top view:               trb3_periph_blank
Requested Frequency:    78.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.042

                                                                                                       Requested     Estimated     Requested     Estimated                Clock        Clock                 
Starting Clock                                                                                         Frequency     Frequency     Period        Period        Slack      Type         Group                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cpll1|CLKOP_inferred_clock                                                                             920.7 MHz     391.3 MHz     1.086         2.556         -0.735     inferred     Autoconstr_clkgroup_3 
Cpll1|CLKOS_inferred_clock                                                                             956.8 MHz     406.6 MHz     1.045         2.460         -0.707     inferred     Autoconstr_clkgroup_2 
Cpll2|CLKOS_inferred_clock                                                                             286.7 MHz     243.7 MHz     3.487         4.103         -0.615     inferred     Autoconstr_clkgroup_4 
Cpll|CLKOP_inferred_clock                                                                              174.7 MHz     106.3 MHz     5.723         9.410         -1.843     inferred     Autoconstr_clkgroup_1 
Input_Reg_32s|Q_inferred_clock[0]                                                                      775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_38
Input_Reg_32s|Q_inferred_clock[1]                                                                      775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_37
Input_Reg_32s|Q_inferred_clock[2]                                                                      775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_36
Input_Reg_32s|Q_inferred_clock[3]                                                                      775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_35
Input_Reg_32s|Q_inferred_clock[4]                                                                      775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_34
Input_Reg_32s|Q_inferred_clock[5]                                                                      775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_33
Input_Reg_32s|Q_inferred_clock[6]                                                                      775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_32
Input_Reg_32s|Q_inferred_clock[7]                                                                      775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_31
Input_Reg_32s|Q_inferred_clock[8]                                                                      775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_30
Input_Reg_32s|Q_inferred_clock[9]                                                                      775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_29
Input_Reg_32s|Q_inferred_clock[10]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_28
Input_Reg_32s|Q_inferred_clock[11]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_27
Input_Reg_32s|Q_inferred_clock[12]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_26
Input_Reg_32s|Q_inferred_clock[13]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_25
Input_Reg_32s|Q_inferred_clock[14]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_24
Input_Reg_32s|Q_inferred_clock[15]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_23
Input_Reg_32s|Q_inferred_clock[16]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_22
Input_Reg_32s|Q_inferred_clock[17]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_21
Input_Reg_32s|Q_inferred_clock[18]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_20
Input_Reg_32s|Q_inferred_clock[19]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_19
Input_Reg_32s|Q_inferred_clock[20]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_18
Input_Reg_32s|Q_inferred_clock[21]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_17
Input_Reg_32s|Q_inferred_clock[22]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_16
Input_Reg_32s|Q_inferred_clock[23]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_15
Input_Reg_32s|Q_inferred_clock[24]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_14
Input_Reg_32s|Q_inferred_clock[25]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_13
Input_Reg_32s|Q_inferred_clock[26]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_12
Input_Reg_32s|Q_inferred_clock[27]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_11
Input_Reg_32s|Q_inferred_clock[28]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_10
Input_Reg_32s|Q_inferred_clock[29]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_9 
Input_Reg_32s|Q_inferred_clock[30]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_8 
Input_Reg_32s|Q_inferred_clock[31]                                                                     775.1 MHz     658.8 MHz     1.290         1.518         -0.228     inferred     Autoconstr_clkgroup_7 
pll_in200_out100|CLKOK_inferred_clock                                                                  78.7 MHz      67.8 MHz      12.699        14.741        -2.042     inferred     Autoconstr_clkgroup_0 
pll_in200_out100|CLKOP_inferred_clock                                                                  300.4 MHz     255.4 MHz     3.329         3.916         -0.587     inferred     Autoconstr_clkgroup_6 
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     244.7 MHz     208.0 MHz     4.087         4.808         -0.721     inferred     Autoconstr_clkgroup_5 
System                                                                                                 737.8 MHz     627.1 MHz     1.355         1.595         -0.239     system       system_clkgroup       
=============================================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                                                                                                                  |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                                            Ending                                                                                              |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                              System                                                                                              |  1.355       -0.239  |  No paths    -       |  No paths    -       |  No paths    -     
System                                                                                              pll_in200_out100|CLKOK_inferred_clock                                                               |  12.699      9.230   |  No paths    -       |  No paths    -       |  No paths    -     
System                                                                                              Cpll|CLKOP_inferred_clock                                                                           |  5.723       4.021   |  No paths    -       |  5.723       4.021   |  No paths    -     
System                                                                                              Cpll1|CLKOP_inferred_clock                                                                          |  1.086       1.002   |  No paths    -       |  1.086       -0.509  |  No paths    -     
System                                                                                              sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  |  4.087       2.384   |  No paths    -       |  No paths    -       |  No paths    -     
System                                                                                              pll_in200_out100|CLKOP_inferred_clock                                                               |  3.329       2.879   |  No paths    -       |  No paths    -       |  No paths    -     
pll_in200_out100|CLKOK_inferred_clock                                                               System                                                                                              |  12.699      1.221   |  No paths    -       |  No paths    -       |  No paths    -     
pll_in200_out100|CLKOK_inferred_clock                                                               pll_in200_out100|CLKOK_inferred_clock                                                               |  12.699      -2.042  |  No paths    -       |  No paths    -       |  No paths    -     
pll_in200_out100|CLKOK_inferred_clock                                                               Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
pll_in200_out100|CLKOK_inferred_clock                                                               Cpll2|CLKOS_inferred_clock                                                                          |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
pll_in200_out100|CLKOK_inferred_clock                                                               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
pll_in200_out100|CLKOK_inferred_clock                                                               pll_in200_out100|CLKOP_inferred_clock                                                               |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           System                                                                                              |  5.723       2.385   |  No paths    -       |  No paths    -       |  5.723       2.558 
Cpll|CLKOP_inferred_clock                                                                           pll_in200_out100|CLKOK_inferred_clock                                                               |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Cpll|CLKOP_inferred_clock                                                                           |  5.723       -1.010  |  5.723       3.095   |  2.862       -1.843  |  2.862       -1.765
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[31]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[30]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[29]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[28]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[27]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[26]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[25]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[24]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[23]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[22]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[21]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[20]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[19]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[18]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[17]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[16]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[15]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[14]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[13]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[12]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[11]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[10]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[9]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[8]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[7]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[6]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[5]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[4]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[3]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[2]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[1]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll|CLKOP_inferred_clock                                                                           Input_Reg_32s|Q_inferred_clock[0]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll1|CLKOS_inferred_clock                                                                          Cpll1|CLKOS_inferred_clock                                                                          |  1.045       -0.185  |  1.045       -0.108  |  0.523       -0.707  |  No paths    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[31]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[30]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[29]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[28]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[27]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[26]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[25]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[24]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[23]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[22]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[21]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[20]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[19]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[18]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[17]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[16]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[15]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[14]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[13]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[12]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[11]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[10]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[9]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[8]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[7]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[6]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[5]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[4]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[3]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[2]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[1]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOS_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[0]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Cpll1|CLKOS_inferred_clock                                                                          |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
Cpll1|CLKOP_inferred_clock                                                                          Cpll1|CLKOP_inferred_clock                                                                          |  1.086       -0.192  |  1.086       -0.067  |  0.543       -0.735  |  No paths    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[31]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[30]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[29]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[28]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[27]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[26]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[25]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[24]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[23]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[22]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[21]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[20]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[19]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[18]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[17]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[16]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[15]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[14]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[13]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[12]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[11]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[10]                                                                  |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[9]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[8]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[7]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[6]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[5]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[4]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[3]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[2]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[1]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll1|CLKOP_inferred_clock                                                                          Input_Reg_32s|Q_inferred_clock[0]                                                                   |  Diff grp    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
Cpll2|CLKOS_inferred_clock                                                                          Cpll1|CLKOP_inferred_clock                                                                          |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Cpll2|CLKOS_inferred_clock                                                                          Cpll2|CLKOS_inferred_clock                                                                          |  3.487       -0.615  |  No paths    -       |  No paths    -       |  No paths    -     
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  System                                                                                              |  4.087       0.921   |  No paths    -       |  No paths    -       |  No paths    -     
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  pll_in200_out100|CLKOK_inferred_clock                                                               |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  |  4.087       -0.721  |  No paths    -       |  No paths    -       |  No paths    -     
pll_in200_out100|CLKOP_inferred_clock                                                               System                                                                                              |  3.329       2.347   |  No paths    -       |  No paths    -       |  No paths    -     
pll_in200_out100|CLKOP_inferred_clock                                                               pll_in200_out100|CLKOK_inferred_clock                                                               |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
pll_in200_out100|CLKOP_inferred_clock                                                               pll_in200_out100|CLKOP_inferred_clock                                                               |  3.329       -0.587  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[31]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[31]                                                                  Input_Reg_32s|Q_inferred_clock[31]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[30]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[30]                                                                  Input_Reg_32s|Q_inferred_clock[30]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[29]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[29]                                                                  Input_Reg_32s|Q_inferred_clock[29]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[28]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[28]                                                                  Input_Reg_32s|Q_inferred_clock[28]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[27]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[27]                                                                  Input_Reg_32s|Q_inferred_clock[27]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[26]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[26]                                                                  Input_Reg_32s|Q_inferred_clock[26]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[25]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[25]                                                                  Input_Reg_32s|Q_inferred_clock[25]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[24]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[24]                                                                  Input_Reg_32s|Q_inferred_clock[24]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[23]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[23]                                                                  Input_Reg_32s|Q_inferred_clock[23]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[22]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[22]                                                                  Input_Reg_32s|Q_inferred_clock[22]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[21]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[21]                                                                  Input_Reg_32s|Q_inferred_clock[21]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[20]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[20]                                                                  Input_Reg_32s|Q_inferred_clock[20]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[19]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[19]                                                                  Input_Reg_32s|Q_inferred_clock[19]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[18]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[18]                                                                  Input_Reg_32s|Q_inferred_clock[18]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[17]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[17]                                                                  Input_Reg_32s|Q_inferred_clock[17]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[16]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[16]                                                                  Input_Reg_32s|Q_inferred_clock[16]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[15]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[15]                                                                  Input_Reg_32s|Q_inferred_clock[15]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[14]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[14]                                                                  Input_Reg_32s|Q_inferred_clock[14]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[13]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[13]                                                                  Input_Reg_32s|Q_inferred_clock[13]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[12]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[12]                                                                  Input_Reg_32s|Q_inferred_clock[12]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[11]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[11]                                                                  Input_Reg_32s|Q_inferred_clock[11]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[10]                                                                  Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[10]                                                                  Input_Reg_32s|Q_inferred_clock[10]                                                                  |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[9]                                                                   Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[9]                                                                   Input_Reg_32s|Q_inferred_clock[9]                                                                   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[8]                                                                   Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[8]                                                                   Input_Reg_32s|Q_inferred_clock[8]                                                                   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[7]                                                                   Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[7]                                                                   Input_Reg_32s|Q_inferred_clock[7]                                                                   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[6]                                                                   Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[6]                                                                   Input_Reg_32s|Q_inferred_clock[6]                                                                   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[5]                                                                   Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[5]                                                                   Input_Reg_32s|Q_inferred_clock[5]                                                                   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[4]                                                                   Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[4]                                                                   Input_Reg_32s|Q_inferred_clock[4]                                                                   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[3]                                                                   Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[3]                                                                   Input_Reg_32s|Q_inferred_clock[3]                                                                   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[2]                                                                   Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[2]                                                                   Input_Reg_32s|Q_inferred_clock[2]                                                                   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[1]                                                                   Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[1]                                                                   Input_Reg_32s|Q_inferred_clock[1]                                                                   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[0]                                                                   Cpll|CLKOP_inferred_clock                                                                           |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
Input_Reg_32s|Q_inferred_clock[0]                                                                   Input_Reg_32s|Q_inferred_clock[0]                                                                   |  1.290       -0.228  |  No paths    -       |  No paths    -       |  No paths    -     
==================================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Cpll1|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                     Arrival           
Instance                          Reference                      Type        Pin     Net       Time        Slack 
                                  Clock                                                                          
-----------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb20.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
PID_TRIG.TDC.Tdc.fb19.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
PID_TRIG.TDC.Tdc.fb17.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
PID_TRIG.TDC.Tdc.fb14.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
PID_TRIG.TDC.Tdc.fb13.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
PID_TRIG.TDC.Tdc.fb11.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
PID_TRIG.TDC.Tdc.fb10.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
PID_TRIG.TDC.Tdc.fb31.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
PID_TRIG.TDC.Tdc.fb5.Deg0.d0      Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
PID_TRIG.TDC.Tdc.fb28.Deg0.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     Q       c1[0]     1.193       -0.735
=================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                     Required           
Instance                            Reference                      Type        Pin     Net       Time         Slack 
                                    Clock                                                                           
--------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb31.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
PID_TRIG.TDC.Tdc.fb22.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
PID_TRIG.TDC.Tdc.fb4.Deg180.d0      Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
PID_TRIG.TDC.Tdc.fb12.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
PID_TRIG.TDC.Tdc.fb20.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
PID_TRIG.TDC.Tdc.fb28.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
PID_TRIG.TDC.Tdc.fb19.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
PID_TRIG.TDC.Tdc.fb1.Deg180.d0      Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
PID_TRIG.TDC.Tdc.fb9.Deg180.d0      Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
PID_TRIG.TDC.Tdc.fb17.Deg180.d0     Cpll1|CLKOP_inferred_clock     FD1P3AY     D       c1[0]     0.459        -0.735
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.735

    Number of logic level(s):                0
    Starting point:                          PID_TRIG.TDC.Tdc.fb20.Deg0.d0 / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb20.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb20.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                               Net         -        -       -         -           4         
PID_TRIG.TDC.Tdc.fb20.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
=================================================================================================


Path information for path number 2: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.735

    Number of logic level(s):                0
    Starting point:                          PID_TRIG.TDC.Tdc.fb19.Deg0.d0 / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb19.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb19.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                               Net         -        -       -         -           4         
PID_TRIG.TDC.Tdc.fb19.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
=================================================================================================


Path information for path number 3: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.735

    Number of logic level(s):                0
    Starting point:                          PID_TRIG.TDC.Tdc.fb17.Deg0.d0 / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb17.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb17.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                               Net         -        -       -         -           4         
PID_TRIG.TDC.Tdc.fb17.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
=================================================================================================


Path information for path number 4: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.735

    Number of logic level(s):                0
    Starting point:                          PID_TRIG.TDC.Tdc.fb14.Deg0.d0 / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb14.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb14.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                               Net         -        -       -         -           4         
PID_TRIG.TDC.Tdc.fb14.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
=================================================================================================


Path information for path number 5: 
      Requested Period:                      0.543
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.459

    - Propagation time:                      1.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.735

    Number of logic level(s):                0
    Starting point:                          PID_TRIG.TDC.Tdc.fb13.Deg0.d0 / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb13.Deg180.d0 / D
    The start point is clocked by            Cpll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb13.Deg0.d0       FD1P3AY     Q        Out     1.193     1.193       -         
c1[0]                               Net         -        -       -         -           4         
PID_TRIG.TDC.Tdc.fb13.Deg180.d0     FD1P3AY     D        In      0.000     1.193       -         
=================================================================================================




====================================
Detailed Report for Clock: Cpll1|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                     Arrival           
Instance                           Reference                      Type        Pin     Net       Time        Slack 
                                   Clock                                                                          
------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb20.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
PID_TRIG.TDC.Tdc.fb19.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
PID_TRIG.TDC.Tdc.fb17.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
PID_TRIG.TDC.Tdc.fb14.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
PID_TRIG.TDC.Tdc.fb13.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
PID_TRIG.TDC.Tdc.fb11.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
PID_TRIG.TDC.Tdc.fb10.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
PID_TRIG.TDC.Tdc.fb31.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
PID_TRIG.TDC.Tdc.fb5.Deg90.d0      Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
PID_TRIG.TDC.Tdc.fb28.Deg90.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     Q       c2[0]     1.145       -0.707
==================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                     Required           
Instance                            Reference                      Type        Pin     Net       Time         Slack 
                                    Clock                                                                           
--------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb31.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
PID_TRIG.TDC.Tdc.fb22.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
PID_TRIG.TDC.Tdc.fb4.Deg270.d0      Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
PID_TRIG.TDC.Tdc.fb12.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
PID_TRIG.TDC.Tdc.fb20.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
PID_TRIG.TDC.Tdc.fb28.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
PID_TRIG.TDC.Tdc.fb19.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
PID_TRIG.TDC.Tdc.fb1.Deg270.d0      Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
PID_TRIG.TDC.Tdc.fb9.Deg270.d0      Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
PID_TRIG.TDC.Tdc.fb17.Deg270.d0     Cpll1|CLKOS_inferred_clock     FD1P3AY     D       c2[0]     0.438        -0.707
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          PID_TRIG.TDC.Tdc.fb20.Deg90.d0 / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb20.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb20.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                               Net         -        -       -         -           3         
PID_TRIG.TDC.Tdc.fb20.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
=================================================================================================


Path information for path number 2: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          PID_TRIG.TDC.Tdc.fb19.Deg90.d0 / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb19.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb19.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                               Net         -        -       -         -           3         
PID_TRIG.TDC.Tdc.fb19.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
=================================================================================================


Path information for path number 3: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          PID_TRIG.TDC.Tdc.fb17.Deg90.d0 / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb17.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb17.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                               Net         -        -       -         -           3         
PID_TRIG.TDC.Tdc.fb17.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
=================================================================================================


Path information for path number 4: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          PID_TRIG.TDC.Tdc.fb14.Deg90.d0 / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb14.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb14.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                               Net         -        -       -         -           3         
PID_TRIG.TDC.Tdc.fb14.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
=================================================================================================


Path information for path number 5: 
      Requested Period:                      0.523
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.438

    - Propagation time:                      1.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.707

    Number of logic level(s):                0
    Starting point:                          PID_TRIG.TDC.Tdc.fb13.Deg90.d0 / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb13.Deg270.d0 / D
    The start point is clocked by            Cpll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOS_inferred_clock [falling] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb13.Deg90.d0      FD1P3AY     Q        Out     1.145     1.145       -         
c2[0]                               Net         -        -       -         -           3         
PID_TRIG.TDC.Tdc.fb13.Deg270.d0     FD1P3AY     D        In      0.000     1.145       -         
=================================================================================================




====================================
Detailed Report for Clock: Cpll2|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                        Arrival           
Instance                    Reference                      Type        Pin     Net          Time        Slack 
                            Clock                                                                             
--------------------------------------------------------------------------------------------------------------
PID_TRIG.Blink.count[0]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[0]     0.982       -0.615
PID_TRIG.Blink.count[1]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[1]     0.982       -0.565
PID_TRIG.Blink.count[2]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[2]     0.982       -0.565
PID_TRIG.Blink.count[3]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[3]     0.982       -0.515
PID_TRIG.Blink.count[4]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[4]     0.982       -0.515
PID_TRIG.Blink.count[5]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[5]     0.982       -0.465
PID_TRIG.Blink.count[6]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[6]     0.982       -0.465
PID_TRIG.Blink.count[7]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[7]     0.982       -0.415
PID_TRIG.Blink.count[8]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[8]     0.982       -0.415
PID_TRIG.Blink.count[9]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[9]     0.982       -0.365
==============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                           Required           
Instance                     Reference                      Type        Pin     Net             Time         Slack 
                             Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------
PID_TRIG.Blink.count[31]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[31]     3.403        -0.615
PID_TRIG.Blink.count[29]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[29]     3.403        -0.565
PID_TRIG.Blink.count[30]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[30]     3.403        -0.565
PID_TRIG.Blink.count[27]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[27]     3.403        -0.515
PID_TRIG.Blink.count[28]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[28]     3.403        -0.515
PID_TRIG.Blink.count[25]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[25]     3.403        -0.465
PID_TRIG.Blink.count[26]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[26]     3.403        -0.465
PID_TRIG.Blink.count[23]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[23]     3.403        -0.415
PID_TRIG.Blink.count[24]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[24]     3.403        -0.415
PID_TRIG.Blink.count[21]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[21]     3.403        -0.365
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      4.018
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.615

    Number of logic level(s):                17
    Starting point:                          PID_TRIG.Blink.count[0] / Q
    Ending point:                            PID_TRIG.Blink.count[31] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                               Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_TRIG.Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                           Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
PID_TRIG.Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.956       -         
count_cry[30]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.956       -         
PID_TRIG.Blink.count_s_0[31]       CCU2C       S0       Out     1.063     4.018       -         
count_s[31]                        Net         -        -       -         -           1         
PID_TRIG.Blink.count[31]           FD1S3AX     D        In      0.000     4.018       -         
================================================================================================


Path information for path number 2: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          PID_TRIG.Blink.count[1] / Q
    Ending point:                            PID_TRIG.Blink.count[31] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                               Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_TRIG.Blink.count[1]            FD1S3AX     Q        Out     0.982     0.982       -         
count[1]                           Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       A0       In      0.000     0.982       -         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[2]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.206       -         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[4]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.256       -         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[6]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.306       -         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[8]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.356       -         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[10]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.406       -         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.456       -         
count_cry[12]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.456       -         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[14]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.506       -         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[16]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.556       -         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[18]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.606       -         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[20]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.656       -         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[22]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.706       -         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[24]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.756       -         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[26]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.806       -         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[28]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.856       -         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[30]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.906       -         
PID_TRIG.Blink.count_s_0[31]       CCU2C       S0       Out     1.063     3.968       -         
count_s[31]                        Net         -        -       -         -           1         
PID_TRIG.Blink.count[31]           FD1S3AX     D        In      0.000     3.968       -         
================================================================================================


Path information for path number 3: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          PID_TRIG.Blink.count[2] / Q
    Ending point:                            PID_TRIG.Blink.count[31] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                               Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_TRIG.Blink.count[2]            FD1S3AX     Q        Out     0.982     0.982       -         
count[2]                           Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       A1       In      0.000     0.982       -         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[2]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.206       -         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[4]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.256       -         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[6]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.306       -         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[8]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.356       -         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[10]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.406       -         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.456       -         
count_cry[12]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.456       -         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[14]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.506       -         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[16]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.556       -         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[18]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.606       -         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[20]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.656       -         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[22]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.706       -         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[24]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.756       -         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[26]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.806       -         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[28]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.856       -         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[30]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.906       -         
PID_TRIG.Blink.count_s_0[31]       CCU2C       S0       Out     1.063     3.968       -         
count_s[31]                        Net         -        -       -         -           1         
PID_TRIG.Blink.count[31]           FD1S3AX     D        In      0.000     3.968       -         
================================================================================================


Path information for path number 4: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          PID_TRIG.Blink.count[0] / Q
    Ending point:                            PID_TRIG.Blink.count[29] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                               Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_TRIG.Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                           Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
PID_TRIG.Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       S0       Out     1.063     3.968       -         
count_s[29]                        Net         -        -       -         -           1         
PID_TRIG.Blink.count[29]           FD1S3AX     D        In      0.000     3.968       -         
================================================================================================


Path information for path number 5: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          PID_TRIG.Blink.count[0] / Q
    Ending point:                            PID_TRIG.Blink.count[30] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                               Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_TRIG.Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                           Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
PID_TRIG.Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       S1       Out     1.063     3.968       -         
count_s[30]                        Net         -        -       -         -           1         
PID_TRIG.Blink.count[30]           FD1S3AX     D        In      0.000     3.968       -         
================================================================================================




====================================
Detailed Report for Clock: Cpll|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                     Arrival           
Instance                        Reference                     Type        Pin     Net        Time        Slack 
                                Clock                                                                          
---------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.ts.hc.cnt9.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[9]      0.982       -1.843
PID_TRIG.TDC.ts.hc.cnt4.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[4]      0.982       -1.843
PID_TRIG.TDC.ts.hc.cnt1.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[1]      0.982       -1.843
PID_TRIG.TDC.ts.hc.cnt11.cy     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[11]     0.982       -1.843
PID_TRIG.TDC.ts.hc.cnt8.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[8]      0.982       -1.843
PID_TRIG.TDC.ts.hc.cnt3.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[3]      0.982       -1.843
PID_TRIG.TDC.ts.hc.cnt15.cy     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[15]     0.982       -1.843
PID_TRIG.TDC.ts.hc.cnt6.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[6]      0.982       -1.843
PID_TRIG.TDC.ts.hc.cnt7.cy      Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[7]      0.982       -1.843
PID_TRIG.TDC.ts.hc.cnt13.cy     Cpll|CLKOP_inferred_clock     FD1S3AX     Q       cy[13]     0.982       -1.843
===============================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                         Required           
Instance                       Reference                     Type        Pin     Net            Time         Slack 
                               Clock                                                                               
-------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.ts.hc.ehit[0]     Cpll|CLKOP_inferred_clock     FD1S3AX     D       ehitd_0[0]     2.816        -1.843
PID_TRIG.TDC.ts.hc.ehit[1]     Cpll|CLKOP_inferred_clock     FD1S3AX     D       ehitd_0[1]     2.816        -1.843
PID_TRIG.TDC.ts.hc.ehit[2]     Cpll|CLKOP_inferred_clock     FD1S3AX     D       ehitd_0[2]     2.816        -1.843
PID_TRIG.TDC.ts.hc.ehit[3]     Cpll|CLKOP_inferred_clock     FD1S3AX     D       ehitd_0[3]     2.816        -1.843
PID_TRIG.TDC.ts.hc.ehit[4]     Cpll|CLKOP_inferred_clock     FD1S3AX     D       ehitd_0[4]     2.816        -1.843
PID_TRIG.TDC.ts.hc.ehit[5]     Cpll|CLKOP_inferred_clock     FD1S3AX     D       ehitd_0[5]     2.816        -1.843
PID_TRIG.TDC.ts.hc.ehit[6]     Cpll|CLKOP_inferred_clock     FD1S3AX     D       ehitd_0[6]     2.816        -1.843
PID_TRIG.TDC.ts.hc.ehit[7]     Cpll|CLKOP_inferred_clock     FD1S3AX     D       ehitd_0[7]     2.816        -1.843
PID_TRIG.TDC.ts.hc.ehit[8]     Cpll|CLKOP_inferred_clock     FD1S3AX     D       ehitd_0[8]     2.816        -1.843
PID_TRIG.TDC.ts.hc.ehit[9]     Cpll|CLKOP_inferred_clock     FD1S3AX     D       ehitd_0[9]     2.816        -1.843
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.862
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.816

    - Propagation time:                      4.659
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.843

    Number of logic level(s):                4
    Starting point:                          PID_TRIG.TDC.ts.hc.cnt9.cy / Q
    Ending point:                            PID_TRIG.TDC.ts.hc.ehit[0] / D
    The start point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.ts.hc.cnt9.cy       FD1S3AX      Q        Out     0.982     0.982       -         
cy[9]                            Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.max_17        ORCALUT4     B        In      0.000     0.982       -         
PID_TRIG.TDC.ts.hc.max_17        ORCALUT4     Z        Out     0.923     1.906       -         
max_17                           Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.max_28        ORCALUT4     B        In      0.000     1.906       -         
PID_TRIG.TDC.ts.hc.max_28        ORCALUT4     Z        Out     1.010     2.916       -         
max_28                           Net          -        -       -         -           2         
PID_TRIG.TDC.ts.hc.ehit5_i_1     ORCALUT4     C        In      0.000     2.916       -         
PID_TRIG.TDC.ts.hc.ehit5_i_1     ORCALUT4     Z        Out     1.340     4.256       -         
ehit5_i_1                        Net          -        -       -         -           32        
PID_TRIG.TDC.ts.hc.ehitd[0]      ORCALUT4     B        In      0.000     4.256       -         
PID_TRIG.TDC.ts.hc.ehitd[0]      ORCALUT4     Z        Out     0.403     4.659       -         
ehitd_0[0]                       Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.ehit[0]       FD1S3AX      D        In      0.000     4.659       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      2.862
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.816

    - Propagation time:                      4.659
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.843

    Number of logic level(s):                4
    Starting point:                          PID_TRIG.TDC.ts.hc.cnt4.cy / Q
    Ending point:                            PID_TRIG.TDC.ts.hc.ehit[0] / D
    The start point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.ts.hc.cnt4.cy       FD1S3AX      Q        Out     0.982     0.982       -         
cy[4]                            Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.max_18        ORCALUT4     A        In      0.000     0.982       -         
PID_TRIG.TDC.ts.hc.max_18        ORCALUT4     Z        Out     0.923     1.906       -         
max_18                           Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.max_28        ORCALUT4     C        In      0.000     1.906       -         
PID_TRIG.TDC.ts.hc.max_28        ORCALUT4     Z        Out     1.010     2.916       -         
max_28                           Net          -        -       -         -           2         
PID_TRIG.TDC.ts.hc.ehit5_i_1     ORCALUT4     C        In      0.000     2.916       -         
PID_TRIG.TDC.ts.hc.ehit5_i_1     ORCALUT4     Z        Out     1.340     4.256       -         
ehit5_i_1                        Net          -        -       -         -           32        
PID_TRIG.TDC.ts.hc.ehitd[0]      ORCALUT4     B        In      0.000     4.256       -         
PID_TRIG.TDC.ts.hc.ehitd[0]      ORCALUT4     Z        Out     0.403     4.659       -         
ehitd_0[0]                       Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.ehit[0]       FD1S3AX      D        In      0.000     4.659       -         
===============================================================================================


Path information for path number 3: 
      Requested Period:                      2.862
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.816

    - Propagation time:                      4.659
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.843

    Number of logic level(s):                4
    Starting point:                          PID_TRIG.TDC.ts.hc.cnt1.cy / Q
    Ending point:                            PID_TRIG.TDC.ts.hc.ehit[0] / D
    The start point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.ts.hc.cnt1.cy       FD1S3AX      Q        Out     0.982     0.982       -         
cy[1]                            Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.max_19        ORCALUT4     B        In      0.000     0.982       -         
PID_TRIG.TDC.ts.hc.max_19        ORCALUT4     Z        Out     0.923     1.906       -         
max_19                           Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.max_28        ORCALUT4     D        In      0.000     1.906       -         
PID_TRIG.TDC.ts.hc.max_28        ORCALUT4     Z        Out     1.010     2.916       -         
max_28                           Net          -        -       -         -           2         
PID_TRIG.TDC.ts.hc.ehit5_i_1     ORCALUT4     C        In      0.000     2.916       -         
PID_TRIG.TDC.ts.hc.ehit5_i_1     ORCALUT4     Z        Out     1.340     4.256       -         
ehit5_i_1                        Net          -        -       -         -           32        
PID_TRIG.TDC.ts.hc.ehitd[0]      ORCALUT4     B        In      0.000     4.256       -         
PID_TRIG.TDC.ts.hc.ehitd[0]      ORCALUT4     Z        Out     0.403     4.659       -         
ehitd_0[0]                       Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.ehit[0]       FD1S3AX      D        In      0.000     4.659       -         
===============================================================================================


Path information for path number 4: 
      Requested Period:                      2.862
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.816

    - Propagation time:                      4.659
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.843

    Number of logic level(s):                4
    Starting point:                          PID_TRIG.TDC.ts.hc.cnt11.cy / Q
    Ending point:                            PID_TRIG.TDC.ts.hc.ehit[0] / D
    The start point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.ts.hc.cnt11.cy      FD1S3AX      Q        Out     0.982     0.982       -         
cy[11]                           Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.max_17        ORCALUT4     D        In      0.000     0.982       -         
PID_TRIG.TDC.ts.hc.max_17        ORCALUT4     Z        Out     0.923     1.906       -         
max_17                           Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.max_28        ORCALUT4     B        In      0.000     1.906       -         
PID_TRIG.TDC.ts.hc.max_28        ORCALUT4     Z        Out     1.010     2.916       -         
max_28                           Net          -        -       -         -           2         
PID_TRIG.TDC.ts.hc.ehit5_i_1     ORCALUT4     C        In      0.000     2.916       -         
PID_TRIG.TDC.ts.hc.ehit5_i_1     ORCALUT4     Z        Out     1.340     4.256       -         
ehit5_i_1                        Net          -        -       -         -           32        
PID_TRIG.TDC.ts.hc.ehitd[0]      ORCALUT4     B        In      0.000     4.256       -         
PID_TRIG.TDC.ts.hc.ehitd[0]      ORCALUT4     Z        Out     0.403     4.659       -         
ehitd_0[0]                       Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.ehit[0]       FD1S3AX      D        In      0.000     4.659       -         
===============================================================================================


Path information for path number 5: 
      Requested Period:                      2.862
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.816

    - Propagation time:                      4.659
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.843

    Number of logic level(s):                4
    Starting point:                          PID_TRIG.TDC.ts.hc.cnt8.cy / Q
    Ending point:                            PID_TRIG.TDC.ts.hc.ehit[0] / D
    The start point is clocked by            Cpll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.ts.hc.cnt8.cy       FD1S3AX      Q        Out     0.982     0.982       -         
cy[8]                            Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.max_17        ORCALUT4     A        In      0.000     0.982       -         
PID_TRIG.TDC.ts.hc.max_17        ORCALUT4     Z        Out     0.923     1.906       -         
max_17                           Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.max_28        ORCALUT4     B        In      0.000     1.906       -         
PID_TRIG.TDC.ts.hc.max_28        ORCALUT4     Z        Out     1.010     2.916       -         
max_28                           Net          -        -       -         -           2         
PID_TRIG.TDC.ts.hc.ehit5_i_1     ORCALUT4     C        In      0.000     2.916       -         
PID_TRIG.TDC.ts.hc.ehit5_i_1     ORCALUT4     Z        Out     1.340     4.256       -         
ehit5_i_1                        Net          -        -       -         -           32        
PID_TRIG.TDC.ts.hc.ehitd[0]      ORCALUT4     B        In      0.000     4.256       -         
PID_TRIG.TDC.ts.hc.ehitd[0]      ORCALUT4     Z        Out     0.403     4.659       -         
ehitd_0[0]                       Net          -        -       -         -           1         
PID_TRIG.TDC.ts.hc.ehit[0]       FD1S3AX      D        In      0.000     4.659       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                           Arrival           
Instance                      Reference                             Type        Pin     Net      Time        Slack 
                              Clock                                                                                
-------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb0.vd1a     Input_Reg_32s|Q_inferred_clock[0]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb0.vd2a     Input_Reg_32s|Q_inferred_clock[0]     FD1S3DX     Q       vd2a     1.069       -0.228
===================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                Required           
Instance                      Reference                             Type        Pin     Net           Time         Slack 
                              Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb0.vd1a     Input_Reg_32s|Q_inferred_clock[0]     FD1S3DX     D       N_90384_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb0.vd2a     Input_Reg_32s|Q_inferred_clock[0]     FD1S3DX     D       N_90383_0     1.244        -0.228
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb0.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb0.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[0] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[0] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb0.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb0.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb0.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_90384_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb0.vd1a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb0.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb0.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[0] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[0] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb0.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb0.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb0.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_90383_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb0.vd2a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[1]
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                           Arrival           
Instance                      Reference                             Type        Pin     Net      Time        Slack 
                              Clock                                                                                
-------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb1.vd1a     Input_Reg_32s|Q_inferred_clock[1]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb1.vd2a     Input_Reg_32s|Q_inferred_clock[1]     FD1S3DX     Q       vd2a     1.069       -0.228
===================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                Required           
Instance                      Reference                             Type        Pin     Net           Time         Slack 
                              Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb1.vd1a     Input_Reg_32s|Q_inferred_clock[1]     FD1S3DX     D       N_90514_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb1.vd2a     Input_Reg_32s|Q_inferred_clock[1]     FD1S3DX     D       N_90513_0     1.244        -0.228
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb1.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb1.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[1] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[1] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb1.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb1.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb1.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_90514_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb1.vd1a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb1.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb1.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[1] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[1] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb1.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb1.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb1.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_90513_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb1.vd2a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[2]
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                           Arrival           
Instance                      Reference                             Type        Pin     Net      Time        Slack 
                              Clock                                                                                
-------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb2.vd1a     Input_Reg_32s|Q_inferred_clock[2]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb2.vd2a     Input_Reg_32s|Q_inferred_clock[2]     FD1S3DX     Q       vd2a     1.069       -0.228
===================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                Required           
Instance                      Reference                             Type        Pin     Net           Time         Slack 
                              Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb2.vd1a     Input_Reg_32s|Q_inferred_clock[2]     FD1S3DX     D       N_90644_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb2.vd2a     Input_Reg_32s|Q_inferred_clock[2]     FD1S3DX     D       N_90643_0     1.244        -0.228
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb2.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb2.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[2] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[2] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb2.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb2.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb2.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_90644_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb2.vd1a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb2.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb2.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[2] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[2] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb2.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb2.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb2.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_90643_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb2.vd2a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[3]
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                           Arrival           
Instance                      Reference                             Type        Pin     Net      Time        Slack 
                              Clock                                                                                
-------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb3.vd1a     Input_Reg_32s|Q_inferred_clock[3]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb3.vd2a     Input_Reg_32s|Q_inferred_clock[3]     FD1S3DX     Q       vd2a     1.069       -0.228
===================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                Required           
Instance                      Reference                             Type        Pin     Net           Time         Slack 
                              Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb3.vd1a     Input_Reg_32s|Q_inferred_clock[3]     FD1S3DX     D       N_90774_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb3.vd2a     Input_Reg_32s|Q_inferred_clock[3]     FD1S3DX     D       N_90773_0     1.244        -0.228
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb3.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb3.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[3] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[3] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb3.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb3.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb3.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_90774_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb3.vd1a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb3.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb3.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[3] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[3] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb3.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb3.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb3.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_90773_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb3.vd2a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[4]
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                           Arrival           
Instance                      Reference                             Type        Pin     Net      Time        Slack 
                              Clock                                                                                
-------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb4.vd1a     Input_Reg_32s|Q_inferred_clock[4]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb4.vd2a     Input_Reg_32s|Q_inferred_clock[4]     FD1S3DX     Q       vd2a     1.069       -0.228
===================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                Required           
Instance                      Reference                             Type        Pin     Net           Time         Slack 
                              Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb4.vd1a     Input_Reg_32s|Q_inferred_clock[4]     FD1S3DX     D       N_90904_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb4.vd2a     Input_Reg_32s|Q_inferred_clock[4]     FD1S3DX     D       N_90903_0     1.244        -0.228
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb4.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb4.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[4] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[4] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb4.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb4.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb4.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_90904_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb4.vd1a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb4.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb4.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[4] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[4] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb4.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb4.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb4.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_90903_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb4.vd2a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[5]
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                           Arrival           
Instance                      Reference                             Type        Pin     Net      Time        Slack 
                              Clock                                                                                
-------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb5.vd1a     Input_Reg_32s|Q_inferred_clock[5]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb5.vd2a     Input_Reg_32s|Q_inferred_clock[5]     FD1S3DX     Q       vd2a     1.069       -0.228
===================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                Required           
Instance                      Reference                             Type        Pin     Net           Time         Slack 
                              Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb5.vd1a     Input_Reg_32s|Q_inferred_clock[5]     FD1S3DX     D       N_91034_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb5.vd2a     Input_Reg_32s|Q_inferred_clock[5]     FD1S3DX     D       N_91033_0     1.244        -0.228
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb5.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb5.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[5] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[5] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb5.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb5.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb5.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91034_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb5.vd1a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb5.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb5.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[5] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[5] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb5.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb5.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb5.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91033_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb5.vd2a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[6]
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                           Arrival           
Instance                      Reference                             Type        Pin     Net      Time        Slack 
                              Clock                                                                                
-------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb6.vd1a     Input_Reg_32s|Q_inferred_clock[6]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb6.vd2a     Input_Reg_32s|Q_inferred_clock[6]     FD1S3DX     Q       vd2a     1.069       -0.228
===================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                Required           
Instance                      Reference                             Type        Pin     Net           Time         Slack 
                              Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb6.vd1a     Input_Reg_32s|Q_inferred_clock[6]     FD1S3DX     D       N_91164_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb6.vd2a     Input_Reg_32s|Q_inferred_clock[6]     FD1S3DX     D       N_91163_0     1.244        -0.228
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb6.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb6.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[6] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[6] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb6.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb6.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb6.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91164_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb6.vd1a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb6.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb6.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[6] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[6] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb6.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb6.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb6.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91163_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb6.vd2a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[7]
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                           Arrival           
Instance                      Reference                             Type        Pin     Net      Time        Slack 
                              Clock                                                                                
-------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb7.vd1a     Input_Reg_32s|Q_inferred_clock[7]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb7.vd2a     Input_Reg_32s|Q_inferred_clock[7]     FD1S3DX     Q       vd2a     1.069       -0.228
===================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                Required           
Instance                      Reference                             Type        Pin     Net           Time         Slack 
                              Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb7.vd1a     Input_Reg_32s|Q_inferred_clock[7]     FD1S3DX     D       N_91294_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb7.vd2a     Input_Reg_32s|Q_inferred_clock[7]     FD1S3DX     D       N_91293_0     1.244        -0.228
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb7.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb7.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[7] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[7] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb7.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb7.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb7.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91294_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb7.vd1a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb7.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb7.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[7] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[7] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb7.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb7.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb7.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91293_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb7.vd2a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[8]
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                           Arrival           
Instance                      Reference                             Type        Pin     Net      Time        Slack 
                              Clock                                                                                
-------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb8.vd1a     Input_Reg_32s|Q_inferred_clock[8]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb8.vd2a     Input_Reg_32s|Q_inferred_clock[8]     FD1S3DX     Q       vd2a     1.069       -0.228
===================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                Required           
Instance                      Reference                             Type        Pin     Net           Time         Slack 
                              Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb8.vd1a     Input_Reg_32s|Q_inferred_clock[8]     FD1S3DX     D       N_91424_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb8.vd2a     Input_Reg_32s|Q_inferred_clock[8]     FD1S3DX     D       N_91423_0     1.244        -0.228
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb8.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb8.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[8] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[8] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb8.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb8.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb8.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91424_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb8.vd1a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb8.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb8.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[8] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[8] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb8.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb8.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb8.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91423_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb8.vd2a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[9]
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                           Arrival           
Instance                      Reference                             Type        Pin     Net      Time        Slack 
                              Clock                                                                                
-------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb9.vd1a     Input_Reg_32s|Q_inferred_clock[9]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb9.vd2a     Input_Reg_32s|Q_inferred_clock[9]     FD1S3DX     Q       vd2a     1.069       -0.228
===================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                Required           
Instance                      Reference                             Type        Pin     Net           Time         Slack 
                              Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb9.vd1a     Input_Reg_32s|Q_inferred_clock[9]     FD1S3DX     D       N_91554_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb9.vd2a     Input_Reg_32s|Q_inferred_clock[9]     FD1S3DX     D       N_91553_0     1.244        -0.228
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb9.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb9.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[9] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[9] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb9.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb9.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb9.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91554_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb9.vd1a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb9.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb9.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[9] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[9] [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb9.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                            Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb9.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb9.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91553_0                       Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb9.vd2a       FD1S3DX      D        In      0.000     1.472       -         
==============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[10]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb10.vd1a     Input_Reg_32s|Q_inferred_clock[10]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb10.vd2a     Input_Reg_32s|Q_inferred_clock[10]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb10.vd1a     Input_Reg_32s|Q_inferred_clock[10]     FD1S3DX     D       N_91684_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb10.vd2a     Input_Reg_32s|Q_inferred_clock[10]     FD1S3DX     D       N_91683_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb10.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb10.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[10] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[10] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb10.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb10.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb10.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91684_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb10.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb10.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb10.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[10] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[10] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb10.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb10.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb10.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91683_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb10.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[11]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb11.vd1a     Input_Reg_32s|Q_inferred_clock[11]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb11.vd2a     Input_Reg_32s|Q_inferred_clock[11]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb11.vd1a     Input_Reg_32s|Q_inferred_clock[11]     FD1S3DX     D       N_91814_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb11.vd2a     Input_Reg_32s|Q_inferred_clock[11]     FD1S3DX     D       N_91813_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb11.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb11.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[11] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[11] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb11.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb11.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb11.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91814_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb11.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb11.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb11.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[11] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[11] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb11.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb11.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb11.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91813_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb11.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[12]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb12.vd1a     Input_Reg_32s|Q_inferred_clock[12]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb12.vd2a     Input_Reg_32s|Q_inferred_clock[12]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb12.vd1a     Input_Reg_32s|Q_inferred_clock[12]     FD1S3DX     D       N_91944_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb12.vd2a     Input_Reg_32s|Q_inferred_clock[12]     FD1S3DX     D       N_91943_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb12.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb12.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[12] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[12] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb12.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb12.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb12.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91944_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb12.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb12.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb12.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[12] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[12] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb12.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb12.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb12.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_91943_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb12.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[13]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb13.vd1a     Input_Reg_32s|Q_inferred_clock[13]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb13.vd2a     Input_Reg_32s|Q_inferred_clock[13]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb13.vd1a     Input_Reg_32s|Q_inferred_clock[13]     FD1S3DX     D       N_92074_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb13.vd2a     Input_Reg_32s|Q_inferred_clock[13]     FD1S3DX     D       N_92073_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb13.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb13.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[13] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[13] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb13.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb13.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb13.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92074_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb13.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb13.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb13.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[13] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[13] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb13.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb13.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb13.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92073_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb13.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[14]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb14.vd1a     Input_Reg_32s|Q_inferred_clock[14]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb14.vd2a     Input_Reg_32s|Q_inferred_clock[14]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb14.vd1a     Input_Reg_32s|Q_inferred_clock[14]     FD1S3DX     D       N_92204_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb14.vd2a     Input_Reg_32s|Q_inferred_clock[14]     FD1S3DX     D       N_92203_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb14.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb14.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[14] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[14] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb14.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb14.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb14.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92204_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb14.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb14.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb14.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[14] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[14] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb14.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb14.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb14.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92203_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb14.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[15]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb15.vd1a     Input_Reg_32s|Q_inferred_clock[15]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb15.vd2a     Input_Reg_32s|Q_inferred_clock[15]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb15.vd1a     Input_Reg_32s|Q_inferred_clock[15]     FD1S3DX     D       N_92334_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb15.vd2a     Input_Reg_32s|Q_inferred_clock[15]     FD1S3DX     D       N_92333_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb15.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb15.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[15] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[15] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb15.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb15.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb15.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92334_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb15.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb15.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb15.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[15] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[15] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb15.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb15.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb15.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92333_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb15.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[16]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb16.vd1a     Input_Reg_32s|Q_inferred_clock[16]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb16.vd2a     Input_Reg_32s|Q_inferred_clock[16]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb16.vd1a     Input_Reg_32s|Q_inferred_clock[16]     FD1S3DX     D       N_92464_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb16.vd2a     Input_Reg_32s|Q_inferred_clock[16]     FD1S3DX     D       N_92463_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb16.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb16.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[16] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[16] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb16.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb16.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb16.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92464_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb16.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb16.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb16.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[16] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[16] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb16.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb16.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb16.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92463_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb16.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[17]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb17.vd1a     Input_Reg_32s|Q_inferred_clock[17]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb17.vd2a     Input_Reg_32s|Q_inferred_clock[17]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb17.vd1a     Input_Reg_32s|Q_inferred_clock[17]     FD1S3DX     D       N_92594_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb17.vd2a     Input_Reg_32s|Q_inferred_clock[17]     FD1S3DX     D       N_92593_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb17.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb17.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[17] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[17] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb17.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb17.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb17.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92594_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb17.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb17.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb17.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[17] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[17] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb17.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb17.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb17.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92593_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb17.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[18]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb18.vd1a     Input_Reg_32s|Q_inferred_clock[18]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb18.vd2a     Input_Reg_32s|Q_inferred_clock[18]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb18.vd1a     Input_Reg_32s|Q_inferred_clock[18]     FD1S3DX     D       N_92724_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb18.vd2a     Input_Reg_32s|Q_inferred_clock[18]     FD1S3DX     D       N_92723_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb18.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb18.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[18] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[18] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb18.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb18.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb18.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92724_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb18.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb18.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb18.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[18] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[18] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb18.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb18.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb18.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92723_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb18.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[19]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb19.vd1a     Input_Reg_32s|Q_inferred_clock[19]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb19.vd2a     Input_Reg_32s|Q_inferred_clock[19]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb19.vd1a     Input_Reg_32s|Q_inferred_clock[19]     FD1S3DX     D       N_92854_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb19.vd2a     Input_Reg_32s|Q_inferred_clock[19]     FD1S3DX     D       N_92853_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb19.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb19.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[19] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[19] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb19.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb19.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb19.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92854_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb19.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb19.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb19.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[19] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[19] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb19.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb19.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb19.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92853_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb19.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[20]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb20.vd1a     Input_Reg_32s|Q_inferred_clock[20]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb20.vd2a     Input_Reg_32s|Q_inferred_clock[20]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb20.vd1a     Input_Reg_32s|Q_inferred_clock[20]     FD1S3DX     D       N_92984_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb20.vd2a     Input_Reg_32s|Q_inferred_clock[20]     FD1S3DX     D       N_92983_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb20.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb20.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[20] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[20] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb20.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb20.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb20.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92984_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb20.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb20.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb20.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[20] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[20] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb20.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb20.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb20.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_92983_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb20.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[21]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb21.vd1a     Input_Reg_32s|Q_inferred_clock[21]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb21.vd2a     Input_Reg_32s|Q_inferred_clock[21]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb21.vd1a     Input_Reg_32s|Q_inferred_clock[21]     FD1S3DX     D       N_93114_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb21.vd2a     Input_Reg_32s|Q_inferred_clock[21]     FD1S3DX     D       N_93113_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb21.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb21.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[21] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[21] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb21.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb21.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb21.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_93114_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb21.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb21.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb21.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[21] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[21] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb21.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb21.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb21.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_93113_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb21.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[22]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb22.vd1a     Input_Reg_32s|Q_inferred_clock[22]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb22.vd2a     Input_Reg_32s|Q_inferred_clock[22]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb22.vd1a     Input_Reg_32s|Q_inferred_clock[22]     FD1S3DX     D       N_93244_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb22.vd2a     Input_Reg_32s|Q_inferred_clock[22]     FD1S3DX     D       N_93243_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb22.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb22.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[22] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[22] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb22.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb22.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb22.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_93244_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb22.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb22.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb22.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[22] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[22] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb22.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb22.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb22.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_93243_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb22.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[23]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb23.vd1a     Input_Reg_32s|Q_inferred_clock[23]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb23.vd2a     Input_Reg_32s|Q_inferred_clock[23]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb23.vd1a     Input_Reg_32s|Q_inferred_clock[23]     FD1S3DX     D       N_93374_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb23.vd2a     Input_Reg_32s|Q_inferred_clock[23]     FD1S3DX     D       N_93373_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb23.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb23.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[23] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[23] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb23.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb23.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb23.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_93374_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb23.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb23.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb23.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[23] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[23] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb23.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb23.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb23.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_93373_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb23.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[24]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb24.vd1a     Input_Reg_32s|Q_inferred_clock[24]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb24.vd2a     Input_Reg_32s|Q_inferred_clock[24]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb24.vd1a     Input_Reg_32s|Q_inferred_clock[24]     FD1S3DX     D       N_93504_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb24.vd2a     Input_Reg_32s|Q_inferred_clock[24]     FD1S3DX     D       N_93503_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb24.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb24.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[24] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[24] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb24.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb24.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb24.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_93504_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb24.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb24.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb24.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[24] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[24] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb24.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb24.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb24.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_93503_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb24.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[25]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb25.vd1a     Input_Reg_32s|Q_inferred_clock[25]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb25.vd2a     Input_Reg_32s|Q_inferred_clock[25]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb25.vd1a     Input_Reg_32s|Q_inferred_clock[25]     FD1S3DX     D       N_93634_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb25.vd2a     Input_Reg_32s|Q_inferred_clock[25]     FD1S3DX     D       N_93633_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb25.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb25.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[25] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[25] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb25.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb25.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb25.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_93634_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb25.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb25.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb25.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[25] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[25] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb25.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb25.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb25.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_93633_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb25.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[26]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb26.vd1a     Input_Reg_32s|Q_inferred_clock[26]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb26.vd2a     Input_Reg_32s|Q_inferred_clock[26]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb26.vd1a     Input_Reg_32s|Q_inferred_clock[26]     FD1S3DX     D       N_93764_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb26.vd2a     Input_Reg_32s|Q_inferred_clock[26]     FD1S3DX     D       N_93763_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb26.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb26.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[26] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[26] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb26.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb26.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb26.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_93764_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb26.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb26.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb26.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[26] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[26] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb26.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb26.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb26.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_93763_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb26.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[27]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb27.vd1a     Input_Reg_32s|Q_inferred_clock[27]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb27.vd2a     Input_Reg_32s|Q_inferred_clock[27]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb27.vd1a     Input_Reg_32s|Q_inferred_clock[27]     FD1S3DX     D       N_93894_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb27.vd2a     Input_Reg_32s|Q_inferred_clock[27]     FD1S3DX     D       N_93893_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb27.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb27.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[27] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[27] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb27.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb27.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb27.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_93894_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb27.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb27.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb27.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[27] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[27] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb27.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb27.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb27.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_93893_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb27.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[28]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb28.vd1a     Input_Reg_32s|Q_inferred_clock[28]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb28.vd2a     Input_Reg_32s|Q_inferred_clock[28]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb28.vd1a     Input_Reg_32s|Q_inferred_clock[28]     FD1S3DX     D       N_94024_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb28.vd2a     Input_Reg_32s|Q_inferred_clock[28]     FD1S3DX     D       N_94023_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb28.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb28.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[28] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[28] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb28.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb28.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb28.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_94024_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb28.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb28.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb28.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[28] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[28] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb28.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb28.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb28.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_94023_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb28.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[29]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb29.vd1a     Input_Reg_32s|Q_inferred_clock[29]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb29.vd2a     Input_Reg_32s|Q_inferred_clock[29]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb29.vd1a     Input_Reg_32s|Q_inferred_clock[29]     FD1S3DX     D       N_94154_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb29.vd2a     Input_Reg_32s|Q_inferred_clock[29]     FD1S3DX     D       N_94153_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb29.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb29.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[29] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[29] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb29.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb29.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb29.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_94154_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb29.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb29.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb29.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[29] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[29] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb29.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb29.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb29.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_94153_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb29.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[30]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb30.vd1a     Input_Reg_32s|Q_inferred_clock[30]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb30.vd2a     Input_Reg_32s|Q_inferred_clock[30]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb30.vd1a     Input_Reg_32s|Q_inferred_clock[30]     FD1S3DX     D       N_94284_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb30.vd2a     Input_Reg_32s|Q_inferred_clock[30]     FD1S3DX     D       N_94283_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb30.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb30.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[30] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[30] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb30.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb30.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb30.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_94284_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb30.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb30.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb30.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[30] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[30] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb30.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb30.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb30.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_94283_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb30.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: Input_Reg_32s|Q_inferred_clock[31]
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                            Arrival           
Instance                       Reference                              Type        Pin     Net      Time        Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb31.vd1a     Input_Reg_32s|Q_inferred_clock[31]     FD1S3DX     Q       vd1a     1.069       -0.228
PID_TRIG.TDC.Tdc.fb31.vd2a     Input_Reg_32s|Q_inferred_clock[31]     FD1S3DX     Q       vd2a     1.069       -0.228
=====================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                 Required           
Instance                       Reference                              Type        Pin     Net           Time         Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb31.vd1a     Input_Reg_32s|Q_inferred_clock[31]     FD1S3DX     D       N_94414_0     1.244        -0.228
PID_TRIG.TDC.Tdc.fb31.vd2a     Input_Reg_32s|Q_inferred_clock[31]     FD1S3DX     D       N_94413_0     1.244        -0.228
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb31.vd1a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb31.vd1a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[31] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[31] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb31.vd1a       FD1S3DX      Q        Out     1.069     1.069       -         
vd1a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb31.vd1a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb31.vd1a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_94414_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb31.vd1a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.290
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.244

    - Propagation time:                      1.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.228

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.Tdc.fb31.vd2a / Q
    Ending point:                            PID_TRIG.TDC.Tdc.fb31.vd2a / D
    The start point is clocked by            Input_Reg_32s|Q_inferred_clock[31] [rising] on pin CK
    The end   point is clocked by            Input_Reg_32s|Q_inferred_clock[31] [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
PID_TRIG.TDC.Tdc.fb31.vd2a       FD1S3DX      Q        Out     1.069     1.069       -         
vd2a                             Net          -        -       -         -           2         
PID_TRIG.TDC.Tdc.fb31.vd2a_0     ORCALUT4     B        In      0.000     1.069       -         
PID_TRIG.TDC.Tdc.fb31.vd2a_0     ORCALUT4     Z        Out     0.403     1.472       -         
N_94413_0                        Net          -        -       -         -           1         
PID_TRIG.TDC.Tdc.fb31.vd2a       FD1S3DX      D        In      0.000     1.472       -         
===============================================================================================




====================================
Detailed Report for Clock: pll_in200_out100|CLKOK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                             Starting                                                                              Arrival           
Instance                                                     Reference                                 Type        Pin     Net                     Time        Slack 
                                                             Clock                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                pll_in200_out100|CLKOK_inferred_clock     FD1S3AX     Q       buf_BUS_ADDR_OUT[3]     8.830       -2.042
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[4]                pll_in200_out100|CLKOK_inferred_clock     FD1S3AX     Q       buf_BUS_ADDR_OUT[4]     8.696       -1.907
THE_RESET_HANDLER.final_reset[1]                             pll_in200_out100|CLKOK_inferred_clock     FD1S3AY     Q       reset_i                 10.001      -0.946
PID_TRIG.TDC.CT.Address[0]                                   pll_in200_out100|CLKOK_inferred_clock     FD1S3IX     Q       Address[0]              1.880       -0.564
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[2]                pll_in200_out100|CLKOK_inferred_clock     FD1S3AX     Q       buf_BUS_ADDR_OUT[2]     8.158       -0.355
PID_TRIG.TDC.CT.Address[4]                                   pll_in200_out100|CLKOK_inferred_clock     FD1S3IX     Q       Address[4]              1.669       -0.353
PID_TRIG.TDC.CT.Address[2]                                   pll_in200_out100|CLKOK_inferred_clock     FD1S3IX     Q       Address[2]              2.302       -0.314
PID_TRIG.TDC.CT.Address[3]                                   pll_in200_out100|CLKOK_inferred_clock     FD1S3IX     Q       Address[3]              2.148       -0.161
PID_TRIG.TDC.Cf.Q[3]                                         pll_in200_out100|CLKOK_inferred_clock     FD1P3DX     Q       CFig[3]                 10.347      0.056 
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[0]     pll_in200_out100|CLKOK_inferred_clock     FD1S3AX     Q       inp_verylong[0]         1.410       0.390 
=====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                 Starting                                                                                  Required           
Instance                                                                                                         Reference                                 Type        Pin     Net                         Time         Slack 
                                                                                                                 Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17]                                                          pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     D       N_3362_i                    12.653       -2.042
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[16]                                                          pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     D       N_3384_i                    12.653       -1.478
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[0]                                                           pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     D       N_3520_i                    12.653       -0.956
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[2]                                                           pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     D       N_3476_i                    12.653       -0.956
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[3]                                                           pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     D       N_3454_i                    12.653       -0.956
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[4]                                                           pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     D       N_3340_i                    12.653       -0.956
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[7]                                                           pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     D       N_3274_i                    12.653       -0.956
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[8]                                                           pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     D       N_3252_i                    12.653       -0.956
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[9]                                                           pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     D       N_3230_i                    12.653       -0.956
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_counter\.0\.proc_length_count\.data_counter_0[15]     pll_in200_out100|CLKOK_inferred_clock     FD1S3IX     D       un1_data_counter_0[271]     12.615       -0.946
==============================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.699
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.653

    - Propagation time:                      14.695
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.042

    Number of logic level(s):                9
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                      FD1S3AX      Q        Out     8.830     8.830       -         
buf_BUS_ADDR_OUT[3]                                                Net          -        -       -         -           434       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_13_am[17]     ORCALUT4     A        In      0.000     8.830       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_13_am[17]     ORCALUT4     Z        Out     0.923     9.754       -         
DATA_OUT_20_13_am[17]                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_13[17]        PFUMX        BLUT     In      0.000     9.754       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_13[17]        PFUMX        Z        Out     0.091     9.844       -         
N_2085                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_14[17]        L6MUX21      D1       In      0.000     9.844       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_14[17]        L6MUX21      Z        Out     0.813     10.657      -         
N_2108                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_15[17]        L6MUX21      D1       In      0.000     10.657      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_15[17]        L6MUX21      Z        Out     0.813     11.470      -         
N_2131                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]        L6MUX21      D0       In      0.000     11.470      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]        L6MUX21      Z        Out     0.813     12.282      -         
DATA_OUT_20[17]                                                    Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]         ORCALUT4     B        In      0.000     12.282      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]         ORCALUT4     Z        Out     0.923     13.206      -         
N_4178                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]         PFUMX        ALUT     In      0.000     13.206      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]         PFUMX        Z        Out     0.163     13.368      -         
N_963                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]      ORCALUT4     C        In      0.000     13.368      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]      ORCALUT4     Z        Out     0.923     14.292      -         
N_3363                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]        ORCALUT4     C        In      0.000     14.292      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]        ORCALUT4     Z        Out     0.403     14.695      -         
N_3362_i                                                           Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17]            FD1P3AX      D        In      0.000     14.695      -         
=================================================================================================================================


Path information for path number 2: 
      Requested Period:                      12.699
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.653

    - Propagation time:                      14.695
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.042

    Number of logic level(s):                9
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                      FD1S3AX      Q        Out     8.830     8.830       -         
buf_BUS_ADDR_OUT[3]                                                Net          -        -       -         -           434       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_25_am[17]     ORCALUT4     A        In      0.000     8.830       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_25_am[17]     ORCALUT4     Z        Out     0.923     9.754       -         
DATA_OUT_20_25_am[17]                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_25[17]        PFUMX        BLUT     In      0.000     9.754       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_25[17]        PFUMX        Z        Out     0.091     9.844       -         
N_2361                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_29[17]        L6MUX21      D0       In      0.000     9.844       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_29[17]        L6MUX21      Z        Out     0.813     10.657      -         
N_2453                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[17]        L6MUX21      D1       In      0.000     10.657      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[17]        L6MUX21      Z        Out     0.813     11.470      -         
N_2476                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]        L6MUX21      D1       In      0.000     11.470      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]        L6MUX21      Z        Out     0.813     12.282      -         
DATA_OUT_20[17]                                                    Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]         ORCALUT4     B        In      0.000     12.282      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]         ORCALUT4     Z        Out     0.923     13.206      -         
N_4178                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]         PFUMX        ALUT     In      0.000     13.206      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]         PFUMX        Z        Out     0.163     13.368      -         
N_963                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]      ORCALUT4     C        In      0.000     13.368      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]      ORCALUT4     Z        Out     0.923     14.292      -         
N_3363                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]        ORCALUT4     C        In      0.000     14.292      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]        ORCALUT4     Z        Out     0.403     14.695      -         
N_3362_i                                                           Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17]            FD1P3AX      D        In      0.000     14.695      -         
=================================================================================================================================


Path information for path number 3: 
      Requested Period:                      12.699
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.653

    - Propagation time:                      14.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.017

    Number of logic level(s):                9
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                      FD1S3AX      Q        Out     8.830     8.830       -         
buf_BUS_ADDR_OUT[3]                                                Net          -        -       -         -           434       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_13_bm[17]     ORCALUT4     A        In      0.000     8.830       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_13_bm[17]     ORCALUT4     Z        Out     0.923     9.754       -         
DATA_OUT_20_13_bm[17]                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_13[17]        PFUMX        ALUT     In      0.000     9.754       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_13[17]        PFUMX        Z        Out     0.066     9.820       -         
N_2085                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_14[17]        L6MUX21      D1       In      0.000     9.820       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_14[17]        L6MUX21      Z        Out     0.813     10.633      -         
N_2108                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_15[17]        L6MUX21      D1       In      0.000     10.633      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_15[17]        L6MUX21      Z        Out     0.813     11.445      -         
N_2131                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]        L6MUX21      D0       In      0.000     11.445      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]        L6MUX21      Z        Out     0.813     12.258      -         
DATA_OUT_20[17]                                                    Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]         ORCALUT4     B        In      0.000     12.258      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]         ORCALUT4     Z        Out     0.923     13.181      -         
N_4178                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]         PFUMX        ALUT     In      0.000     13.181      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]         PFUMX        Z        Out     0.163     13.344      -         
N_963                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]      ORCALUT4     C        In      0.000     13.344      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]      ORCALUT4     Z        Out     0.923     14.267      -         
N_3363                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]        ORCALUT4     C        In      0.000     14.267      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]        ORCALUT4     Z        Out     0.403     14.671      -         
N_3362_i                                                           Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17]            FD1P3AX      D        In      0.000     14.671      -         
=================================================================================================================================


Path information for path number 4: 
      Requested Period:                      12.699
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.653

    - Propagation time:                      14.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.017

    Number of logic level(s):                9
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                      FD1S3AX      Q        Out     8.830     8.830       -         
buf_BUS_ADDR_OUT[3]                                                Net          -        -       -         -           434       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_25_bm[17]     ORCALUT4     A        In      0.000     8.830       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_25_bm[17]     ORCALUT4     Z        Out     0.923     9.754       -         
DATA_OUT_20_25_bm[17]                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_25[17]        PFUMX        ALUT     In      0.000     9.754       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_25[17]        PFUMX        Z        Out     0.066     9.820       -         
N_2361                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_29[17]        L6MUX21      D0       In      0.000     9.820       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_29[17]        L6MUX21      Z        Out     0.813     10.633      -         
N_2453                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[17]        L6MUX21      D1       In      0.000     10.633      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[17]        L6MUX21      Z        Out     0.813     11.445      -         
N_2476                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]        L6MUX21      D1       In      0.000     11.445      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]        L6MUX21      Z        Out     0.813     12.258      -         
DATA_OUT_20[17]                                                    Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]         ORCALUT4     B        In      0.000     12.258      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]         ORCALUT4     Z        Out     0.923     13.181      -         
N_4178                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]         PFUMX        ALUT     In      0.000     13.181      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]         PFUMX        Z        Out     0.163     13.344      -         
N_963                                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]      ORCALUT4     C        In      0.000     13.344      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]      ORCALUT4     Z        Out     0.923     14.267      -         
N_3363                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]        ORCALUT4     C        In      0.000     14.267      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]        ORCALUT4     Z        Out     0.403     14.671      -         
N_3362_i                                                           Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17]            FD1P3AX      D        In      0.000     14.671      -         
=================================================================================================================================


Path information for path number 5: 
      Requested Period:                      12.699
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.653

    - Propagation time:                      14.561
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.907

    Number of logic level(s):                9
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[4] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[4]                     FD1S3AX      Q        Out     8.696     8.696       -         
buf_BUS_ADDR_OUT[4]                                               Net          -        -       -         -           427       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_3_am[17]     ORCALUT4     A        In      0.000     8.696       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_3_am[17]     ORCALUT4     Z        Out     0.923     9.619       -         
DATA_OUT_20_3_am[17]                                              Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_3[17]        PFUMX        BLUT     In      0.000     9.619       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_3[17]        PFUMX        Z        Out     0.091     9.710       -         
N_1855                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_7[17]        L6MUX21      D0       In      0.000     9.710       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_7[17]        L6MUX21      Z        Out     0.813     10.523      -         
N_1947                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_15[17]       L6MUX21      D0       In      0.000     10.523      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_15[17]       L6MUX21      Z        Out     0.813     11.335      -         
N_2131                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]       L6MUX21      D0       In      0.000     11.335      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]       L6MUX21      Z        Out     0.813     12.148      -         
DATA_OUT_20[17]                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]        ORCALUT4     B        In      0.000     12.148      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]        ORCALUT4     Z        Out     0.923     13.071      -         
N_4178                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]        PFUMX        ALUT     In      0.000     13.071      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]        PFUMX        Z        Out     0.163     13.234      -         
N_963                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]     ORCALUT4     C        In      0.000     13.234      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]     ORCALUT4     Z        Out     0.923     14.157      -         
N_3363                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]       ORCALUT4     C        In      0.000     14.157      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]       ORCALUT4     Z        Out     0.403     14.561      -         
N_3362_i                                                          Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17]           FD1P3AX      D        In      0.000     14.561      -         
================================================================================================================================




====================================
Detailed Report for Clock: pll_in200_out100|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                               Starting                                                                       Arrival           
Instance                                                                       Reference                                 Type        Pin     Net              Time        Slack 
                                                                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]     pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     Q       counter2[18]     1.145       -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     Q       counter2[18]     1.145       -0.587
THE_RESET_HANDLER.reset_cnt[0]                                                 pll_in200_out100|CLKOP_inferred_clock     FD1S3IX     Q       reset_cnt[0]     1.145       -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[0]       pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     Q       counter2[0]      0.982       -0.424
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[0]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     Q       counter2[0]      0.982       -0.424
THE_RESET_HANDLER.reset_cnt[1]                                                 pll_in200_out100|CLKOP_inferred_clock     FD1S3IX     Q       reset_cnt[1]     1.069       -0.411
THE_RESET_HANDLER.reset_cnt[2]                                                 pll_in200_out100|CLKOP_inferred_clock     FD1S3IX     Q       reset_cnt[2]     1.069       -0.411
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[1]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     Q       counter2[1]      0.982       -0.374
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[1]       pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     Q       counter2[1]      0.982       -0.374
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[2]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     Q       counter2[2]      0.982       -0.374
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                                                                  Required           
Instance                                                                       Reference                                 Type        Pin     Net                         Time         Slack 
                                                                               Clock                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[17]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[18]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[17]     pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[18]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]     pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[19]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[19]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[15]     pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[16]          3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[15]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[16]          3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[16]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[17]          3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[16]     pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[17]          3.244        -0.537
THE_RESET_HANDLER.reset_cnt[15]                                                pll_in200_out100|CLKOP_inferred_clock     FD1S3IX     D       un2_reset_cnt_s_15_0_S0     3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[13]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[14]          3.244        -0.487
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                              Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       S1       Out     1.063     3.832       -         
un1_counter2_1[19]                                                                        Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]                FD1P3IX     D        In      0.000     3.832       -         
=======================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                             Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       S1       Out     1.063     3.832       -         
un1_counter2_1[19]                                                                       Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]                FD1P3IX     D        In      0.000     3.832       -         
======================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[17] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                              Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       S0       Out     1.063     3.832       -         
un1_counter2_1[18]                                                                        Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[17]                FD1P3IX     D        In      0.000     3.832       -         
=======================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[17] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                             Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       S0       Out     1.063     3.832       -         
un1_counter2_1[18]                                                                       Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[17]                FD1P3IX     D        In      0.000     3.832       -         
======================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.537

    Number of logic level(s):                9
    Starting point:                          THE_RESET_HANDLER.reset_cnt[0] / Q
    Ending point:                            THE_RESET_HANDLER.reset_cnt[15] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
THE_RESET_HANDLER.reset_cnt[0]               FD1S3IX     Q        Out     1.145     1.145       -         
reset_cnt[0]                                 Net         -        -       -         -           3         
THE_RESET_HANDLER.un2_reset_cnt_cry_0_0      CCU2C       A1       In      0.000     1.145       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un2_reset_cnt_cry_0                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un2_reset_cnt_cry_2                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un2_reset_cnt_cry_4                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un2_reset_cnt_cry_6                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un2_reset_cnt_cry_8                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un2_reset_cnt_cry_10                         Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un2_reset_cnt_cry_12                         Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un2_reset_cnt_cry_14                         Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_s_15_0       CCU2C       CIN      In      0.000     2.719       -         
THE_RESET_HANDLER.un2_reset_cnt_s_15_0       CCU2C       S0       Out     1.063     3.781       -         
un2_reset_cnt_s_15_0_S0                      Net         -        -       -         -           1         
THE_RESET_HANDLER.reset_cnt[15]              FD1S3IX     D        In      0.000     3.781       -         
==========================================================================================================




====================================
Detailed Report for Clock: sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                                                                                       Arrival           
Instance                                                 Reference                                                                                              Type        Pin     Net                 Time        Slack 
                                                         Clock                                                                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[0]      1.145       -0.721
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[1]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[1]      1.145       -0.721
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[2]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[2]      1.145       -0.721
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[3]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[3]      1.145       -0.721
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[4]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[4]      1.145       -0.721
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[8]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[8]      1.145       -0.721
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[14]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[14]     1.069       0.116 
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[15]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[15]     1.069       0.116 
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[16]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[16]     1.069       0.116 
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[17]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[17]     1.069       0.116 
==========================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                     Starting                                                                                                                                                Required           
Instance                                                             Reference                                                                                              Type        Pin      Net                         Time         Slack 
                                                                     Clock                                                                                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[0]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        -0.721
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[1]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        -0.721
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[2]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        -0.721
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[3]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        -0.721
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[4]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        -0.721
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.make_trbnet_reset               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     D        make_trbnet_reset_3         4.040        0.549 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words                sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     D        reset_word_cnt_1_sqmuxa     4.040        0.549 
THE_MEDIA_UPLINK.THE_FIFO_SFP_TO_FPGA.FIFO_DP_BRAM.full_cmp_0        sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     AGEB2       B0       rcount_w0                   4.087        0.921 
THE_MEDIA_UPLINK.THE_FIFO_SFP_TO_FPGA.FIFO_DP_BRAM.full_cmp_0        sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     AGEB2       B1       rcount_w1                   4.087        0.921 
THE_MEDIA_UPLINK.THE_FIFO_SFP_TO_FPGA.FIFO_DP_BRAM.pdp_ram_0_0_0     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     DP16KC      DIA0     fifo_rx_din[0]              2.384        1.239 
================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.087
    - Setup time:                            0.642
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.444

    - Propagation time:                      4.165
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.721

    Number of logic level(s):                3
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[0] / CD
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0]                    FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[0]                                                         Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din_RNI3R35[0]            ORCALUT4     A        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din_RNI3R35[0]            ORCALUT4     Z        Out     0.923     2.069       -         
fifo_rx_din_RNI3R35[0]                                                 Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3_RNIL5A8     ORCALUT4     D        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3_RNIL5A8     ORCALUT4     Z        Out     0.923     2.992       -         
THE_N_7_mux_i_sx                                                       Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_9_RNISTSF1       ORCALUT4     C        In      0.000     2.992       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_9_RNISTSF1       ORCALUT4     Z        Out     1.173     4.165       -         
THE_N_7_mux_i                                                          Net          -        -       -         -           5         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[0]                 FD1S3IX      CD       In      0.000     4.165       -         
=====================================================================================================================================


Path information for path number 2: 
      Requested Period:                      4.087
    - Setup time:                            0.642
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.444

    - Propagation time:                      4.165
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.721

    Number of logic level(s):                3
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[1] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[0] / CD
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[1]                    FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[1]                                                         Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din_RNI3R35[0]            ORCALUT4     B        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din_RNI3R35[0]            ORCALUT4     Z        Out     0.923     2.069       -         
fifo_rx_din_RNI3R35[0]                                                 Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3_RNIL5A8     ORCALUT4     D        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3_RNIL5A8     ORCALUT4     Z        Out     0.923     2.992       -         
THE_N_7_mux_i_sx                                                       Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_9_RNISTSF1       ORCALUT4     C        In      0.000     2.992       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_9_RNISTSF1       ORCALUT4     Z        Out     1.173     4.165       -         
THE_N_7_mux_i                                                          Net          -        -       -         -           5         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[0]                 FD1S3IX      CD       In      0.000     4.165       -         
=====================================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.087
    - Setup time:                            0.642
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.444

    - Propagation time:                      4.165
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.721

    Number of logic level(s):                3
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[2] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[0] / CD
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[2]                    FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[2]                                                         Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din_RNI3R35[0]            ORCALUT4     C        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din_RNI3R35[0]            ORCALUT4     Z        Out     0.923     2.069       -         
fifo_rx_din_RNI3R35[0]                                                 Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3_RNIL5A8     ORCALUT4     D        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3_RNIL5A8     ORCALUT4     Z        Out     0.923     2.992       -         
THE_N_7_mux_i_sx                                                       Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_9_RNISTSF1       ORCALUT4     C        In      0.000     2.992       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_9_RNISTSF1       ORCALUT4     Z        Out     1.173     4.165       -         
THE_N_7_mux_i                                                          Net          -        -       -         -           5         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[0]                 FD1S3IX      CD       In      0.000     4.165       -         
=====================================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.087
    - Setup time:                            0.642
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.444

    - Propagation time:                      4.165
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.721

    Number of logic level(s):                3
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[3] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[0] / CD
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[3]                    FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[3]                                                         Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3             ORCALUT4     A        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3             ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_3                                                  Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3_RNIL5A8     ORCALUT4     C        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3_RNIL5A8     ORCALUT4     Z        Out     0.923     2.992       -         
THE_N_7_mux_i_sx                                                       Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_9_RNISTSF1       ORCALUT4     C        In      0.000     2.992       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_9_RNISTSF1       ORCALUT4     Z        Out     1.173     4.165       -         
THE_N_7_mux_i                                                          Net          -        -       -         -           5         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[0]                 FD1S3IX      CD       In      0.000     4.165       -         
=====================================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.087
    - Setup time:                            0.642
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.444

    - Propagation time:                      4.165
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.721

    Number of logic level(s):                3
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[4] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[0] / CD
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[4]                    FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[4]                                                         Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3             ORCALUT4     B        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3             ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_3                                                  Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3_RNIL5A8     ORCALUT4     C        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3_RNIL5A8     ORCALUT4     Z        Out     0.923     2.992       -         
THE_N_7_mux_i_sx                                                       Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_9_RNISTSF1       ORCALUT4     C        In      0.000     2.992       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_9_RNISTSF1       ORCALUT4     Z        Out     1.173     4.165       -         
THE_N_7_mux_i                                                          Net          -        -       -         -           5         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[0]                 FD1S3IX      CD       In      0.000     4.165       -         
=====================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                   Arrival           
Instance                                      Reference     Type        Pin     Net      Time        Slack 
                                              Clock                                                        
-----------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.DataInReg.genblk1\[0\]\.c[0]     System        FD1S3DX     Q       c[0]     1.145       -0.508
PID_TRIG.TDC.DataInReg.genblk1\[1\]\.c[1]     System        FD1S3DX     Q       c[1]     1.145       -0.508
PID_TRIG.TDC.DataInReg.genblk1\[2\]\.c[2]     System        FD1S3DX     Q       c[2]     1.145       -0.508
PID_TRIG.TDC.DataInReg.genblk1\[3\]\.c[3]     System        FD1S3DX     Q       c[3]     1.145       -0.508
PID_TRIG.TDC.DataInReg.genblk1\[4\]\.c[4]     System        FD1S3DX     Q       c[4]     1.145       -0.508
PID_TRIG.TDC.DataInReg.genblk1\[5\]\.c[5]     System        FD1S3DX     Q       c[5]     1.145       -0.508
PID_TRIG.TDC.DataInReg.genblk1\[6\]\.c[6]     System        FD1S3DX     Q       c[6]     1.145       -0.508
PID_TRIG.TDC.DataInReg.genblk1\[7\]\.c[7]     System        FD1S3DX     Q       c[7]     1.145       -0.508
PID_TRIG.TDC.DataInReg.genblk1\[8\]\.c[8]     System        FD1S3DX     Q       c[8]     1.145       -0.508
PID_TRIG.TDC.DataInReg.genblk1\[9\]\.c[9]     System        FD1S3DX     Q       c[9]     1.145       -0.508
===========================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                       Required           
Instance                          Reference     Type        Pin     Net          Time         Slack 
                                  Clock                                                             
----------------------------------------------------------------------------------------------------
PID_TRIG.TDC.DataInReg.rst[0]     System        FD1S3AX     D       Q_i_1[0]     1.040        -0.508
PID_TRIG.TDC.DataInReg.rst[1]     System        FD1S3AX     D       Q_i_1[1]     1.040        -0.508
PID_TRIG.TDC.DataInReg.rst[2]     System        FD1S3AX     D       Q_i_1[2]     1.040        -0.508
PID_TRIG.TDC.DataInReg.rst[3]     System        FD1S3AX     D       Q_i_1[3]     1.040        -0.508
PID_TRIG.TDC.DataInReg.rst[4]     System        FD1S3AX     D       Q_i_1[4]     1.040        -0.508
PID_TRIG.TDC.DataInReg.rst[5]     System        FD1S3AX     D       Q_i_1[5]     1.040        -0.508
PID_TRIG.TDC.DataInReg.rst[6]     System        FD1S3AX     D       Q_i_1[6]     1.040        -0.508
PID_TRIG.TDC.DataInReg.rst[7]     System        FD1S3AX     D       Q_i_1[7]     1.040        -0.508
PID_TRIG.TDC.DataInReg.rst[8]     System        FD1S3AX     D       Q_i_1[8]     1.040        -0.508
PID_TRIG.TDC.DataInReg.rst[9]     System        FD1S3AX     D       Q_i_1[9]     1.040        -0.508
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.548
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.DataInReg.genblk1\[0\]\.c[0] / Q
    Ending point:                            PID_TRIG.TDC.DataInReg.rst[0] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.DataInReg.genblk1\[0\]\.c[0]     FD1S3DX      Q        Out     1.145     1.145       -         
c[0]                                          Net          -        -       -         -           3         
PID_TRIG.TDC.DataInReg.Q_1[0]                 ORCALUT4     A        In      0.000     1.145       -         
PID_TRIG.TDC.DataInReg.Q_1[0]                 ORCALUT4     Z        Out     0.403     1.548       -         
Q_i_1[0]                                      Net          -        -       -         -           1         
PID_TRIG.TDC.DataInReg.rst[0]                 FD1S3AX      D        In      0.000     1.548       -         
============================================================================================================


Path information for path number 2: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.548
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.DataInReg.genblk1\[1\]\.c[1] / Q
    Ending point:                            PID_TRIG.TDC.DataInReg.rst[1] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.DataInReg.genblk1\[1\]\.c[1]     FD1S3DX      Q        Out     1.145     1.145       -         
c[1]                                          Net          -        -       -         -           3         
PID_TRIG.TDC.DataInReg.Q_1[1]                 ORCALUT4     A        In      0.000     1.145       -         
PID_TRIG.TDC.DataInReg.Q_1[1]                 ORCALUT4     Z        Out     0.403     1.548       -         
Q_i_1[1]                                      Net          -        -       -         -           1         
PID_TRIG.TDC.DataInReg.rst[1]                 FD1S3AX      D        In      0.000     1.548       -         
============================================================================================================


Path information for path number 3: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.548
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.DataInReg.genblk1\[2\]\.c[2] / Q
    Ending point:                            PID_TRIG.TDC.DataInReg.rst[2] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.DataInReg.genblk1\[2\]\.c[2]     FD1S3DX      Q        Out     1.145     1.145       -         
c[2]                                          Net          -        -       -         -           3         
PID_TRIG.TDC.DataInReg.Q_1[2]                 ORCALUT4     A        In      0.000     1.145       -         
PID_TRIG.TDC.DataInReg.Q_1[2]                 ORCALUT4     Z        Out     0.403     1.548       -         
Q_i_1[2]                                      Net          -        -       -         -           1         
PID_TRIG.TDC.DataInReg.rst[2]                 FD1S3AX      D        In      0.000     1.548       -         
============================================================================================================


Path information for path number 4: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.548
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.DataInReg.genblk1\[3\]\.c[3] / Q
    Ending point:                            PID_TRIG.TDC.DataInReg.rst[3] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.DataInReg.genblk1\[3\]\.c[3]     FD1S3DX      Q        Out     1.145     1.145       -         
c[3]                                          Net          -        -       -         -           3         
PID_TRIG.TDC.DataInReg.Q_1[3]                 ORCALUT4     A        In      0.000     1.145       -         
PID_TRIG.TDC.DataInReg.Q_1[3]                 ORCALUT4     Z        Out     0.403     1.548       -         
Q_i_1[3]                                      Net          -        -       -         -           1         
PID_TRIG.TDC.DataInReg.rst[3]                 FD1S3AX      D        In      0.000     1.548       -         
============================================================================================================


Path information for path number 5: 
      Requested Period:                      1.086
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.040

    - Propagation time:                      1.548
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.508

    Number of logic level(s):                1
    Starting point:                          PID_TRIG.TDC.DataInReg.genblk1\[4\]\.c[4] / Q
    Ending point:                            PID_TRIG.TDC.DataInReg.rst[4] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            Cpll1|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
PID_TRIG.TDC.DataInReg.genblk1\[4\]\.c[4]     FD1S3DX      Q        Out     1.145     1.145       -         
c[4]                                          Net          -        -       -         -           3         
PID_TRIG.TDC.DataInReg.Q_1[4]                 ORCALUT4     A        In      0.000     1.145       -         
PID_TRIG.TDC.DataInReg.Q_1[4]                 ORCALUT4     Z        Out     0.403     1.548       -         
Q_i_1[4]                                      Net          -        -       -         -           1         
PID_TRIG.TDC.DataInReg.rst[4]                 FD1S3AX      D        In      0.000     1.548       -         
============================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:04m:26s; CPU Time elapsed 0h:04m:39s; Memory used current: 427MB peak: 542MB)


Finished timing report (Real Time elapsed 0h:04m:26s; CPU Time elapsed 0h:04m:39s; Memory used current: 427MB peak: 542MB)

---------------------------------------
Resource Usage Report
Part: lfe3_150ea-8

Register bits: 22579 of 149040 (15%)
PIC Latch:       0
I/O cells:       103
Block Rams : 26 of 372 (6%)


Details:
AGEB2:          137
AND2:           57
BB:             3
CB2:            82
CCU2C:          1409
CU2:            169
DP16KC:         17
DPR16X4C:       12
EHXPLLF:        3
FADD2B:         161
FD1P3AX:        2628
FD1P3AY:        1039
FD1P3BX:        1953
FD1P3DX:        5030
FD1P3IX:        714
FD1P3JX:        50
FD1S3AX:        4135
FD1S3AY:        13
FD1S3BX:        23
FD1S3DX:        316
FD1S3IX:        6539
FD1S3JX:        138
FSUB2B:         41
GSR:            1
IB:             37
IFS1P3DX:       1
INV:            1196
L6MUX21:        614
OB:             46
OBZ:            17
OR2:            3
ORCALUT4:       16183
PDPW16KC:       8
PFUMX:          1315
PUR:            1
ROM16X1A:       78
SP16KC:         1
SPR16X4C:       11
VHI:            651
VLO:            651
XOR2:           57
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:04m:35s; CPU Time elapsed 0h:04m:48s; Memory used current: 134MB peak: 542MB)

Process took 0h:04m:35s realtime, 0h:04m:48s cputime
# Wed Dec  9 18:02:32 2020

###########################################################]
