library IEEE;
use IEEE.std_logic_1164.all;
--use WORK.std_logic_arith.all;

entity bit_test is

  port (
       in1, in2, in3   : in    std_logic_vector(3 downto 0);
       out1, out2, out3   : out    std_logic_vector(7 downto 0)
       );

end bit_test;

architecture behavioral of bit_test is
	signal temp1, temp2 : std_logic_vector(3 downto 0);
begin
  
  temp1 <= in1 nor in2;
  temp2 <= in2 xnor in3;
  out1 <= (not temp2) & (in3 and temp1);
  out2 <= "01" & ("101" xor in2(2 downto 0)) & (in1(2 downto 0) or in3(3 downto 1));
  out3 <= (in3(3 downto 1) nand in2(3 downto 1)) & '1' & temp1;
  
end behavioral;
