\hypertarget{struct_g_p_i_ox___memory_map_type}{}\doxysection{GPIOx\+\_\+\+Memory\+Map\+Type Struct Reference}
\label{struct_g_p_i_ox___memory_map_type}\index{GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}}


MDIO Configuration structure for a speific PIN initialization.  




{\ttfamily \#include $<$GPIO\+\_\+private.\+h$>$}

\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type_ab47ebc6d8401453259e8737473eb929e}{VAR}} (\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}) MODERx
\item 
\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type_aa4e09f60bf0c95a6462d39ee9936fee9}{VAR}} (\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}) OTYPERx
\begin{DoxyCompactList}\small\item\em Select the output type between push-\/pull or open-\/drain. \end{DoxyCompactList}\item 
\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type_a58fc00e4a1d5048f4cde8d7729493444}{VAR}} (\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}) OSPEEDRx
\item 
\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type_abb22cf3291aec73dfcb837b88c3d75ac}{VAR}} (\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}) PUPDRx
\item 
\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type_a2d68613af42258889a468dcc24468c3e}{VAR}} (\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}) IDRx
\item 
\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type_a19db148debb8144d70278592df374d33}{VAR}} (\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}) ODRx
\item 
\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type_ad0be9509714d4596943e171092a7af1d}{VAR}} (\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}) BSRRx
\item 
\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type_ade28be34ba2f8d89ddc21590101f25dc}{VAR}} (\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}) LCKRx
\item 
\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type_af0dc1571f9e16f567231a18fe2bff8f4}{VAR}} (\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}) AFRLx
\item 
\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type_a10d2ff7b640d6121b094ce79136e25bc}{VAR}} (\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}) AFRHx
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
MDIO Configuration structure for a speific PIN initialization. 



Definition at line \mbox{\hyperlink{_g_p_i_o__private_8h_source_l00018}{18}} of file \mbox{\hyperlink{_g_p_i_o__private_8h_source}{GPIO\+\_\+private.\+h}}.



\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{struct_g_p_i_ox___memory_map_type_a10d2ff7b640d6121b094ce79136e25bc}\label{struct_g_p_i_ox___memory_map_type_a10d2ff7b640d6121b094ce79136e25bc}} 
\index{GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}!VAR@{VAR}}
\index{VAR@{VAR}!GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily GPIOx\+\_\+\+Memory\+Map\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Control alternate function {\bfseries{HIGH}} register \mbox{\Hypertarget{struct_g_p_i_ox___memory_map_type_af0dc1571f9e16f567231a18fe2bff8f4}\label{struct_g_p_i_ox___memory_map_type_af0dc1571f9e16f567231a18fe2bff8f4}} 
\index{GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}!VAR@{VAR}}
\index{VAR@{VAR}!GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily GPIOx\+\_\+\+Memory\+Map\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Control alternate function {\bfseries{LOW}} register \mbox{\Hypertarget{struct_g_p_i_ox___memory_map_type_ad0be9509714d4596943e171092a7af1d}\label{struct_g_p_i_ox___memory_map_type_ad0be9509714d4596943e171092a7af1d}} 
\index{GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}!VAR@{VAR}}
\index{VAR@{VAR}!GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily GPIOx\+\_\+\+Memory\+Map\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}}]{ }\end{DoxyParamCaption})}

(Re)set each bit in the output data register \mbox{\Hypertarget{struct_g_p_i_ox___memory_map_type_a2d68613af42258889a468dcc24468c3e}\label{struct_g_p_i_ox___memory_map_type_a2d68613af42258889a468dcc24468c3e}} 
\index{GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}!VAR@{VAR}}
\index{VAR@{VAR}!GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily GPIOx\+\_\+\+Memory\+Map\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Read the input data \mbox{\Hypertarget{struct_g_p_i_ox___memory_map_type_ade28be34ba2f8d89ddc21590101f25dc}\label{struct_g_p_i_ox___memory_map_type_ade28be34ba2f8d89ddc21590101f25dc}} 
\index{GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}!VAR@{VAR}}
\index{VAR@{VAR}!GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily GPIOx\+\_\+\+Memory\+Map\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Lock the GPIO control registers \mbox{\Hypertarget{struct_g_p_i_ox___memory_map_type_ab47ebc6d8401453259e8737473eb929e}\label{struct_g_p_i_ox___memory_map_type_ab47ebc6d8401453259e8737473eb929e}} 
\index{GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}!VAR@{VAR}}
\index{VAR@{VAR}!GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily GPIOx\+\_\+\+Memory\+Map\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Control PIN mode whether {\bfseries{INPUT}} or {\bfseries{OUTPUT}} \mbox{\Hypertarget{struct_g_p_i_ox___memory_map_type_a19db148debb8144d70278592df374d33}\label{struct_g_p_i_ox___memory_map_type_a19db148debb8144d70278592df374d33}} 
\index{GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}!VAR@{VAR}}
\index{VAR@{VAR}!GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily GPIOx\+\_\+\+Memory\+Map\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Write the output data \mbox{\Hypertarget{struct_g_p_i_ox___memory_map_type_a58fc00e4a1d5048f4cde8d7729493444}\label{struct_g_p_i_ox___memory_map_type_a58fc00e4a1d5048f4cde8d7729493444}} 
\index{GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}!VAR@{VAR}}
\index{VAR@{VAR}!GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily GPIOx\+\_\+\+Memory\+Map\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Configure the speed that the PIN is connected to \mbox{\Hypertarget{struct_g_p_i_ox___memory_map_type_aa4e09f60bf0c95a6462d39ee9936fee9}\label{struct_g_p_i_ox___memory_map_type_aa4e09f60bf0c95a6462d39ee9936fee9}} 
\index{GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}!VAR@{VAR}}
\index{VAR@{VAR}!GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}}]{ }\end{DoxyParamCaption})}



Select the output type between push-\/pull or open-\/drain. 

\mbox{\Hypertarget{struct_g_p_i_ox___memory_map_type_abb22cf3291aec73dfcb837b88c3d75ac}\label{struct_g_p_i_ox___memory_map_type_abb22cf3291aec73dfcb837b88c3d75ac}} 
\index{GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}!VAR@{VAR}}
\index{VAR@{VAR}!GPIOx\_MemoryMapType@{GPIOx\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{VAR()}{VAR()}\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily GPIOx\+\_\+\+Memory\+Map\+Type\+::\+VAR (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}}}]{ }\end{DoxyParamCaption})}

Control the pull-\/up or pull-\/down of the pin, despite its directon 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+COTS/\+MCAL/\+GPIO/\mbox{\hyperlink{_g_p_i_o__private_8h}{GPIO\+\_\+private.\+h}}\end{DoxyCompactItemize}
