;redcode
;assert 1
	SPL 0, <-102
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -17, <-40
	MOV -17, <-40
	SUB 810, 240
	JMZ -130, 9
	SUB @127, @106
	SUB @127, @106
	MOV -17, <-20
	SUB @127, @106
	SUB @127, @106
	JMP -17, @-20
	ADD 841, 50
	SUB @127, @106
	MOV -17, <-920
	CMP -17, <-40
	MOV #-930, 9
	SUB 727, @106
	ADD #1, 0
	SPL <121, 103
	JMZ -130, 9
	SUB @127, @106
	MOV -17, <-20
	SUB #1, @2
	SUB #1, @2
	SUB 810, 240
	JMP -17, @-20
	SUB 0, @1
	SUB -207, <-120
	SUB -17, <-20
	MOV #-930, 9
	JMP 0, #202
	SUB @127, 106
	SUB @-127, 100
	MOV -17, <-20
	JMZ @-930, 9
	SUB @127, @106
	SUB @127, @106
	ADD 841, 50
	MOV -307, <-20
	MOV -7, <-20
	MOV -7, <-20
	ADD 210, 30
	MOV -7, <-20
	SPL 0, <-102
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	SUB -97, <30
	MOV -17, <-40
	SUB 810, 240
	JMP 0, -10
