# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../rcosine.ip_user_files/bd/top/ip/top_fir_compiler_0_0/sim/top_fir_compiler_0_0.vhd" \

# Do not sort compile order
nosort
