<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p478" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_478{left:69px;bottom:68px;letter-spacing:0.08px;}
#t2_478{left:95px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3_478{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_478{left:69px;bottom:897px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t5_478{left:69px;bottom:871px;}
#t6_478{left:95px;bottom:874px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_478{left:95px;bottom:857px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t8_478{left:69px;bottom:831px;}
#t9_478{left:95px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_478{left:95px;bottom:818px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_478{left:69px;bottom:795px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tc_478{left:69px;bottom:491px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#td_478{left:69px;bottom:432px;letter-spacing:0.11px;}
#te_478{left:151px;bottom:432px;letter-spacing:0.16px;word-spacing:0.01px;}
#tf_478{left:69px;bottom:410px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tg_478{left:69px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#th_478{left:69px;bottom:376px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#ti_478{left:69px;bottom:359px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_478{left:69px;bottom:337px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tk_478{left:69px;bottom:320px;letter-spacing:-0.16px;word-spacing:-0.68px;}
#tl_478{left:69px;bottom:303px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tm_478{left:69px;bottom:235px;letter-spacing:0.14px;}
#tn_478{left:150px;bottom:235px;letter-spacing:0.21px;word-spacing:-0.03px;}
#to_478{left:69px;bottom:211px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tp_478{left:69px;bottom:194px;letter-spacing:-0.22px;word-spacing:-0.37px;}
#tq_478{left:69px;bottom:172px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_478{left:69px;bottom:155px;letter-spacing:-0.17px;word-spacing:-0.51px;}
#ts_478{left:69px;bottom:138px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_478{left:246px;bottom:950px;letter-spacing:0.11px;word-spacing:0.03px;}
#tu_478{left:327px;bottom:950px;letter-spacing:0.13px;word-spacing:0.02px;}
#tv_478{left:296px;bottom:753px;letter-spacing:0.11px;word-spacing:0.02px;}
#tw_478{left:375px;bottom:753px;letter-spacing:0.14px;word-spacing:-0.06px;}
#tx_478{left:94px;bottom:730px;letter-spacing:-0.15px;}
#ty_478{left:174px;bottom:730px;letter-spacing:-0.12px;}
#tz_478{left:543px;bottom:730px;letter-spacing:-0.15px;}
#t10_478{left:86px;bottom:702px;letter-spacing:-0.16px;}
#t11_478{left:109px;bottom:709px;}
#t12_478{left:69px;bottom:568px;letter-spacing:-0.14px;}
#t13_478{left:68px;bottom:549px;letter-spacing:-0.14px;word-spacing:0.45px;}
#t14_478{left:82px;bottom:532px;letter-spacing:-0.27px;}
#t15_478{left:141px;bottom:704px;letter-spacing:-0.12px;}
#t16_478{left:290px;bottom:704px;letter-spacing:-0.12px;}
#t17_478{left:89px;bottom:669px;letter-spacing:-0.17px;}
#t18_478{left:161px;bottom:669px;letter-spacing:-0.12px;}
#t19_478{left:290px;bottom:678px;letter-spacing:-0.12px;}
#t1a_478{left:290px;bottom:661px;letter-spacing:-0.11px;}
#t1b_478{left:89px;bottom:628px;letter-spacing:-0.17px;}
#t1c_478{left:163px;bottom:628px;letter-spacing:-0.11px;}
#t1d_478{left:290px;bottom:637px;letter-spacing:-0.12px;}
#t1e_478{left:290px;bottom:620px;letter-spacing:-0.11px;}
#t1f_478{left:89px;bottom:595px;letter-spacing:-0.16px;}
#t1g_478{left:182px;bottom:595px;letter-spacing:-0.14px;}
#t1h_478{left:290px;bottom:595px;letter-spacing:-0.13px;}
#t1i_478{left:749px;bottom:1046px;}
#t1j_478{left:765px;bottom:1046px;}
#t1k_478{left:781px;bottom:1045px;}
#t1l_478{left:175px;bottom:1043px;letter-spacing:0.13px;}
#t1m_478{left:261px;bottom:1023px;letter-spacing:0.17px;word-spacing:-0.18px;}
#t1n_478{left:430px;bottom:986px;letter-spacing:0.17px;word-spacing:0.04px;}

.s1_478{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_478{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_478{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_478{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_478{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_478{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_478{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_478{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_478{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_478{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_478{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sc_478{font-size:11px;font-family:Arial_b5v;color:#000;}
.t.v0_478{transform:scaleX(0.924);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts478" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg478Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg478" style="-webkit-user-select: none;"><object width="935" height="1210" data="478/478.svg" type="image/svg+xml" id="pdf478" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_478" class="t s1_478">E-4 </span><span id="t2_478" class="t s1_478">Vol. 1 </span>
<span id="t3_478" class="t s2_478">INTEL® MEMORY PROTECTION EXTENSIONS </span>
<span id="t4_478" class="t s3_478">The BNDSTATUS register provides two fields to communicate the status of Intel MPX operations: </span>
<span id="t5_478" class="t s4_478">• </span><span id="t6_478" class="t s3_478">EC (bits 1:0): The error code field communicates status information of a bound range exception #BR or </span>
<span id="t7_478" class="t s3_478">operation involving bound directory. </span>
<span id="t8_478" class="t s4_478">• </span><span id="t9_478" class="t s3_478">ABD: (bits 63:2):The address field of a bound directory entry can provide information when operation on the </span>
<span id="ta_478" class="t s3_478">bound directory caused a #BR. </span>
<span id="tb_478" class="t s3_478">The valid error codes are defined in Table E-1. </span>
<span id="tc_478" class="t s3_478">RESET or INIT# will set BNDCFGx and BNDSTATUS registers to zero. </span>
<span id="td_478" class="t s5_478">E.3.4 </span><span id="te_478" class="t s5_478">Read and Write of IA32_BNDCFGS </span>
<span id="tf_478" class="t s3_478">The RDMSR and WRMSR instructions can be used to read and write the IA32_BNDCFGS MSR. (The XSAVE state </span>
<span id="tg_478" class="t s3_478">does not include IA32_BNDCFGS, and instructions in the XSAVE feature set do not access that register). Attempts </span>
<span id="th_478" class="t s3_478">to write to IA32_BNDCFGS check for canonicality of the addresses being loaded into IA32_BNDCFGS (regardless of </span>
<span id="ti_478" class="t s3_478">mode at the time of execution) and will #GP if the address is not canonical or if reserved bits would be set. </span>
<span id="tj_478" class="t s3_478">Software can use RDMSR and WRMSR to read and write IA32_BNDCFGS as long as the processor implements Intel </span>
<span id="tk_478" class="t s3_478">MPX, i.e., CPUID.(EAX=07H, ECX=0H).EBX.MPX = 1. The states of CR4 and XCR0 have no impact on the ability to </span>
<span id="tl_478" class="t s3_478">access IA32_BNDCFGS. </span>
<span id="tm_478" class="t s6_478">E.4 </span><span id="tn_478" class="t s6_478">INTEL MPX INSTRUCTION SUMMARY </span>
<span id="to_478" class="t s3_478">When Intel MPX is not enabled or not present, all Intel MPX instructions behave as NOP. There are eight Intel MPX </span>
<span id="tp_478" class="t s3_478">instructions, Table E-2 provides a summary. </span>
<span id="tq_478" class="t s3_478">A C/C++ compiler can implement intrinsic support for Intel MPX instructions to facilitate pointer operation with </span>
<span id="tr_478" class="t s3_478">capability of checking for valid bounds on pointers. Typically, Intel MPX intrinsics are implemented by compiler via </span>
<span id="ts_478" class="t s3_478">inline code generation where bounds register allocations are handled by the compiler without requiring the </span>
<span id="tt_478" class="t s7_478">Figure E-3. </span><span id="tu_478" class="t s7_478">Layout of the Bound Status Registers BNDSTATUS </span>
<span id="tv_478" class="t s7_478">Table E-1. </span><span id="tw_478" class="t s7_478">Error Code Definition of BNDSTATUS </span>
<span id="tx_478" class="t s8_478">EC </span><span id="ty_478" class="t s8_478">Description </span><span id="tz_478" class="t s8_478">Meaning </span>
<span id="t10_478" class="t s9_478">00b </span>
<span id="t11_478" class="t sa_478">1 </span>
<span id="t12_478" class="t sb_478">NOTES: </span>
<span id="t13_478" class="t s3_478">1. When legacy BOUND instruction cause a #BR with Intel MPX enabled (see Appendix E.5.4), EC is written with </span>
<span id="t14_478" class="t s3_478">Zero. </span>
<span id="t15_478" class="t s9_478">No Intel MPX exception </span><span id="t16_478" class="t s9_478">No exception caused by Intel MPX operations. </span>
<span id="t17_478" class="t s9_478">01b </span><span id="t18_478" class="t s9_478">Bounds violation </span>
<span id="t19_478" class="t s9_478">#BR caused by BNDCL, BNDCU or BNDCN instructions; </span>
<span id="t1a_478" class="t s9_478">ABD is 0. </span>
<span id="t1b_478" class="t s9_478">10b </span><span id="t1c_478" class="t s9_478">Invalid BD entry </span>
<span id="t1d_478" class="t s9_478">#BR caused by BNDLDX or BNDSTX instructions, ABD will be set to the linear address of the </span>
<span id="t1e_478" class="t s9_478">invalid bound-directory entry </span>
<span id="t1f_478" class="t s9_478">11b </span><span id="t1g_478" class="t s9_478">Reserved </span><span id="t1h_478" class="t s9_478">Reserved </span>
<span id="t1i_478" class="t v0_478 sc_478">2 </span><span id="t1j_478" class="t v0_478 sc_478">1 </span><span id="t1k_478" class="t v0_478 sc_478">0 </span>
<span id="t1l_478" class="t v0_478 sc_478">63 </span>
<span id="t1m_478" class="t v0_478 sc_478">ABD: Address Bound Directory Entry - Linear Address </span>
<span id="t1n_478" class="t v0_478 sc_478">EC: Error Code </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
