#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000000000112a920 .scope module, "CounterUpSyncBeh_4_tb" "CounterUpSyncBeh_4_tb" 2 4;
 .timescale 0 0;
v0000000000fb6b10_0 .net "Q", 3 0, v000000000112aee0_0;  1 drivers
v0000000000fb6bb0_0 .var "clk", 0 0;
v0000000000fb6c50_0 .var "enable", 0 0;
v0000000000fa73c0_0 .var "n_reset", 0 0;
S_0000000000fb6840 .scope module, "counterBeh" "CounterUpSyncBeh_4" 2 10, 3 10 0, S_000000000112a920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "n_reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "Q";
v000000000112aee0_0 .var "Q", 3 0;
v0000000000f82e40_0 .net "clk", 0 0, v0000000000fb6bb0_0;  1 drivers
v0000000000fb69d0_0 .net "enable", 0 0, v0000000000fb6c50_0;  1 drivers
v0000000000fb6a70_0 .net "n_reset", 0 0, v0000000000fa73c0_0;  1 drivers
E_0000000000fa54b0 .event posedge, v0000000000f82e40_0;
    .scope S_0000000000fb6840;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000112aee0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000000000fb6840;
T_1 ;
    %wait E_0000000000fa54b0;
    %load/vec4 v0000000000fb6a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000112aee0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000fb69d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000000000112aee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000112aee0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000112a920;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0000000000fb6bb0_0;
    %inv;
    %store/vec4 v0000000000fb6bb0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000112a920;
T_3 ;
    %delay 20, 0;
    %load/vec4 v0000000000fb6c50_0;
    %inv;
    %store/vec4 v0000000000fb6c50_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000112a920;
T_4 ;
    %vpi_call 2 18 "$dumpfile", "CounterUpSyncBeh_4_tb.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000010, S_000000000112a920 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fb6bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fb6c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fa73c0_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fa73c0_0, 0, 1;
    %delay 26, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fa73c0_0, 0, 1;
    %delay 33, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000000000112a920;
T_5 ;
    %vpi_call 2 34 "$monitor", "time : %t |  clk %1b | enable %1b | n_reset %1b | Q %4b |", $time, v0000000000fb6bb0_0, v0000000000fb6c50_0, v0000000000fa73c0_0, v0000000000fb6b10_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "CounterUpSyncBeh_4_tb.v";
    "../CounterUpSyncBeh_4.v";
