Info: Generated by version: 22.4 build 94
Info: Starting: Create simulation model
Info: qsys-generate /home/wisig321/Videos/quartus/G3/ip/qsys_top/rst_in.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=/home/wisig321/Videos/quartus/G3/ip/qsys_top/rst_in --family=Agilex --part=AGFB014R24B2E2V
Info: rst_in: "Transforming system: rst_in"
Info: rst_in: "Naming system components in system: rst_in"
Info: rst_in: "Processing generation queue"
Info: rst_in: "Generating: rst_in"
Info: rst_in: Done "rst_in" with 1 modules, 1 files
Info: Generating the following file(s) for MODELSIM simulator in /home/wisig321/Videos/quartus/G3/ip/qsys_top/rst_in/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/wisig321/Videos/quartus/G3/ip/qsys_top/rst_in/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/home/wisig321/Videos/quartus/G3/ip/qsys_top/rst_in.ip --simulator=MODELSIM --output-directory=/home/wisig321/Videos/quartus/G3/ip/qsys_top/rst_in/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/wisig321/Videos/quartus/G3/ip/qsys_top/rst_in/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/wisig321/Videos/quartus/G3/ip/qsys_top/rst_in/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig321/Videos/quartus/G3/ip/qsys_top/rst_in.ip --block-symbol-file --output-directory=/home/wisig321/Videos/quartus/G3/ip/qsys_top/rst_in --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig321/Videos/quartus/G3/ip/qsys_top/rst_in.ip --synthesis=VERILOG --output-directory=/home/wisig321/Videos/quartus/G3/ip/qsys_top/rst_in --family=Agilex --part=AGFB014R24B2E2V
Info: rst_in: "Transforming system: rst_in"
Info: rst_in: "Naming system components in system: rst_in"
Info: rst_in: "Processing generation queue"
Info: rst_in: "Generating: rst_in"
Info: rst_in: Done "rst_in" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
