module delay_test;

reg clk;
reg rst_n;
reg per_clken;
reg aclr;
reg [9:0] gauss_A_in;

always @(clk) clk <= #200 ~clk;

always @(rst_n or clk)  begin
	if(rst_n == 1'b0)
		gauss_A_in <= 10'b0;
	else if(gauss_A_in == 10'd1020)
		gauss_A_in <= 10'd0;
	else
		gauss_A_in <= gauss_A_in + 1'b1;
end


initial  begin
	begin
		clk <= 1'b0;
		rst_n <= 1'b0;
	end
	#700 begin 
		rst_n <= 1'b1;
		gauss_A_in <= 10'b0;
	end
	#10000000
	$stop;
end

endmodule

