library ieee;
use ieee.std_logic_1164.all;
Use ieee.std_logic_unsigned.all;
Use ieee.std_logic_unsigned.all;

Entity div84 is
	port(
	numerator : in std_logic_vector (7 downto 0);
	denominator : in std_logic_vector (3 downto 0);
	quotient : out std_logic_vector (7 downto 0);
	remainder : out std_logic_vector (3 downto 0);

End div84;