#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue May 15 15:19:15 2018
# Process ID: 15952
# Current directory: C:/Digitizer_ladeni/Digitizer.runs/synth_2
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Digitizer_ladeni/Digitizer.runs/synth_2/TOP.vds
# Journal file: C:/Digitizer_ladeni/Digitizer.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
source C:/Digitizer_ladeni/Digitizer.srcs/presyn.tcl
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_mig_7series_0_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_microblaze_0_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_microblaze_0_axi_intc_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_microblaze_0_xlconcat_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_xlconcat_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_mdm_1_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_rst_mig_7series_0_100M_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_rst_mig_7series_0_100M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_axi_uartlite_0_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_1ed2_eth_buf_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_1ed2_c_shift_ram_0_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_1ed2_c_counter_binary_0_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_1ed2_xlconstant_0_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_1ed2_util_vector_logic_0_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_axi_timer_0_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_timer_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_axi_ethernet_0_dma_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_dma_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_axi_ethernet_0_refclk_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_refclk_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_xbar_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_xbar_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_dlmb_v10_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_v10_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_ilmb_v10_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_v10_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_dlmb_bram_if_cntlr_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_bram_if_cntlr_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_ilmb_bram_if_cntlr_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_bram_if_cntlr_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_lmb_bram_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_lmb_bram_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_axi_quad_spi_0_1' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_quad_spi_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_axi_bram_ctrl_0_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_bram_ctrl_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_axi_quad_spi_1_0' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_quad_spi_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_subsystem_axi_gpio_0_1' generated file not found 'c:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_gpio_0_1/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 430.191 ; gain = 112.598
Command: synth_design -top TOP -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 531.684 ; gain = 90.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:103]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_sysref_inst' to cell 'IBUFGDS' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:755]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:762]
INFO: [Synth 8-3491] module 'IBUFDS_GTE2' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19620' bound to instance 'i_ibufds_gte2' of component 'IBUFDS_GTE2' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:773]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19620]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (1#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19620]
INFO: [Synth 8-113] binding component instance 'BUFG_jesd204_clk' to cell 'BUFG' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:782]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_core_clk' to cell 'IBUFGDS' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:789]
INFO: [Synth 8-113] binding component instance 'BUFG_core_clk' to cell 'BUFG' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:796]
INFO: [Synth 8-113] binding component instance 'BUFG_inter_rx_out' to cell 'BUFG' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:802]
INFO: [Synth 8-3491] module 'mb_subsystem_wrapper' declared at 'C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd:14' bound to instance 'mb_subsystem_i' of component 'mb_subsystem_wrapper' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:808]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_wrapper' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd:66]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655' bound to instance 'SPI_0_0_io0_iobuf' of component 'IOBUF' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd:178]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655' bound to instance 'SPI_0_0_io1_iobuf' of component 'IOBUF' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd:185]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655' bound to instance 'SPI_0_0_sck_iobuf' of component 'IOBUF' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd:192]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655' bound to instance 'SPI_0_0_ss_iobuf_0' of component 'IOBUF' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd:199]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655' bound to instance 'eth_mdio_mdc_mdio_iobuf' of component 'IOBUF' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd:206]
INFO: [Synth 8-3491] module 'mb_subsystem' declared at 'C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:2754' bound to instance 'mb_subsystem_i' of component 'mb_subsystem' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd:213]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:2830]
INFO: [Synth 8-3491] module 'mb_subsystem_axi_bram_ctrl_0_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'mb_subsystem_axi_bram_ctrl_0_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:4340]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_bram_ctrl_0_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_bram_ctrl_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'mb_subsystem_axi_bram_ctrl_0_bram_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_bram_ctrl_0_bram_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0_bram' of component 'mb_subsystem_axi_bram_ctrl_0_bram_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:4383]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_bram_ctrl_0_bram_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_bram_ctrl_0_bram_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'mb_subsystem_axi_ethernet_0_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_ethernet_0_0_stub.vhdl:5' bound to instance 'axi_ethernet_0' of component 'mb_subsystem_axi_ethernet_0_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:4401]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_ethernet_0_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_ethernet_0_0_stub.vhdl:72]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:3213]
INFO: [Synth 8-3491] module 'mb_subsystem_axi_ethernet_0_dma_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_ethernet_0_dma_0_stub.vhdl:5' bound to instance 'axi_ethernet_0_dma' of component 'mb_subsystem_axi_ethernet_0_dma_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:4465]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_ethernet_0_dma_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_ethernet_0_dma_0_stub.vhdl:117]
INFO: [Synth 8-3491] module 'mb_subsystem_axi_ethernet_0_refclk_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_ethernet_0_refclk_0_stub.vhdl:5' bound to instance 'axi_ethernet_0_refclk' of component 'mb_subsystem_axi_ethernet_0_refclk_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:4573]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_ethernet_0_refclk_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_ethernet_0_refclk_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'mb_subsystem_axi_gpio_0_1' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_gpio_0_1_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'mb_subsystem_axi_gpio_0_1' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:4580]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_gpio_0_1' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_gpio_0_1_stub.vhdl:32]
INFO: [Synth 8-3491] module 'mb_subsystem_axi_quad_spi_0_1' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_quad_spi_0_1_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'mb_subsystem_axi_quad_spi_0_1' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:4604]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_quad_spi_0_1' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_quad_spi_0_1_stub.vhdl:44]
INFO: [Synth 8-3491] module 'mb_subsystem_axi_quad_spi_1_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_quad_spi_1_0_stub.vhdl:5' bound to instance 'axi_quad_spi_1' of component 'mb_subsystem_axi_quad_spi_1_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:4640]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_quad_spi_1_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_quad_spi_1_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'mb_subsystem_axi_smc_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'mb_subsystem_axi_smc_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:4683]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_smc_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_smc_0_stub.vhdl:194]
INFO: [Synth 8-3491] module 'mb_subsystem_axi_timer_0_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'mb_subsystem_axi_timer_0_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:4869]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_timer_0_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'mb_subsystem_axi_uartlite_0_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'mb_subsystem_axi_uartlite_0_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:4898]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_axi_uartlite_0_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'mb_subsystem_mdm_1_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'mb_subsystem_mdm_1_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:4923]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_mdm_1_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'mb_subsystem_microblaze_0_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'mb_subsystem_microblaze_0_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:4936]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_microblaze_0_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_microblaze_0_0_stub.vhdl:137]
INFO: [Synth 8-3491] module 'mb_subsystem_microblaze_0_axi_intc_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'mb_subsystem_microblaze_0_axi_intc_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:5096]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_microblaze_0_axi_intc_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_microblaze_0_axi_periph_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:1665]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_RDG37U' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_RDG37U' (3#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_WMA45M' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_WMA45M' (4#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_LCSAMI' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_LCSAMI' (5#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_PHON4A' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_PHON4A' (6#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_H7JY2Y' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:459]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_H7JY2Y' (7#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:459]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_BFC422' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:557]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_BFC422' (8#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:557]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4J7B9M' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:658]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4J7B9M' (9#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:658]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_22VAX6' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:759]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_22VAX6' (10#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:759]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_ZIFSM1' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:1422]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_ZIFSM1' (11#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:1422]
INFO: [Synth 8-3491] module 'mb_subsystem_xbar_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'mb_subsystem_xbar_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:2587]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_xbar_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_microblaze_0_axi_periph_0' (12#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:1665]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_14Y43Z9' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:843]
INFO: [Synth 8-3491] module 'mb_subsystem_dlmb_bram_if_cntlr_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'mb_subsystem_dlmb_bram_if_cntlr_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:1057]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_dlmb_bram_if_cntlr_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'mb_subsystem_dlmb_v10_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'mb_subsystem_dlmb_v10_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:1111]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_dlmb_v10_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'mb_subsystem_ilmb_bram_if_cntlr_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'mb_subsystem_ilmb_bram_if_cntlr_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_ilmb_bram_if_cntlr_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'mb_subsystem_ilmb_v10_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'mb_subsystem_ilmb_v10_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:1193]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_ilmb_v10_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'mb_subsystem_lmb_bram_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'mb_subsystem_lmb_bram_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:1221]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_lmb_bram_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_14Y43Z9' (13#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:843]
INFO: [Synth 8-3491] module 'mb_subsystem_microblaze_0_xlconcat_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_microblaze_0_xlconcat_0_stub.vhdl:5' bound to instance 'microblaze_0_xlconcat' of component 'mb_subsystem_microblaze_0_xlconcat_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:5326]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_microblaze_0_xlconcat_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_microblaze_0_xlconcat_0_stub.vhdl:17]
WARNING: [Synth 8-5640] Port 'app_sr_active' is missing in component declaration [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:2831]
WARNING: [Synth 8-5640] Port 'app_ref_ack' is missing in component declaration [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:2831]
WARNING: [Synth 8-5640] Port 'app_zq_ack' is missing in component declaration [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:2831]
WARNING: [Synth 8-5640] Port 'device_temp' is missing in component declaration [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:2831]
INFO: [Synth 8-3491] module 'mb_subsystem_mig_7series_0_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_mig_7series_0_0_stub.vhdl:5' bound to instance 'mig_7series_0' of component 'mb_subsystem_mig_7series_0_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:5335]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_mig_7series_0_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_mig_7series_0_0_stub.vhdl:75]
INFO: [Synth 8-3491] module 'mb_subsystem_rst_mig_7series_0_100M_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_rst_mig_7series_0_100M_0_stub.vhdl:5' bound to instance 'rst_mig_7series_0_100M' of component 'mb_subsystem_rst_mig_7series_0_100M_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:5398]
INFO: [Synth 8-638] synthesizing module 'mb_subsystem_rst_mig_7series_0_100M_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/mb_subsystem_rst_mig_7series_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem' (14#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/synth/mb_subsystem.vhd:2830]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655' bound to instance 'qspi_flash_io0_iobuf' of component 'IOBUF' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd:283]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655' bound to instance 'qspi_flash_io1_iobuf' of component 'IOBUF' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd:290]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655' bound to instance 'qspi_flash_io2_iobuf' of component 'IOBUF' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd:297]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655' bound to instance 'qspi_flash_io3_iobuf' of component 'IOBUF' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd:304]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655' bound to instance 'qspi_flash_ss_iobuf' of component 'IOBUF' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'mb_subsystem_wrapper' (15#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/bd/mb_subsystem/hdl/mb_subsystem_wrapper.vhd:66]
INFO: [Synth 8-3491] module 'jesd204_phy_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/jesd204_phy_0_stub.vhdl:5' bound to instance 'jesd204_phy_0_i' of component 'jesd204_phy_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:859]
INFO: [Synth 8-638] synthesizing module 'jesd204_phy_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/jesd204_phy_0_stub.vhdl:420]
INFO: [Synth 8-3491] module 'jesd204_rx_static_config_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/jesd204_rx_static_config_0_stub.vhdl:5' bound to instance 'jesd204_rx_static_config_0_i' of component 'jesd204_rx_static_config_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:1289]
INFO: [Synth 8-638] synthesizing module 'jesd204_rx_static_config_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/jesd204_rx_static_config_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'jesd204_rx_0' declared at 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/jesd204_rx_0_stub.vhdl:5' bound to instance 'jesd204_rx_0_i' of component 'jesd204_rx_0' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:1304]
INFO: [Synth 8-638] synthesizing module 'jesd204_rx_0' [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/realtime/jesd204_rx_0_stub.vhdl:45]
INFO: [Synth 8-3491] module 'JESD204_transport_layer' declared at 'C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/JESD204_transport_layer.vhd:56' bound to instance 'jesd204_transport_layer_i' of component 'JESD204_transport_layer' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:1345]
INFO: [Synth 8-638] synthesizing module 'JESD204_transport_layer' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/JESD204_transport_layer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'JESD204_transport_layer' (16#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/JESD204_transport_layer.vhd:68]
INFO: [Synth 8-3491] module 'BRAM_trig' declared at 'C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/BRAM_trig.vhd:36' bound to instance 'BRAM_trig_i' of component 'BRAM_trig' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:1359]
INFO: [Synth 8-638] synthesizing module 'BRAM_trig' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/BRAM_trig.vhd:59]
INFO: [Synth 8-3491] module 'FSM_bram' declared at 'C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/FSM_bram.vhd:34' bound to instance 'FSM_bram_i' of component 'FSM_bram' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/BRAM_trig.vhd:128]
INFO: [Synth 8-638] synthesizing module 'FSM_bram' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/FSM_bram.vhd:49]
INFO: [Synth 8-226] default block is never used [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/FSM_bram.vhd:63]
INFO: [Synth 8-226] default block is never used [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/FSM_bram.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'FSM_bram' (17#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/FSM_bram.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element neg_edge_reg was removed.  [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/BRAM_trig.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'BRAM_trig' (18#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/BRAM_trig.vhd:59]
INFO: [Synth 8-3491] module 'init_gtx_reset' declared at 'C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/init_gtx_reset.vhd:34' bound to instance 'init_gtx_reset_i' of component 'init_gtx_reset' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:1381]
INFO: [Synth 8-638] synthesizing module 'init_gtx_reset' [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/init_gtx_reset.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'init_gtx_reset' (19#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/init_gtx_reset.vhd:42]
WARNING: [Synth 8-614] signal 'inter_init_gtx_reset' is read in the process but is not in the sensitivity list [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:1388]
WARNING: [Synth 8-614] signal 'inter_reset_PL' is read in the process but is not in the sensitivity list [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:1388]
WARNING: [Synth 8-3848] Net jd_done in module/entity TOP does not have driver. [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'TOP' (20#1) [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/TOP.vhd:103]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port rst_in
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[255]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[254]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[253]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[252]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[251]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[250]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[249]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[248]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[247]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[246]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[245]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[244]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[243]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[242]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[241]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[240]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[239]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[238]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[237]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[236]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[235]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[234]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[233]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[232]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[231]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[230]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[229]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[228]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[227]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[226]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[225]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[224]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[223]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[222]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[221]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[220]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[219]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[218]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[217]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[216]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[215]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[214]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[213]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[212]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[211]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[210]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[209]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[208]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[207]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[206]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[205]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[204]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[203]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[202]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[201]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[200]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[199]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[198]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[197]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[196]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[195]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[194]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[193]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[192]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[191]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[190]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[189]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[188]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[187]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[186]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[185]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[184]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[183]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[182]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[181]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[180]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[179]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[178]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[177]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[176]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[175]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[174]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[173]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[172]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[171]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[170]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[169]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[168]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[167]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[166]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[165]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[164]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[163]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[162]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[161]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[160]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[159]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[158]
WARNING: [Synth 8-3331] design BRAM_trig has unconnected port BRAM_PORTB_dout[157]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 585.793 ; gain = 144.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 585.793 ; gain = 144.504
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp65/jesd204_rx_static_config_0_in_context.xdc] for cell 'jesd204_rx_static_config_0_i'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp65/jesd204_rx_static_config_0_in_context.xdc] for cell 'jesd204_rx_static_config_0_i'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp67/jesd204_phy_0_in_context.xdc] for cell 'jesd204_phy_0_i'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp67/jesd204_phy_0_in_context.xdc] for cell 'jesd204_phy_0_i'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/mig_7series_0'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/mig_7series_0'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp71/mb_subsystem_microblaze_0_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp71/mb_subsystem_microblaze_0_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp73/mb_subsystem_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_axi_intc'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp73/mb_subsystem_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_axi_intc'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp75/mb_subsystem_microblaze_0_xlconcat_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_xlconcat'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp75/mb_subsystem_microblaze_0_xlconcat_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_xlconcat'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp77/mb_subsystem_mdm_1_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/mdm_1'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp77/mb_subsystem_mdm_1_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/mdm_1'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp79/mb_subsystem_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp79/mb_subsystem_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/rst_mig_7series_0_100M'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp81/mb_subsystem_axi_uartlite_0_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_uartlite_0'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp81/mb_subsystem_axi_uartlite_0_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_uartlite_0'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp97/mb_subsystem_axi_timer_0_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_timer_0'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp97/mb_subsystem_axi_timer_0_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_timer_0'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp99/mb_subsystem_axi_ethernet_0_dma_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_dma'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp99/mb_subsystem_axi_ethernet_0_dma_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_dma'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp101/mb_subsystem_axi_ethernet_0_refclk_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp101/mb_subsystem_axi_ethernet_0_refclk_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp103/mb_subsystem_axi_smc_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_smc'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp103/mb_subsystem_axi_smc_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_smc'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp105/mb_subsystem_xbar_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp105/mb_subsystem_xbar_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp107/mb_subsystem_dlmb_v10_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp107/mb_subsystem_dlmb_v10_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp109/mb_subsystem_dlmb_v10_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp109/mb_subsystem_dlmb_v10_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp111/mb_subsystem_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp111/mb_subsystem_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp113/mb_subsystem_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp113/mb_subsystem_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp115/mb_subsystem_lmb_bram_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp115/mb_subsystem_lmb_bram_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp117/mb_subsystem_axi_quad_spi_0_1_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp117/mb_subsystem_axi_quad_spi_0_1_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp119/mb_subsystem_axi_bram_ctrl_0_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp119/mb_subsystem_axi_bram_ctrl_0_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp121/mb_subsystem_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp121/mb_subsystem_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp123/mb_subsystem_axi_quad_spi_1_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp123/mb_subsystem_axi_quad_spi_1_0_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp125/mb_subsystem_axi_gpio_0_1_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_gpio_0'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp125/mb_subsystem_axi_gpio_0_1_in_context.xdc] for cell 'mb_subsystem_i/mb_subsystem_i/axi_gpio_0'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp127/jesd204_rx_0_in_context.xdc] for cell 'jesd204_rx_0_i'
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp127/jesd204_rx_0_in_context.xdc] for cell 'jesd204_rx_0_i'
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.srcs/constrs_1/new/Genesys2.xdc]
WARNING: [Vivado 12-584] No ports matched 'switch1'. [C:/Digitizer_ladeni/Digitizer.srcs/constrs_1/new/Genesys2.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'switch2'. [C:/Digitizer_ladeni/Digitizer.srcs/constrs_1/new/Genesys2.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'switch1'. [C:/Digitizer_ladeni/Digitizer.srcs/constrs_1/new/Genesys2.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'switch2'. [C:/Digitizer_ladeni/Digitizer.srcs/constrs_1/new/Genesys2.xdc:111]
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.srcs/constrs_1/new/Genesys2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Digitizer_ladeni/Digitizer.srcs/constrs_1/new/Genesys2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Digitizer_ladeni/Digitizer.srcs/constrs_1/new/Genesys2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Digitizer_ladeni/Digitizer.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 958.230 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '6.400' specified during out-of-context synthesis of instance 'jesd204_phy_0_i' at clock pin 'cpll_refclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0' at clock pin 'axis_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_dma' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1' at clock pin 'ext_spi_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:32 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:32 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[14]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[14]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[3]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[3]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[16]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[16]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[17]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[17]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[18]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[18]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[19]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[19]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[20]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[20]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[21]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[21]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[22]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[22]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[23]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[23]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[24]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[24]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[25]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[25]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[26]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[26]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[27]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[27]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[28]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[28]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[29]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[29]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[30]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[30]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[31]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[31]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[3]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[3]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[3]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[3]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp69/mb_subsystem_mig_7series_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rd[3]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rd[3]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rx_ctl. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rx_ctl. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_rxc. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_rxc. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[0]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[1]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[2]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_td[3]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_td[3]. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_tx_ctl. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_tx_ctl. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for eth_rgmii_txc. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_rgmii_txc. (constraint file  C:/Digitizer_ladeni/Digitizer.runs/synth_2/.Xil/Vivado-15952-d01-0209/dcp95/mb_subsystem_axi_ethernet_0_0_in_context.xdc, line 45).
Applied set_property DONT_TOUCH = true for jesd204_phy_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jesd204_rx_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jesd204_rx_static_config_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/axi_ethernet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/axi_quad_spi_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_subsystem_i/mb_subsystem_i/rst_mig_7series_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:33 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pres_st_reg' in module 'FSM_bram'
INFO: [Synth 8-5544] ROM "FSM_address_null" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM_enable_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM_wait_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM_error_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM_done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/BRAM_trig.vhd:108]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           wait_for_trig |                               00 |                               00
                read_adc |                               01 |                               01
          end_conversion |                               10 |                               10
                   error |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pres_st_reg' using encoding 'sequential' in module 'FSM_bram'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:35 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 4     
	              240 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    240 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module JESD204_transport_layer 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 4     
	              240 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    240 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FSM_bram 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module BRAM_trig 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module init_gtx_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element jesd204_transport_layer_i/somf_o_reg was removed.  [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/JESD204_transport_layer.vhd:183]
WARNING: [Synth 8-6014] Unused sequential element jesd204_transport_layer_i/rx_somfout_reg was removed.  [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/JESD204_transport_layer.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element BRAM_trig_i/addr_reg was removed.  [C:/Digitizer_ladeni/Digitizer.srcs/sources_1/new/BRAM_trig.vhd:108]
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[247]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[246]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[245]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[244]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[243]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[242]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[241]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[240]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[239]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[238]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[237]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[236]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[235]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[234]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[233]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[232]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[227]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[226]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[225]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[224]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[215]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[214]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[213]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[212]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[211]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[210]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[209]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[208]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[207]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[206]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[205]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[204]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[203]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[202]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[201]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[200]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[195]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[194]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[193]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[192]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[191]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[190]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[189]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[188]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[187]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[186]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[185]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[184]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[183]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[182]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[181]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[180]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[179]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[178]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[177]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[176]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[175]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[174]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[173]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[172]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[171]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[170]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[169]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[168]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[167]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[166]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[165]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[164]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[163]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[162]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[161]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[160]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[159]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[158]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[157]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[156]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[155]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[154]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[153]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[152]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[151]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[150]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[149]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[148]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[147]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[146]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[145]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[144]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[143]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[142]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[141]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[140]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[139]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[138]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[137]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[136]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[135]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[134]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[133]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (jesd204_transport_layer_i/jesd204_rx_link_data_3_reg[132]) is unused and will be removed from module TOP.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:38 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'jesd204_phy_0_i/rxoutclk' to pin 'jesd204_phy_0_i/bbstub_rxoutclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'jesd204_phy_0_i/txoutclk' to pin 'jesd204_phy_0_i/bbstub_txoutclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/mig_7series_0/ui_clk' to pin 'mb_subsystem_i/mb_subsystem_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/mdm_1/Dbg_Clk_0' to pin 'mb_subsystem_i/mb_subsystem_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/mdm_1/Dbg_Update_0' to pin 'mb_subsystem_i/mb_subsystem_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/interrupt' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_interrupt/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/m_axis_rxd_tlast' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_m_axis_rxd_tlast/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/m_axis_rxd_tvalid' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_m_axis_rxd_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/m_axis_rxs_tlast' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_m_axis_rxs_tlast/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/m_axis_rxs_tvalid' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_m_axis_rxs_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/rgmii_txc' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_rgmii_txc/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/s_axi_arready' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_s_axi_arready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/s_axi_awready' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_s_axi_awready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/s_axi_bvalid' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_s_axi_bvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/s_axi_rvalid' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_s_axi_rvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/s_axi_wready' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_s_axi_wready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/s_axis_txc_tready' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_s_axis_txc_tready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/s_axis_txd_tready' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_s_axis_txd_tready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/gtx_clk90_out' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_gtx_clk90_out/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/gtx_clk' to 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/gtx_clk_out' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_gtx_clk_out/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/gtx_clk' to 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/mac_irq' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_mac_irq/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/gtx_clk' to 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/mdio_mdc' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_mdio_mdc/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/gtx_clk' to 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/mdio_mdio_o' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_mdio_mdio_o/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/gtx_clk' to 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/mdio_mdio_t' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_mdio_mdio_t/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/gtx_clk' to 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/rgmii_tx_ctl' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/bbstub_rgmii_tx_ctl/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0/gtx_clk' to 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/clk_in1' to pin 'mb_subsystem_i/mb_subsystem_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/clk_out1' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/clk_in1' to 'mb_subsystem_i/mb_subsystem_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/clk_out2' to pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'mb_subsystem_i/mb_subsystem_i/axi_ethernet_0_refclk/clk_in1' to 'mb_subsystem_i/mb_subsystem_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mb_subsystem_i/mb_subsystem_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0/bram_clk_a' to pin 'mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 32 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:02:10 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:02:11 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:02:12 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:02:15 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:02:15 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:02:16 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:02:16 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:02:16 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:02:16 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |jesd204_phy_0                         |         1|
|2     |jesd204_rx_static_config_0            |         1|
|3     |jesd204_rx_0                          |         1|
|4     |mb_subsystem_xbar_0                   |         1|
|5     |mb_subsystem_axi_bram_ctrl_0_0        |         1|
|6     |mb_subsystem_axi_bram_ctrl_0_bram_0   |         1|
|7     |mb_subsystem_axi_ethernet_0_0         |         1|
|8     |mb_subsystem_axi_ethernet_0_dma_0     |         1|
|9     |mb_subsystem_axi_ethernet_0_refclk_0  |         1|
|10    |mb_subsystem_axi_gpio_0_1             |         1|
|11    |mb_subsystem_axi_quad_spi_0_1         |         1|
|12    |mb_subsystem_axi_quad_spi_1_0         |         1|
|13    |mb_subsystem_axi_smc_0                |         1|
|14    |mb_subsystem_axi_timer_0_0            |         1|
|15    |mb_subsystem_axi_uartlite_0_0         |         1|
|16    |mb_subsystem_mdm_1_0                  |         1|
|17    |mb_subsystem_microblaze_0_0           |         1|
|18    |mb_subsystem_microblaze_0_axi_intc_0  |         1|
|19    |mb_subsystem_microblaze_0_xlconcat_0  |         1|
|20    |mb_subsystem_mig_7series_0_0          |         1|
|21    |mb_subsystem_rst_mig_7series_0_100M_0 |         1|
|22    |mb_subsystem_dlmb_bram_if_cntlr_0     |         1|
|23    |mb_subsystem_dlmb_v10_0               |         1|
|24    |mb_subsystem_ilmb_bram_if_cntlr_0     |         1|
|25    |mb_subsystem_ilmb_v10_0               |         1|
|26    |mb_subsystem_lmb_bram_0               |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |jesd204_phy_0_bbox_23                         |     1|
|2     |jesd204_rx_0_bbox_25                          |     1|
|3     |jesd204_rx_static_config_0_bbox_24            |     1|
|4     |mb_subsystem_axi_bram_ctrl_0_0_bbox_0         |     1|
|5     |mb_subsystem_axi_bram_ctrl_0_bram_0_bbox_1    |     1|
|6     |mb_subsystem_axi_ethernet_0_0_bbox_2          |     1|
|7     |mb_subsystem_axi_ethernet_0_dma_0_bbox_3      |     1|
|8     |mb_subsystem_axi_ethernet_0_refclk_0_bbox_4   |     1|
|9     |mb_subsystem_axi_gpio_0_1_bbox_5              |     1|
|10    |mb_subsystem_axi_quad_spi_0_1_bbox_6          |     1|
|11    |mb_subsystem_axi_quad_spi_1_0_bbox_7          |     1|
|12    |mb_subsystem_axi_smc_0_bbox_8                 |     1|
|13    |mb_subsystem_axi_timer_0_0_bbox_9             |     1|
|14    |mb_subsystem_axi_uartlite_0_0_bbox_10         |     1|
|15    |mb_subsystem_dlmb_bram_if_cntlr_0_bbox_15     |     1|
|16    |mb_subsystem_dlmb_v10_0_bbox_16               |     1|
|17    |mb_subsystem_ilmb_bram_if_cntlr_0_bbox_17     |     1|
|18    |mb_subsystem_ilmb_v10_0_bbox_18               |     1|
|19    |mb_subsystem_lmb_bram_0_bbox_19               |     1|
|20    |mb_subsystem_mdm_1_0_bbox_11                  |     1|
|21    |mb_subsystem_microblaze_0_0_bbox_12           |     1|
|22    |mb_subsystem_microblaze_0_axi_intc_0_bbox_13  |     1|
|23    |mb_subsystem_microblaze_0_xlconcat_0_bbox_20  |     1|
|24    |mb_subsystem_mig_7series_0_0_bbox_21          |     1|
|25    |mb_subsystem_rst_mig_7series_0_100M_0_bbox_22 |     1|
|26    |mb_subsystem_xbar_0_bbox_14                   |     1|
|27    |BUFG                                          |     3|
|28    |CARRY4                                        |     8|
|29    |IBUFDS_GTE2                                   |     1|
|30    |LUT1                                          |     2|
|31    |LUT2                                          |   264|
|32    |LUT3                                          |   240|
|33    |LUT4                                          |     4|
|34    |LUT5                                          |     1|
|35    |LUT6                                          |     6|
|36    |FDRE                                          |   856|
|37    |IBUF                                          |    26|
|38    |IBUFGDS                                       |     2|
|39    |IOBUF                                         |    10|
|40    |OBUF                                          |    11|
|41    |OBUFDS                                        |     1|
|42    |OBUFT                                         |     1|
+------+----------------------------------------------+------+

Report Instance Areas: 
+------+--------------------------------+---------------------------------------+------+
|      |Instance                        |Module                                 |Cells |
+------+--------------------------------+---------------------------------------+------+
|1     |top                             |                                       |  8186|
|2     |  BRAM_trig_i                   |BRAM_trig                              |    63|
|3     |    FSM_bram_i                  |FSM_bram                               |     9|
|4     |  jesd204_transport_layer_i     |JESD204_transport_layer                |  1317|
|5     |  mb_subsystem_i                |mb_subsystem_wrapper                   |  5264|
|6     |    mb_subsystem_i              |mb_subsystem                           |  5254|
|7     |      microblaze_0_axi_periph   |mb_subsystem_microblaze_0_axi_periph_0 |   929|
|8     |      microblaze_0_local_memory |microblaze_0_local_memory_imp_14Y43Z9  |   496|
+------+--------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:02:16 . Memory (MB): peak = 958.230 ; gain = 516.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 472 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:29 . Memory (MB): peak = 958.230 ; gain = 144.504
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:02:17 . Memory (MB): peak = 958.230 ; gain = 516.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'TOP' is not ideal for floorplanning, since the cellview 'JESD204_transport_layer' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
184 Infos, 251 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:36 . Memory (MB): peak = 958.230 ; gain = 528.039
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Digitizer_ladeni/Digitizer.runs/synth_2/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.445 . Memory (MB): peak = 958.230 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 15 15:23:30 2018...
