{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559427464826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559427464827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 01 18:17:44 2019 " "Processing started: Sat Jun 01 18:17:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559427464827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559427464827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559427464827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559427465242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab2_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab2_top-SimpleCircuit" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE-124/Lab2/LogicalStep_Lab2_top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559427477296 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab2_top " "Found entity 1: LogicalStep_Lab2_top" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE-124/Lab2/LogicalStep_Lab2_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559427477296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559427477296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE-124/Lab2/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559427477306 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE-124/Lab2/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559427477306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559427477306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE-124/Lab2/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559427477306 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE-124/Lab2/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559427477306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559427477306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicProcessor-Behavioral " "Found design unit 1: LogicProcessor-Behavioral" {  } { { "LogicProcessor.vhd" "" { Text "N:/ECE-124/Lab2/LogicProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559427477317 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicProcessor " "Found entity 1: LogicProcessor" {  } { { "LogicProcessor.vhd" "" { Text "N:/ECE-124/Lab2/LogicProcessor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559427477317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559427477317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/logicgate.vhd 0 0 " "Found 0 design units, including 0 entities, in source file output_files/logicgate.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559427477323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicAdder-Behavioral " "Found design unit 1: LogicAdder-Behavioral" {  } { { "LogicAdder.vhd" "" { Text "N:/ECE-124/Lab2/LogicAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559427477328 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicAdder " "Found entity 1: LogicAdder" {  } { { "LogicAdder.vhd" "" { Text "N:/ECE-124/Lab2/LogicAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559427477328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559427477328 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/LogicalStep_Lab2_top.vhd " "Can't analyze file -- file output_files/LogicalStep_Lab2_top.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1559427477331 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "N:/ECE-124/Lab2/MUX.vhd" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1559427477335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-Behavioral " "Found design unit 1: MUX-Behavioral" {  } { { "MUX.vhd" "" { Text "N:/ECE-124/Lab2/MUX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559427477335 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "N:/ECE-124/Lab2/MUX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559427477335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559427477335 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LED_Output.vhd " "Can't analyze file -- file LED_Output.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1559427477338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_LED-Behavioral " "Found design unit 1: MUX_LED-Behavioral" {  } { { "MUX_LED.vhd" "" { Text "N:/ECE-124/Lab2/MUX_LED.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559427477343 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_LED " "Found entity 1: MUX_LED" {  } { { "MUX_LED.vhd" "" { Text "N:/ECE-124/Lab2/MUX_LED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559427477343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559427477343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab2_top " "Elaborating entity \"LogicalStep_Lab2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559427477436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicProcessor LogicProcessor:LOGIC_OUTPUT " "Elaborating entity \"LogicProcessor\" for hierarchy \"LogicProcessor:LOGIC_OUTPUT\"" {  } { { "LogicalStep_Lab2_top.vhd" "LOGIC_OUTPUT" { Text "N:/ECE-124/Lab2/LogicalStep_Lab2_top.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559427477459 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "LogicProcessor.vhd(20) " "VHDL Case Statement error at LogicProcessor.vhd(20): Case Statement choices must cover all possible values of expression" {  } { { "LogicProcessor.vhd" "" { Text "N:/ECE-124/Lab2/LogicProcessor.vhd" 20 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Analysis & Synthesis" 0 -1 1559427477460 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "LogicProcessor:LOGIC_OUTPUT " "Can't elaborate user hierarchy \"LogicProcessor:LOGIC_OUTPUT\"" {  } { { "LogicalStep_Lab2_top.vhd" "LOGIC_OUTPUT" { Text "N:/ECE-124/Lab2/LogicalStep_Lab2_top.vhd" 94 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559427477460 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559427477639 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 01 18:17:57 2019 " "Processing ended: Sat Jun 01 18:17:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559427477639 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559427477639 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559427477639 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559427477639 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559427478370 ""}
