KEY LIBERO "12.800"
KEY CAPTURE "12.800.0.16"
KEY DEFAULT_IMPORT_LOC "C:\Actelprj\A3P_Verilog_labs\lab2"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VHDL"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M300TS"
KEY VendorTechnology_Package "fcg1152"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "IND"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M300TS"
KEY VendorTechnology_TEMPR "IND"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "IND"
KEY VendorTechnology_VCCI_1.5_VOLTR "IND"
KEY VendorTechnology_VCCI_1.8_VOLTR "IND"
KEY VendorTechnology_VCCI_2.5_VOLTR "IND"
KEY VendorTechnology_VCCI_3.3_VOLTR "IND"
KEY VendorTechnology_VOLTR "IND"
KEY ProjectLocation "C:\Users\Public\Documents\Libero\Solution - MIV_FP\Solution_MIV_FP"
KEY ProjectDescription "SPI4.2"
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VHDL"
KEY Vendor "Actel"
KEY ActiveRoot "top::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAHBLITE_LIB
COREAPB3_LIB
COREAXITOAHBL_LIB
COREAHBTOAPB3_LIB
COREJTAGDEBUG_LIB
CORESPI_LIB
COREGPIO_LIB
COREI2C_LIB
COREUARTAPB_LIB
COREUART_LIB
COREAXI4DMACONTROLLER_LIB
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=..\component\Actel\DirectCore\CoreAHBLite\5.4.102\mti\user_vlog\COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXITOAHBL_LIB
ALIAS=COREAXITOAHBL_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREJTAGDEBUG_LIB
ALIAS=COREJTAGDEBUG_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORESPI_LIB
ALIAS=CORESPI_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREGPIO_LIB
ALIAS=COREGPIO_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREI2C_LIB
ALIAS=COREI2C_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREUARTAPB_LIB
ALIAS=COREUARTAPB_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREUART_LIB
ALIAS=COREUART_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXI4DMACONTROLLER_LIB
ALIAS=COREAXI4DMACONTROLLER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1582848820"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1582848820"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1582848820"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1582848820"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1582848820"
SIZE="3798"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1582848821"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1582848821"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1582848821"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1582848821"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1582848821"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v,hdl"
STATE="utd"
TIME="1582848821"
SIZE="6576"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_defaultslavesm.v,hdl"
STATE="utd"
TIME="1582848821"
SIZE="2069"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v,hdl"
STATE="utd"
TIME="1582848821"
SIZE="17556"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v,hdl"
STATE="utd"
TIME="1582848821"
SIZE="227942"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v,hdl"
STATE="utd"
TIME="1582848821"
SIZE="14709"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v,hdl"
STATE="utd"
TIME="1582848821"
SIZE="9403"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\COREAHBLTOAXI.cxf,actgen_cxf"
STATE="utd"
TIME="1585931831"
SIZE="1823"
PARENT="<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd,hdl"
STATE="utd"
TIME="1585435103"
SIZE="43724"
PARENT="<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd,hdl"
STATE="utd"
TIME="1585435103"
SIZE="92743"
PARENT="<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd,hdl"
STATE="utd"
TIME="1585435103"
SIZE="14345"
PARENT="<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd,hdl"
STATE="utd"
TIME="1585435103"
SIZE="4230"
PARENT="<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_reset_sync.vhd,hdl"
STATE="utd"
TIME="1585435103"
SIZE="2279"
PARENT="<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd,hdl"
STATE="utd"
TIME="1585435103"
SIZE="16224"
PARENT="<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd,hdl"
STATE="utd"
TIME="1585435103"
SIZE="5239"
PARENT="<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AHBtoAXI.vhd,hdl"
STATE="utd"
TIME="1585435103"
SIZE="4019"
PARENT="<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd,hdl"
STATE="utd"
TIME="1585435103"
SIZE="5248"
PARENT="<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\test\user\axi_slave.vhd,tb_hdl"
STATE="utd"
TIME="1585435103"
SIZE="6076"
PARENT="<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\COREAHBLTOAXI.cxf"
PARENT="<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0_0\COREAHBLTOAXI_C0_COREAHBLTOAXI_C0_0_COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\test\user\XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1585435103"
SIZE="3586"
PARENT="<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\COREAHBLTOAXI.cxf"
PARENT="<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0_0\COREAHBLTOAXI_C0_COREAHBLTOAXI_C0_0_COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\test\user\XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1585435103"
SIZE="14493"
PARENT="<project>\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\COREAHBLTOAXI.cxf"
PARENT="<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0_0\COREAHBLTOAXI_C0_COREAHBLTOAXI_C0_0_COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1582848821"
SIZE="2657"
PARENT="<project>\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1582848821"
SIZE="319"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1582848821"
SIZE="8059"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1582848821"
SIZE="25121"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1582848821"
SIZE="36275"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1582848821"
SIZE="122456"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
STATE="utd"
TIME="1582848821"
SIZE="4166"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v,hdl"
STATE="utd"
TIME="1582848821"
SIZE="12238"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v,hdl"
STATE="utd"
TIME="1582848821"
SIZE="4182"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v,hdl"
STATE="utd"
TIME="1582848821"
SIZE="3770"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1582848822"
SIZE="4114"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1584997964"
SIZE="3259"
PARENT="<project>\component\work\APB3\APB3.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1584997964"
SIZE="2013"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1582851268"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1582851268"
SIZE="4009"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1582851268"
SIZE="9540"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1582851268"
SIZE="2074"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1582851268"
SIZE="12455"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1582851268"
SIZE="82848"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1582851268"
SIZE="45675"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1582851268"
SIZE="12780"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1582851268"
SIZE="23829"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1582851268"
SIZE="6172"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd,hdl"
STATE="utd"
TIME="1582851268"
SIZE="78851"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd,hdl"
STATE="utd"
TIME="1582851268"
SIZE="5757"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd,hdl"
STATE="utd"
TIME="1582851268"
SIZE="9523"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1582851268"
SIZE="28895"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf,actgen_cxf"
STATE="utd"
TIME="1585931880"
SIZE="8433"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="10016"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="68504"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_stream_slave_ctrl.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="28899"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="33308"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_cache.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="4936"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_control_registers.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="2737"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_ctrl_if_mux_cdc.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="2463"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_controller.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="16873"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_start_ctrl.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="4630"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_tran_ctrl.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="22397"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dscrptr_src_mux.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="8506"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="10264"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_fixed_priority_arbiter.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="5424"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller_fifo.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="3247"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="27897"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_ext_dscrptr_cache.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="4498"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_status_mux.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="4231"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_x_ctrl.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="5248"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_ram_1k20_wrapper.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="2501"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_rd_tran_ctrl.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="13722"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_rd_tran_queue.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="7780"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_round_robin_arbiter.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="2659"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="4461"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_trans_ack.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="9757"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_ctrl.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="12816"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="9278"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_interconnect.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="28928"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_interconnect_readAddressChannel.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="16638"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_interconnect_readDataChannel.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="20215"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_interconnect_writeAddressChannel.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="18450"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_interconnect_writeDataChannel.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="15852"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_interconnect_writeResponseChannel.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="18522"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_master.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="15466"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_slave_ram.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="28639"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_stream_master.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="21119"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_stream_master_application.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="1385"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_to_axi4_lite_bridge.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="43144"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\coreaxi4dmacontroller_application.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="22516"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\coreaxi4dmacontroller_firmware_driver_model.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="14361"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf,actgen_cxf"
STATE="utd"
TIME="1585931443"
SIZE="11166"
PARENT="<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.cxf"
PARENT="<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="21528"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="11675"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="10599"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="19122"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\Bin2Gray.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="1371"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\byte2bit.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="2245"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="4987"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="2160"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="2827"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DownConverter.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="14795"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="8182"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="28034"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="5029"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="4088"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="10773"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="33136"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="17060"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="26800"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="24563"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="18457"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="6018"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="7274"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="5111"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="22588"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="4030"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="12301"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="13523"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="4767"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="16471"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="14788"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\FIFO.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="4488"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="4465"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="5191"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="6207"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="1933"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="41308"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="7947"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="14809"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="21722"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="15008"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="1911"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegisterSlice.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="17745"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="6558"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="40178"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="3957"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="20193"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="29430"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="11065"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="13595"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="21996"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="23919"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\UpConverter.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="28768"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="16073"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="39409"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\BitScan0.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="1348"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="10714"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="9300"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="3236"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="3226"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="12804"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="4070"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="8206"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RDataController.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="14968"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="12739"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="12950"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="54439"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="3514"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="2295"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RespController.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="7317"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\Revision.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="1496"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="7732"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="61062"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="39479"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\TransactionController.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="12662"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="16270"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="22105"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v,hdl"
STATE="utd"
TIME="1582850088"
SIZE="703502"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\sim\AHBModel\AHBL_Master.v,tb_hdl"
STATE="utd"
TIME="1582850088"
SIZE="13377"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
STATE="utd"
TIME="1582850088"
SIZE="65033"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
STATE="utd"
TIME="1582850088"
SIZE="47227"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\sim\AXI4Models\AxiMaster.v,tb_hdl"
STATE="utd"
TIME="1582850088"
SIZE="18641"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
STATE="utd"
TIME="1582850088"
SIZE="9861"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\sim\run_user_test_ts.do,do"
STATE="utd"
TIME="1582850088"
SIZE="2542"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\sim\User_Test.v,tb_hdl"
STATE="utd"
TIME="1582850088"
SIZE="456897"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\sim\wave_toplevel.do,do"
STATE="utd"
TIME="1582850088"
SIZE="1926"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4SRAM\2.5.103\COREAXI4SRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1582848823"
SIZE="369"
PARENT="<project>\component\work\LSRAM\LSRAM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.3.102\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
STATE="utd"
TIME="1582848824"
SIZE="7813"
LIBRARY="COREAXITOAHBL_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.3.102\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
STATE="utd"
TIME="1582848824"
SIZE="26606"
LIBRARY="COREAXITOAHBL_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\COREAXITOAHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1582848824"
SIZE="2401"
PARENT="<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\mti\scripts\wave.do,do"
STATE="utd"
TIME="1582848824"
SIZE="3973"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="278109"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="4401"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="45117"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="2554"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="7051"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="2579"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="2314"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="2447"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
STATE="utd"
TIME="1582848824"
SIZE="7813"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\COREAXITOAHBL.cxf"
PARENT="<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0_0\CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
STATE="utd"
TIME="1582848824"
SIZE="26606"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\COREAXITOAHBL.cxf"
PARENT="<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0_0\CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreDDRMemCtrlr\2.3.101\CoreDDRMemCtrlr.cxf,actgen_cxf"
STATE="utd"
TIME="1582848824"
SIZE="372"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf,actgen_cxf"
STATE="utd"
TIME="1582848824"
SIZE="4135"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="10659"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="15606"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="78701"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="68811"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_SYN.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="43646"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="5657"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_init_iterator.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="2258"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_no_training.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="55384"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\DELAY_CTRL.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="1573"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\DLL_MON.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="860"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="63181"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\FIFO_BLK.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="5670"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\flag_generator.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="1809"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="113148"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="12200"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LANE_ALIGNMENT.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="6910"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LANE_CTRL.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="1728"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LEVELLING.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="19448"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="1398"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="34434"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ram_simple_dp.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="3011"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="9254"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v,hdl"
STATE="utd"
TIME="1582848824"
SIZE="12945"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_TRAIN.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="12172"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\register_bank.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="24045"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TIP_CTRL_BLK.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="43687"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="11801"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="20421"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="21924"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_COMPLETE.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="10342"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="12939"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\VREF_TR.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="2095"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="26265"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="5795"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="10340"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1585074506"
SIZE="1029"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1582851553"
SIZE="12779"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\CoreGPIO.cxf"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1582851553"
SIZE="23828"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\CoreGPIO.cxf"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.2.101\COREI2C.cxf,actgen_cxf"
STATE="utd"
TIME="1584057682"
SIZE="1166"
PARENT="<project>\component\work\COREI2C_C0\COREI2C_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.2.101\mti\scripts\wave_usertb_vhdl.do,do"
STATE="utd"
TIME="1584044661"
SIZE="870"
PARENT="<project>\component\Actel\DirectCore\COREI2C\7.2.101\COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd,hdl"
STATE="utd"
TIME="1584044661"
SIZE="107144"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\Actel\DirectCore\COREI2C\7.2.101\COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\test\user\corei2c_tb_pkg.vhd,tb_hdl"
STATE="utd"
TIME="1584044661"
SIZE="35925"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\Actel\DirectCore\COREI2C\7.2.101\COREI2C.cxf"
PARENT="<project>\component\work\COREI2C_C0\COREI2C_C0_0\COREI2C_C0_COREI2C_C0_0_COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\test\user\i2c_spk.vhd,tb_hdl"
STATE="utd"
TIME="1584044661"
SIZE="2110"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\Actel\DirectCore\COREI2C\7.2.101\COREI2C.cxf"
PARENT="<project>\component\work\COREI2C_C0\COREI2C_C0_0\COREI2C_C0_COREI2C_C0_0_COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf,actgen_cxf"
STATE="utd"
TIME="1582848825"
SIZE="1916"
PARENT="<project>\component\work\COREJTAGDebug_0\COREJTAGDebug_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="22585"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="1033"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_ujtag_wrapper.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="5789"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="18296"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\mti\corejtagdebug_wave.do,do"
STATE="utd"
TIME="1582848825"
SIZE="1934"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
STATE="utd"
TIME="1582848825"
SIZE="9726"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
STATE="utd"
TIME="1582848825"
SIZE="11170"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
STATE="utd"
TIME="1582848825"
SIZE="12137"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
MODULE_UNDER_TEST="COREJTAGDEBUG_TESTBENCH"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERESET_PF\2.1.100\CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1582848825"
SIZE="485"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0.cxf"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf,actgen_cxf"
STATE="utd"
TIME="1582848825"
SIZE="2961"
PARENT="<project>\component\work\SPI_Controller\SPI_Controller.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1582848825"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
STATE="utd"
TIME="1582848825"
SIZE="3399"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1582848825"
SIZE="6496"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1582848825"
SIZE="9225"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1582848825"
SIZE="197644"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1582848825"
SIZE="40025"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="4698"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="13098"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="42389"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="1034"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="3070"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="6157"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v,hdl"
STATE="utd"
TIME="1582848825"
SIZE="9209"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1582848825"
SIZE="6648"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.6.102\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1584384570"
SIZE="779"
PARENT="<project>\component\work\UART_apb\UART_apb.cxf"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREUART\5.6.102\COREUART.cxf,actgen_cxf"
STATE="utd"
TIME="1584990860"
SIZE="1000"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREUART\5.6.102\rtl\vhdl\test\common\misc.vhd,tb_hdl"
STATE="utd"
TIME="1582663376"
SIZE="13504"
LIBRARY="COREUART_LIB"
PARENT="<project>\component\Actel\DirectCore\COREUART\5.6.102\COREUART.cxf"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREUART\5.6.102\rtl\vhdl\test\common\tbpack.vhd,tb_hdl"
STATE="utd"
TIME="1582663376"
SIZE="17606"
LIBRARY="COREUART_LIB"
PARENT="<project>\component\Actel\DirectCore\COREUART\5.6.102\COREUART.cxf"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREUART\5.6.102\rtl\vhdl\test\common\textio.vhd,tb_hdl"
STATE="utd"
TIME="1582663376"
SIZE="24120"
LIBRARY="COREUART_LIB"
PARENT="<project>\component\Actel\DirectCore\COREUART\5.6.102\COREUART.cxf"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\2.1.104\PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1582848825"
SIZE="279"
PARENT="<project>\component\work\CCC_0\CCC_0.cxf"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CLK_DIV_DELAY\1.1.101\PF_CLK_DIV_DELAY.cxf,actgen_cxf"
STATE="utd"
TIME="1584987286"
SIZE="253"
PARENT="<project>\component\work\PF_IOD_LVDS_RX\PF_IOD_LVDS_RX.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v,hdl"
STATE="utd"
TIME="1582848826"
SIZE="40782"
PARENT="<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\PF_DDR_CFG_INIT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\PF_DDR_CFG_INIT.cxf,actgen_cxf"
STATE="utd"
TIME="1582848826"
SIZE="458"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_INIT_MONITOR\2.0.103\PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1582848826"
SIZE="252"
PARENT="<project>\component\work\INIT_Monitor\INIT_Monitor.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_IOD\1.0.215\PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1584987287"
SIZE="243"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
PARENT="<project>\component\work\PF_IOD_LVDS_RX\PF_IOD_LVDS_RX.cxf"
PARENT="<project>\component\work\PF_IOD_LVDS_TX\PF_IOD_LVDS_TX.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v,hdl"
STATE="utd"
TIME="1584059362"
SIZE="8926"
PARENT="<project>\component\Actel\SgCore\PF_IO\1.0.104\PF_IO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_IO\1.0.104\PF_IO.cxf,actgen_cxf"
STATE="utd"
TIME="1585077064"
SIZE="457"
PARENT="<project>\component\work\PF_IN_C1\PF_IN_C1.cxf"
PARENT="<project>\component\work\PF_IO_C0\PF_IO_C0.cxf"
PARENT="<project>\component\work\PF_IO_GPIO\PF_IO_GPIO.cxf"
PARENT="<project>\component\work\PF_IO_I2C_SDA_0\PF_IO_I2C_SDA_0.cxf"
PARENT="<project>\component\work\PF_OUT_C2\PF_OUT_C2.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_LANECTRL\2.0.102\PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1584987287"
SIZE="364"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
PARENT="<project>\component\work\PF_IOD_LVDS_RX\PF_IOD_LVDS_RX.cxf"
PARENT="<project>\component\work\PF_IOD_LVDS_TX\PF_IOD_LVDS_TX.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_TPSRAM\1.1.108\PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1582848826"
SIZE="246"
PARENT="<project>\component\work\LSRAM\LSRAM.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMAF_L1_AHB\2.1.100\MIV_RV32IMAF_L1_AHB.cxf,actgen_cxf"
STATE="utd"
TIME="1585431606"
SIZE="373"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AHB\2.3.100\MIV_RV32IMA_L1_AHB.cxf,actgen_cxf"
STATE="utd"
TIME="1585431532"
SIZE="372"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf,actgen_cxf"
STATE="utd"
TIME="1582848826"
SIZE="2213"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4buffer_1.v,tb_hdl"
STATE="utd"
TIME="1582848826"
SIZE="21125"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4fragmenter.v,tb_hdl"
STATE="utd"
TIME="1582848826"
SIZE="70877"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4ram.v,tb_hdl"
STATE="utd"
TIME="1582848826"
SIZE="31543"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem.v,tb_hdl"
STATE="utd"
TIME="1582848826"
SIZE="6942"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem_ext.v,tb_hdl"
STATE="utd"
TIME="1582848826"
SIZE="4018"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_22.v,tb_hdl"
STATE="utd"
TIME="1582848826"
SIZE="11368"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_3.v,tb_hdl"
STATE="utd"
TIME="1582848826"
SIZE="12387"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_39.v,tb_hdl"
STATE="utd"
TIME="1582848826"
SIZE="12399"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_41.v,tb_hdl"
STATE="utd"
TIME="1582848826"
SIZE="12385"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_43.v,tb_hdl"
STATE="utd"
TIME="1582848826"
SIZE="15891"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_44.v,tb_hdl"
STATE="utd"
TIME="1582848826"
SIZE="15118"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_sim_aximem.v,tb_hdl"
STATE="utd"
TIME="1582848826"
SIZE="34736"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\APB3\APB3.cxf,actgen_cxf"
STATE="utd"
TIME="1584997967"
SIZE="30512"
ENDFILE
VALUE "<project>\component\work\APB3\APB3.vhd,hdl"
STATE="utd"
TIME="1584997964"
SIZE="15090"
PARENT="<project>\component\work\APB3\APB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.cxf,actgen_cxf"
STATE="utd"
TIME="1585443152"
SIZE="144753"
ENDFILE
VALUE "<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v,hdl"
STATE="utd"
TIME="1585443139"
SIZE="292664"
PARENT="<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CCC_0\CCC_0.cxf,actgen_cxf"
STATE="utd"
TIME="1582848826"
SIZE="18207"
ENDFILE
VALUE "<project>\component\work\CCC_0\CCC_0.v,hdl"
STATE="utd"
TIME="1582848826"
SIZE="2705"
PARENT="<project>\component\work\CCC_0\CCC_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CCC_0\CCC_0_0\CCC_0_CCC_0_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1582848826"
SIZE="664"
PARENT="<project>\component\work\CCC_0\CCC_0.cxf"
ENDFILE
VALUE "<project>\component\work\CCC_0\CCC_0_0\CCC_0_CCC_0_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1582848826"
SIZE="3755"
PARENT="<project>\component\work\CCC_0\CCC_0_0\CCC_0_CCC_0_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0.cxf,actgen_cxf"
STATE="utd"
TIME="1582848826"
SIZE="13796"
ENDFILE
VALUE "<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0.v,hdl"
STATE="utd"
TIME="1582848826"
SIZE="8973"
PARENT="<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0_0\CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1582848826"
SIZE="1514"
PARENT="<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0.cxf"
ENDFILE
VALUE "<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1582848826"
SIZE="474"
PARENT="<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0_0\CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v,hdl"
STATE="utd"
TIME="1582848826"
SIZE="20640"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0_0\CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1582848826"
SIZE="9572"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0_0\CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0.cxf,actgen_cxf"
STATE="utd"
TIME="1582848826"
SIZE="15025"
ENDFILE
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0.v,hdl"
STATE="utd"
TIME="1582848826"
SIZE="25913"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1582848826"
SIZE="1875"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0.cxf"
ENDFILE
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1582848827"
SIZE="3737"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v,hdl"
STATE="utd"
TIME="1582848827"
SIZE="24076"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1582848827"
SIZE="52660"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1585931835"
SIZE="15170"
ENDFILE
VALUE "<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0.vhd,hdl"
STATE="utd"
TIME="1585931831"
SIZE="14530"
PARENT="<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0_0\COREAHBLTOAXI_C0_COREAHBLTOAXI_C0_0_COREAHBLTOAXI.cxf,actgen_cxf"
STATE="utd"
TIME="1585931831"
SIZE="1398"
PARENT="<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0.cxf"
ENDFILE
VALUE "<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1585931831"
SIZE="806"
PARENT="<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0_0\COREAHBLTOAXI_C0_COREAHBLTOAXI_C0_0_COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0_0\rtl\vhdl\core\CoreAHBLtoAXI.vhd,hdl"
STATE="utd"
TIME="1585931831"
SIZE="30597"
PARENT="<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0_0\COREAHBLTOAXI_C0_COREAHBLTOAXI_C0_0_COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0_0\rtl\vhdl\test\user\Tb_CoreAHBLtoAXI.vhd,tb_hdl"
STATE="utd"
TIME="1585931831"
SIZE="39403"
PARENT="<project>\component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0_0\COREAHBLTOAXI_C0_COREAHBLTOAXI_C0_0_COREAHBLTOAXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.cxf,actgen_cxf"
STATE="utd"
TIME="1582848827"
SIZE="6897"
ENDFILE
VALUE "<project>\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.v,hdl"
STATE="utd"
TIME="1582848827"
SIZE="4286"
PARENT="<project>\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1585931883"
SIZE="21046"
ENDFILE
VALUE "<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="17234"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf,actgen_cxf"
STATE="utd"
TIME="1585931880"
SIZE="4783"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0.cxf"
ENDFILE
VALUE "<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="3162"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="26048"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_arbiter.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="16095"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller.v,hdl"
STATE="utd"
TIME="1585931880"
SIZE="7812"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\rtl\vlog\test\coreaxi4dmacontroller_testbench.v,tb_hdl"
STATE="utd"
TIME="1585931880"
SIZE="43975"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0_0\COREAXI4DMACONTROLLER_C0_COREAXI4DMACONTROLLER_C0_0_COREAXI4DMACONTROLLER.cxf"
MODULE_UNDER_TEST="CoreAXI4DMAController_testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1585931447"
SIZE="144929"
ENDFILE
VALUE "<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v,hdl"
STATE="utd"
TIME="1585931444"
SIZE="287812"
PARENT="<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0.cxf,actgen_cxf"
STATE="utd"
TIME="1585074510"
SIZE="12585"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0.vhd,hdl"
STATE="utd"
TIME="1585074506"
SIZE="15089"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\bfmtovec_compile.do,do"
STATE="utd"
TIME="1585074506"
SIZE="1218"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1585074506"
SIZE="4732"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0.cxf"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1585074506"
SIZE="6076"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1585074506"
SIZE="8409"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
STATE="utd"
TIME="1585074506"
SIZE="11160"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1585074506"
SIZE="2467"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1585074506"
SIZE="22264"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1585074506"
SIZE="4104"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1585074506"
SIZE="9683"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1585074506"
SIZE="2193"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1585074506"
SIZE="12550"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1585074506"
SIZE="4102"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1585074506"
SIZE="82942"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1585074506"
SIZE="46010"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1585074506"
SIZE="7371"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd,hdl"
STATE="utd"
TIME="1585074506"
SIZE="39645"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio_pkg.vhd,hdl"
STATE="utd"
TIME="1585074506"
SIZE="3180"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1585074506"
SIZE="16835"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREGPIO_0\COREGPIO_0_0\wave_vhdl.do,do"
STATE="utd"
TIME="1585074506"
SIZE="1559"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREI2C_C0\COREI2C_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1584057682"
SIZE="5485"
ENDFILE
VALUE "<project>\component\work\COREI2C_C0\COREI2C_C0.vhd,hdl"
STATE="utd"
TIME="1584057682"
SIZE="7065"
PARENT="<project>\component\work\COREI2C_C0\COREI2C_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREI2C_C0\COREI2C_C0_0\COREI2C_C0_COREI2C_C0_0_COREI2C.cxf,actgen_cxf"
STATE="utd"
TIME="1584057682"
SIZE="1504"
PARENT="<project>\component\work\COREI2C_C0\COREI2C_C0.cxf"
ENDFILE
VALUE "<project>\component\work\COREI2C_C0\COREI2C_C0_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1584057682"
SIZE="1146"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\COREI2C_C0\COREI2C_C0_0\COREI2C_C0_COREI2C_C0_0_COREI2C.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd,hdl"
STATE="utd"
TIME="1584057682"
SIZE="28135"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\COREI2C_C0\COREI2C_C0_0\COREI2C_C0_COREI2C_C0_0_COREI2C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\test\user\tb_user_corei2c.vhd,tb_hdl"
STATE="utd"
TIME="1584057682"
SIZE="42804"
LIBRARY="COREI2C_LIB"
PARENT="<project>\component\work\COREI2C_C0\COREI2C_C0_0\COREI2C_C0_COREI2C_C0_0_COREI2C.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREJTAGDebug_0\COREJTAGDebug_0.cxf,actgen_cxf"
STATE="utd"
TIME="1582848827"
SIZE="6832"
ENDFILE
VALUE "<project>\component\work\COREJTAGDebug_0\COREJTAGDebug_0.v,hdl"
STATE="utd"
TIME="1582848827"
SIZE="9227"
PARENT="<project>\component\work\COREJTAGDebug_0\COREJTAGDebug_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1584990860"
SIZE="4794"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0.vhd,hdl"
STATE="utd"
TIME="1584990860"
SIZE="6737"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1584990860"
SIZE="760"
LIBRARY="COREUART_LIB"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf,actgen_cxf"
STATE="utd"
TIME="1584990860"
SIZE="3086"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0.cxf"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\mti\scripts\wave_vhdl.do,do"
STATE="utd"
TIME="1584990860"
SIZE="651"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1584990860"
SIZE="12912"
LIBRARY="COREUART_LIB"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1584990860"
SIZE="2731"
LIBRARY="COREUART_LIB"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd,hdl"
STATE="utd"
TIME="1584990860"
SIZE="22388"
LIBRARY="COREUART_LIB"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\coreuart_pkg.vhd,hdl"
STATE="utd"
TIME="1584990860"
SIZE="519"
LIBRARY="COREUART_LIB"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\fifo_256x8_54sxa.vhd,hdl"
STATE="utd"
TIME="1584990860"
SIZE="15168"
LIBRARY="COREUART_LIB"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd,hdl"
STATE="utd"
TIME="1584990860"
SIZE="21576"
LIBRARY="COREUART_LIB"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Tx_async.vhd,hdl"
STATE="utd"
TIME="1584990860"
SIZE="11219"
LIBRARY="COREUART_LIB"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\test\user\testbnch.vhd,tb_hdl"
STATE="utd"
TIME="1584990860"
SIZE="23663"
LIBRARY="COREUART_LIB"
PARENT="<project>\component\work\COREUART_C0\COREUART_C0_0\COREUART_C0_COREUART_C0_0_COREUART.cxf"
MODULE_UNDER_TEST="testbnch"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1582848827"
SIZE="659"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1582848827"
SIZE="4628"
PARENT="<project>\component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDR3_0.cxf,actgen_cxf"
STATE="utd"
TIME="1582848827"
SIZE="17507"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDR3_0.v,hdl"
STATE="utd"
TIME="1582848827"
SIZE="186523"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDRCTRL_0\CoreDDRMemCtrlr_0.v,hdl"
STATE="utd"
TIME="1582848827"
SIZE="7042580"
PARENT="<project>\component\work\DDR3_0\DDRCTRL_0\DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDRCTRL_0\DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr.cxf,actgen_cxf"
STATE="utd"
TIME="1582848827"
SIZE="497"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDRCTRL_0\DDRCTRL_0.cxf,actgen_cxf"
STATE="utd"
TIME="1582848827"
SIZE="431"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDRCTRL_0\sdram_lb_defines_0.v,hdl"
STATE="utd"
TIME="1582848827"
SIZE="2212"
PARENT="<project>\component\work\DDR3_0\DDRCTRL_0\DDRCTRL_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1582848827"
SIZE="659"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1582848827"
SIZE="2590"
PARENT="<project>\component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="38849"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="554982"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="471"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="40578"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="467"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3989"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="467"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3780"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="467"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3780"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="467"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3780"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="463"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="10434"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="485"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3793"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="469"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3783"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="465"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3780"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="467"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3782"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="465"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3780"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="469"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3783"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="491"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3728"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="473"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3787"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="467"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3781"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="641"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="4812"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3576"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="625"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="5068"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3568"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="477"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3968"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="499"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3830"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="479"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="4727"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="477"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="32176"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="499"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="4258"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="625"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="5068"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3568"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848828"
SIZE="477"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848828"
SIZE="3968"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848829"
SIZE="499"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="3830"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848829"
SIZE="479"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="4727"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848829"
SIZE="477"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="32182"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1582848829"
SIZE="499"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="4258"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GPIO_TOP\GPIO_TOP.cxf,actgen_cxf"
STATE="utd"
TIME="1585076994"
SIZE="9976"
ENDFILE
VALUE "<project>\component\work\GPIO_TOP\GPIO_TOP.vhd,hdl"
STATE="utd"
TIME="1585076993"
SIZE="20986"
PARENT="<project>\component\work\GPIO_TOP\GPIO_TOP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\INIT_Monitor\INIT_Monitor.cxf,actgen_cxf"
STATE="utd"
TIME="1582848829"
SIZE="7950"
ENDFILE
VALUE "<project>\component\work\INIT_Monitor\INIT_Monitor.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="5834"
PARENT="<project>\component\work\INIT_Monitor\INIT_Monitor.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1582848829"
SIZE="509"
PARENT="<project>\component\work\INIT_Monitor\INIT_Monitor.cxf"
ENDFILE
VALUE "<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="2199"
PARENT="<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM\COREAXI4SRAM_0\LSRAM_COREAXI4SRAM_0_COREAXI4SRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1582848829"
SIZE="828"
PARENT="<project>\component\work\LSRAM\LSRAM.cxf"
ENDFILE
VALUE "<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="19561"
PARENT="<project>\component\work\LSRAM\COREAXI4SRAM_0\LSRAM_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="125330"
PARENT="<project>\component\work\LSRAM\COREAXI4SRAM_0\LSRAM_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_SLVIF.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="12507"
PARENT="<project>\component\work\LSRAM\COREAXI4SRAM_0\LSRAM_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM\LSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1582848829"
SIZE="12440"
ENDFILE
VALUE "<project>\component\work\LSRAM\LSRAM.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="32218"
PARENT="<project>\component\work\LSRAM\LSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM\PF_TPSRAM_AHB_AXI_0\LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1582848829"
SIZE="768"
PARENT="<project>\component\work\LSRAM\LSRAM.cxf"
ENDFILE
VALUE "<project>\component\work\LSRAM\PF_TPSRAM_AHB_AXI_0\LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="181895"
PARENT="<project>\component\work\LSRAM\PF_TPSRAM_AHB_AXI_0\LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LVDS_UART\LVDS_UART.cxf,actgen_cxf"
STATE="utd"
TIME="1585077007"
SIZE="6057"
ENDFILE
VALUE "<project>\component\work\LVDS_UART\LVDS_UART.vhd,hdl"
STATE="utd"
TIME="1585077006"
SIZE="8132"
PARENT="<project>\component\work\LVDS_UART\LVDS_UART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LVDS_UART_TOP\LVDS_UART_TOP.cxf,actgen_cxf"
STATE="utd"
TIME="1585077013"
SIZE="36992"
ENDFILE
VALUE "<project>\component\work\LVDS_UART_TOP\LVDS_UART_TOP.vhd,hdl"
STATE="utd"
TIME="1585077012"
SIZE="41187"
PARENT="<project>\component\work\LVDS_UART_TOP\LVDS_UART_TOP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI.cxf,actgen_cxf"
STATE="utd"
TIME="1582848829"
SIZE="26714"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="25066"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="29393"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_alu.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="34264"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_amoalu.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="14163"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_arbiter.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="17065"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_arbiter_1.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="9250"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="22609"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="22654"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="18331"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="19455"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="16582"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="19420"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="3188"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="4178"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w2_i0.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="5839"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="48042"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w4_i15.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="10538"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="4074"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="5714"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="6448"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="4093"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_1.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="4354"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_2.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="4341"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_3.v,hdl"
STATE="utd"
TIME="1582848829"
SIZE="4075"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_4.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="4380"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_5.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="4367"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4buffer.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="40248"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4buffer_buffer.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="40255"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="117310"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="14916"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="14921"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4user_yanker.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="79021"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4user_yanker_yank.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="79026"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="27005"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="45152"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="63685"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="80314"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="14261"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="60243"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="172217"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="5482"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="4104"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="3994"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="4189"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_data_array.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="11669"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="324061"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="55739"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="8134"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="32983"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_gluebridge.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="17831"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_hella_cache_arbiter.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="9746"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_ibuf.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="19650"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="36171"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_identity_module.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="4244"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="4240"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink_1.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="3578"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="3093"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source_2.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="6841"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="9905"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar_int_xbar.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="3816"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xing.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="25599"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="7816"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_state_machine.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="14906"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="13564"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="5236"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="35676"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="43033"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="3598"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="3997"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="106813"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_plusarg_reader.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="3057"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="22119"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="21949"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="15101"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="22479"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_13.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="13819"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="18559"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_15.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="8268"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_16.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="13279"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="30152"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="7339"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="20205"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="10437"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="26057"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="14415"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="22068"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="12460"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v,hdl"
STATE="utd"
TIME="1582848830"
SIZE="16310"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="26057"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="14416"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="18327"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="30152"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_55.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="11457"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_56.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="10348"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="22068"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="13934"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="12206"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="12206"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="14218"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_reset_catch_and_sync_d3.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="4906"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="301341"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="334338"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="96983"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rvcexpander.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="4123"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="51234"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="30897"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="3624"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="4133"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="4173"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="3624"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="3624"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="119949"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="3793"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="4007"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="3986"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="3940"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_sink_dmi_xing.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="24406"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_source_dm_inner.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="24855"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="133677"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="59711"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="7403"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="15205"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="20443"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="33725"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="52375"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb_1.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="31063"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="81722"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_debug.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="32393"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_async_dm_inner.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="34500"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="926067"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="45750"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="28890"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="39470"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="31487"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="28268"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfilter.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="7376"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="118009"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v,hdl"
STATE="utd"
TIME="1582848831"
SIZE="475230"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="7411"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="80190"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="80205"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="49833"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="54295"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="47582"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="12393"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="60686"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="82115"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="54676"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf,actgen_cxf"
STATE="utd"
TIME="1582848829"
SIZE="28397"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI.cxf"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1582848832"
SIZE="15177"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1585431627"
SIZE="10754"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0.vhd,hdl"
STATE="utd"
TIME="1585431606"
SIZE="13463"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="7028"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_alu.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="34566"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_amoalu.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="14294"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_arbiter.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="17096"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_arbiter_1.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="9281"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_sink.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="23256"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_sink_1.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="23301"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_sink_2.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="18943"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_source.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="19972"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_source_1.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="17074"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_source_2.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="19937"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_reset_reg.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="3268"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_reset_reg_vec_w1_i0.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4251"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_reset_reg_vec_w2_i0.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="5955"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_reset_reg_vec_w32_i0.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="49388"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_reset_reg_vec_w4_i15.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="10752"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4146"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="5858"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="6627"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_valid_sync.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4165"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_valid_sync_1.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4428"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_valid_sync_2.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4415"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_valid_sync_3.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4147"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_valid_sync_4.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4454"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_valid_sync_5.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4441"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_breakpoint_unit.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="27239"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_capture_chain.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="45506"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_capture_update_chain.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="64173"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_capture_update_chain_1.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="80926"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_capture_update_chain_2.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="14376"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_compare_rec_fn.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="21310"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_coreplex_local_interrupter_clint.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="60747"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_csrfile.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="185055"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_data_arrays_0.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="5593"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_data_arrays_0_0.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4215"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_data_arrays_0_0_ext.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4033"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_data_arrays_0_ext.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4228"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_dcache_data_array.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="11780"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_dcache_dcache.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="326764"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_debug_transport_module_jtag.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="56340"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_div_sqrt_rec_fnto_raw_small.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="68551"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_div_sqrt_rec_fn_small.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="12039"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_dmito_tl_dmi2tl.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="8207"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpto_fp.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="16005"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpto_int.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="35751"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpu.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="121372"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpudecoder.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="18959"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpufmapipe.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="11499"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_frontend_frontend.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="33320"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_hella_cache_arbiter.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="9826"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_ibuf.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="20237"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_icache_icache.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="36618"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_identity_module.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4059"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_into_rec_fn.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="33261"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_int_sync_crossing_sink.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4361"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_int_sync_crossing_sink_1.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="3616"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_int_sync_crossing_source.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="3127"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_int_sync_crossing_source_2.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="7059"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_int_to_fp.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="42572"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_int_xbar.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="9999"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_int_xbar_int_xbar.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="3847"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_int_xing.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="25902"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_jtag_bypass_chain.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="7884"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_jtag_state_machine.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="15062"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_jtag_tap_controller.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="13824"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_level_gateway.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="5287"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_memory_bus_mem_buses_0.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="34340"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_mul_add_rec_fnpipe.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="38855"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_mul_add_rec_fnto_raw_post_mul.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="97807"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_mul_add_rec_fnto_raw_pre_mul.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="43365"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_mul_div.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="43368"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_negative_edge_latch.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="3636"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_negative_edge_latch_2.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4038"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_periphery_bus_pbus.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="107385"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_plusarg_reader.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="3088"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="22289"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="22119"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_10.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="15219"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_11.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="22649"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_13.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="13927"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_14.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="18703"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_15.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="8344"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_16.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="25268"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_18.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="11549"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_19.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="10431"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="14534"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="20358"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="22238"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rec_fnto_in.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="30402"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="12312"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater_2.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="12314"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_reset_catch_and_sync_d3.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="5030"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rocket.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="345254"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rocket_system.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="174503"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rocket_tile_tile.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="107539"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_round_any_raw_fnto_rec_fn.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="58866"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_round_any_raw_fnto_rec_fn_1.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="19223"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_round_raw_fnto_rec_fn.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="7538"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rvcexpander.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4520"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_shift_queue.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="51625"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_simple_lazy_module_system_bus_from_tiletile.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="31117"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_synchronizer_shift_reg_w12_d1.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="3662"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_synchronizer_shift_reg_w1_d3.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4177"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_synchronizer_shift_reg_w31_d3.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4217"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_synchronizer_shift_reg_w42_d1.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="3662"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_synchronizer_shift_reg_w54_d1.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="3662"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_system_bus_sbus.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="119251"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tag_array.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="3904"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tag_array_0.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4118"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tag_array_0_ext.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="4025"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tag_array_ext.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="3979"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlasync_crossing_sink_dmi_xing.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="24731"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlasync_crossing_source_dm_inner.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="25183"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="134769"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlb.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="60221"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="15327"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="20748"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlbuffer_system_bus.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="34217"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="52246"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlb_1.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="31330"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="82529"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_debug.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="32620"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_async_dm_inner.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="34872"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="933151"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_outer_async_dm_outer.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="46270"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_outer_dm_outer.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="29183"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlerror_error.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="39451"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="31742"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="28497"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfilter.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="7173"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="119082"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlplic_plic.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="479992"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="7477"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlto_ahb.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="54818"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlto_ahb_converter.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="54828"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlwidth_widget.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="7179"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="12317"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_dmi_xbar.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="47949"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_memory_bus.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="12216"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_periphery_bus.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="61153"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="83032"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_tl_master_xbar.v,hdl"
STATE="utd"
TIME="1585431606"
SIZE="55027"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB.cxf,actgen_cxf"
STATE="utd"
TIME="1585431606"
SIZE="24902"
PARENT="<project>\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0.cxf"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1585431537"
SIZE="10802"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0.vhd,hdl"
STATE="utd"
TIME="1585431532"
SIZE="14132"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="6353"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_alu.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="34292"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_amoalu.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="14191"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_arbiter.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="16978"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_arbiter_1.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="9225"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="22889"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="22934"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="18611"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="19693"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="16812"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="19658"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="3224"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4234"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w2_i0.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="5923"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="48966"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w4_i15.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="10678"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4130"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="5826"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="6588"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4149"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4410"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4397"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4131"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4436"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4423"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="27033"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="45244"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="63777"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="80424"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="14299"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="60277"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="172394"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="5538"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4160"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4030"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4225"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="11662"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="324405"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="55925"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="8162"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="33119"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="9774"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ibuf.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="19706"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="36279"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_identity_module.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4045"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4296"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="3606"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="3121"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source_2.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="6925"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xbar.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="9933"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="3835"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xing.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="25655"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="7846"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_state_machine.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="14962"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="13732"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="5266"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="34192"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="43077"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="3628"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4027"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="106981"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_plusarg_reader.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="3085"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="22167"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="21997"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="15141"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="22527"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="13859"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="18603"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="8302"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="25126"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_18.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="11493"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="10384"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="14456"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="20247"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="22116"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="12244"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="12246"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4962"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="301778"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="170971"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_tile.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="97325"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rvcexpander.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4151"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="51342"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="30977"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="3654"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4167"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4207"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="3654"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="3654"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="118759"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="3849"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4063"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="4022"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="3976"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="24490"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="24939"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="133737"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="59749"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="15233"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="20527"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="33855"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="51720"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="31101"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="81820"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="32718"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="34640"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="926255"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="46091"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="29197"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="39174"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="31525"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="28306"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfilter.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="7137"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="118153"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="476304"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="7439"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="54430"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="54442"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="7143"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="12245"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="47618"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="12154"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="60724"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="82389"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v,hdl"
STATE="utd"
TIME="1585431532"
SIZE="54668"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB.cxf,actgen_cxf"
STATE="utd"
TIME="1585431532"
SIZE="21851"
PARENT="<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IN_C1\PF_IN_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1585077065"
SIZE="2527"
ENDFILE
VALUE "<project>\component\work\PF_IN_C1\PF_IN_C1.v,hdl"
STATE="utd"
TIME="1585077065"
SIZE="3955"
PARENT="<project>\component\work\PF_IN_C1\PF_IN_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_RX\PF_CLK_DIV_FIFO\PF_IOD_LVDS_RX_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.cxf,actgen_cxf"
STATE="utd"
TIME="1584987286"
SIZE="517"
PARENT="<project>\component\work\PF_IOD_LVDS_RX\PF_IOD_LVDS_RX.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_RX\PF_CLK_DIV_FIFO\PF_IOD_LVDS_RX_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v,hdl"
STATE="utd"
TIME="1584987286"
SIZE="863"
PARENT="<project>\component\work\PF_IOD_LVDS_RX\PF_CLK_DIV_FIFO\PF_IOD_LVDS_RX_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_RX\PF_CLK_DIV_RXCLK\PF_IOD_LVDS_RX_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.cxf,actgen_cxf"
STATE="utd"
TIME="1584987286"
SIZE="519"
PARENT="<project>\component\work\PF_IOD_LVDS_RX\PF_IOD_LVDS_RX.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_RX\PF_CLK_DIV_RXCLK\PF_IOD_LVDS_RX_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v,hdl"
STATE="utd"
TIME="1584987286"
SIZE="864"
PARENT="<project>\component\work\PF_IOD_LVDS_RX\PF_CLK_DIV_RXCLK\PF_IOD_LVDS_RX_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_RX\PF_IOD_LVDS_RX.cxf,actgen_cxf"
STATE="utd"
TIME="1584987288"
SIZE="4315"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_RX\PF_IOD_LVDS_RX.v,hdl"
STATE="utd"
TIME="1584987287"
SIZE="19404"
PARENT="<project>\component\work\PF_IOD_LVDS_RX\PF_IOD_LVDS_RX.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_RX\PF_IOD_RX\PF_IOD_LVDS_RX_PF_IOD_RX_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1584987287"
SIZE="485"
PARENT="<project>\component\work\PF_IOD_LVDS_RX\PF_IOD_LVDS_RX.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_RX\PF_IOD_RX\PF_IOD_LVDS_RX_PF_IOD_RX_PF_IOD.v,hdl"
STATE="utd"
TIME="1584987287"
SIZE="4093"
PARENT="<project>\component\work\PF_IOD_LVDS_RX\PF_IOD_RX\PF_IOD_LVDS_RX_PF_IOD_RX_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_RX\PF_LANECTRL_0\PF_IOD_LVDS_RX_PF_LANECTRL_0_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1584987287"
SIZE="623"
PARENT="<project>\component\work\PF_IOD_LVDS_RX\PF_IOD_LVDS_RX.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_RX\PF_LANECTRL_0\PF_IOD_LVDS_RX_PF_LANECTRL_0_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1584987287"
SIZE="4048"
PARENT="<project>\component\work\PF_IOD_LVDS_RX\PF_LANECTRL_0\PF_IOD_LVDS_RX_PF_LANECTRL_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_RX\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1584987287"
SIZE="3697"
PARENT="<project>\component\work\PF_IOD_LVDS_RX\PF_LANECTRL_0\PF_IOD_LVDS_RX_PF_LANECTRL_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_TX\LANECTRL_ADDR_CMD_0\PF_IOD_LVDS_TX_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1584987271"
SIZE="635"
PARENT="<project>\component\work\PF_IOD_LVDS_TX\PF_IOD_LVDS_TX.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_TX\LANECTRL_ADDR_CMD_0\PF_IOD_LVDS_TX_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1584987271"
SIZE="4834"
PARENT="<project>\component\work\PF_IOD_LVDS_TX\LANECTRL_ADDR_CMD_0\PF_IOD_LVDS_TX_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_TX\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1584987271"
SIZE="3703"
PARENT="<project>\component\work\PF_IOD_LVDS_TX\LANECTRL_ADDR_CMD_0\PF_IOD_LVDS_TX_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_TX\PF_IOD_LVDS_TX.cxf,actgen_cxf"
STATE="utd"
TIME="1584987272"
SIZE="3363"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_TX\PF_IOD_LVDS_TX.v,hdl"
STATE="utd"
TIME="1584987272"
SIZE="18457"
PARENT="<project>\component\work\PF_IOD_LVDS_TX\PF_IOD_LVDS_TX.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_TX\PF_IOD_TX\PF_IOD_LVDS_TX_PF_IOD_TX_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1584987271"
SIZE="485"
PARENT="<project>\component\work\PF_IOD_LVDS_TX\PF_IOD_LVDS_TX.cxf"
ENDFILE
VALUE "<project>\component\work\PF_IOD_LVDS_TX\PF_IOD_TX\PF_IOD_LVDS_TX_PF_IOD_TX_PF_IOD.v,hdl"
STATE="utd"
TIME="1584987271"
SIZE="6348"
PARENT="<project>\component\work\PF_IOD_LVDS_TX\PF_IOD_TX\PF_IOD_LVDS_TX_PF_IOD_TX_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IO_C0\PF_IO_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1584059363"
SIZE="2588"
ENDFILE
VALUE "<project>\component\work\PF_IO_C0\PF_IO_C0.v,hdl"
STATE="utd"
TIME="1584059362"
SIZE="4092"
PARENT="<project>\component\work\PF_IO_C0\PF_IO_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IO_GPIO\PF_IO_GPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1584382985"
SIZE="2596"
ENDFILE
VALUE "<project>\component\work\PF_IO_GPIO\PF_IO_GPIO.v,hdl"
STATE="utd"
TIME="1584382984"
SIZE="4098"
PARENT="<project>\component\work\PF_IO_GPIO\PF_IO_GPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_IO_I2C_SDA_0\PF_IO_I2C_SDA_0.cxf,actgen_cxf"
STATE="utd"
TIME="1584223423"
SIZE="2616"
ENDFILE
VALUE "<project>\component\work\PF_IO_I2C_SDA_0\PF_IO_I2C_SDA_0.v,hdl"
STATE="utd"
TIME="1584223423"
SIZE="4113"
PARENT="<project>\component\work\PF_IO_I2C_SDA_0\PF_IO_I2C_SDA_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_OUT_C2\PF_OUT_C2.cxf,actgen_cxf"
STATE="utd"
TIME="1584988532"
SIZE="2470"
ENDFILE
VALUE "<project>\component\work\PF_OUT_C2\PF_OUT_C2.v,hdl"
STATE="utd"
TIME="1584988532"
SIZE="4120"
PARENT="<project>\component\work\PF_OUT_C2\PF_OUT_C2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0.cxf,actgen_cxf"
STATE="utd"
TIME="1582848832"
SIZE="2644"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="2161"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="1519"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0_0\reset_syn_0_reset_syn_0_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0_0\reset_syn_0_reset_syn_0_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1582848832"
SIZE="826"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0.cxf"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0_0\test\corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1582848832"
SIZE="2994"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0_0\reset_syn_0_reset_syn_0_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME=""
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1.cxf,actgen_cxf"
STATE="utd"
TIME="1582848832"
SIZE="2644"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="2161"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="1519"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1_0\reset_syn_1_reset_syn_1_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1_0\reset_syn_1_reset_syn_1_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1582848832"
SIZE="826"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1.cxf"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1_0\test\corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1582848832"
SIZE="2994"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1_0\reset_syn_1_reset_syn_1_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME=""
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SPI_Controller\SPI_Controller.cxf,actgen_cxf"
STATE="utd"
TIME="1582848832"
SIZE="6559"
ENDFILE
VALUE "<project>\component\work\SPI_Controller\SPI_Controller.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="5042"
PARENT="<project>\component\work\SPI_Controller\SPI_Controller.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\top\top.cxf,actgen_cxf"
STATE="utd"
TIME="1586106666"
SIZE="22117"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb.cxf,actgen_cxf"
STATE="utd"
TIME="1582848832"
SIZE="5974"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="4361"
PARENT="<project>\component\work\UART_apb\UART_apb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1582848832"
SIZE="586"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1582848832"
SIZE="1011"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1582848832"
SIZE="2034"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1582848832"
SIZE="8098"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1582848832"
SIZE="11240"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1582848832"
SIZE="2501"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1582848832"
SIZE="48830"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1582848832"
SIZE="4655"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1582848832"
SIZE="9132"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1582848832"
SIZE="25187"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1582848832"
SIZE="36313"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1582848832"
SIZE="4718"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1582848832"
SIZE="122513"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="12904"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1582848832"
SIZE="14260"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1582848833"
SIZE="13947"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\fifo_256x8_g5.v,hdl"
STATE="utd"
TIME="1582848833"
SIZE="8250"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1582848833"
SIZE="20563"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1582848833"
SIZE="8858"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1582848833"
SIZE="8654"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1582848832"
SIZE="4132"
PARENT="<project>\component\work\UART_apb\UART_apb.cxf"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1.cxf,actgen_cxf"
STATE="utd"
TIME="1584384571"
SIZE="5986"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1.vhd,hdl"
STATE="utd"
TIME="1584384570"
SIZE="6675"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="969"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1584384570"
SIZE="1011"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\mti\scripts\wave_vhdl_amba.do,do"
STATE="utd"
TIME="1584384570"
SIZE="1933"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="8409"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="11160"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="2467"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="22312"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="4104"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="9683"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="2193"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="12550"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="4102"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="82942"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="46010"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="12888"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="23848"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core\core\coreuart_pkg.vhd,hdl"
STATE="utd"
TIME="1584384570"
SIZE="511"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1584384570"
SIZE="5155"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\components.vhd,hdl"
STATE="utd"
TIME="1584384570"
SIZE="944"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd,hdl"
STATE="utd"
TIME="1584384570"
SIZE="12375"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd,hdl"
STATE="utd"
TIME="1584384570"
SIZE="8236"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\fifo_256x8_54sxa.vhd,hdl"
STATE="utd"
TIME="1584384570"
SIZE="7650"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd,hdl"
STATE="utd"
TIME="1584384570"
SIZE="9914"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd,hdl"
STATE="utd"
TIME="1584384570"
SIZE="5829"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1584384570"
SIZE="12656"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1584384570"
SIZE="5920"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1.cxf"
ENDFILE
VALUE "<project>\constraint\fp\fp_constraints.pdc,fp_pdc"
STATE="utd"
TIME="1582848833"
SIZE="583"
ENDFILE
VALUE "<project>\constraint\fp\user.pdc,fp_pdc"
STATE="utd"
TIME="1584153472"
SIZE="414"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\io\io_constraints.pdc,io_pdc"
STATE="utd"
TIME="1585083089"
SIZE="9122"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1585083377"
SIZE="4768"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\timing_user_constraints.sdc,sdc"
STATE="utd"
TIME="1584151430"
SIZE="500"
ENDFILE
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1585077799"
SIZE="7176"
ENDFILE
VALUE "<project>\designer\impl1\top.ide_des,ide_des"
STATE="utd"
TIME="1585079705"
SIZE="972"
ENDFILE
VALUE "<project>\hdl\hamming_decoder.vhd,hdl"
STATE="utd"
TIME="1584384169"
SIZE="3709"
ENDFILE
VALUE "<project>\hdl\hamming_encoder.vhd,hdl"
STATE="utd"
TIME="1584384169"
SIZE="2590"
ENDFILE
VALUE "<project>\hdl\uart_fifo.vhd,hdl"
STATE="utd"
TIME="1585077724"
SIZE="4089"
ENDFILE
VALUE "<project>\simulation\axi_mstr_ram_init.mem,sim"
STATE="utd"
TIME="1585931880"
SIZE="2558"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1582851268"
SIZE="1229"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1582848838"
SIZE="25928"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1582848838"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1582848838"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1582848838"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1582848838"
SIZE="12178"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1582848838"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1582848838"
SIZE="2823"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1582848838"
SIZE="23755"
PARENT="<project>\component\work\COREGPIO_0\COREGPIO_0_0\COREGPIO_0_COREGPIO_0_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1582848838"
SIZE="2906"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1582848838"
SIZE="13597"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\UART_apb_1\UART_apb_1_0\UART_apb_1_UART_apb_1_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\master.bfm,sim"
STATE="utd"
TIME="1582848838"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\ram_init.mem,sim"
STATE="utd"
TIME="1582848839"
SIZE="1278"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\COREAXITOAHBL.cxf"
ENDFILE
VALUE "<project>\simulation\slave_0_ram_init.mem,sim"
STATE="utd"
TIME="1585931880"
SIZE="81918"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>\simulation\slave_1_ram_init.mem,sim"
STATE="utd"
TIME="1585931880"
SIZE="81918"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>\simulation\slave_2_ram_init.mem,sim"
STATE="utd"
TIME="1585931880"
SIZE="81918"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>\simulation\stream_ram_init.mem,sim"
STATE="utd"
TIME="1585931880"
SIZE="81918"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>\simulation\TestAXI4Interconnect_User.log,log"
STATE="utd"
TIME="1582848839"
SIZE="1083633"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1582848839"
SIZE="7303"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
ENDFILE
VALUE "<project>\synthesis\synwork\layer0.so,so"
STATE="utd"
TIME="1585077160"
SIZE="159"
ENDFILE
VALUE "<project>\synthesis\top.so,so"
STATE="utd"
TIME="1585078245"
SIZE="244"
ENDFILE
VALUE "<project>\synthesis\top.vm,syn_vm"
STATE="ood"
TIME="1585078238"
SIZE="18909527"
ENDFILE
VALUE "<project>\synthesis\top_syn.prj,prj"
STATE="utd"
TIME="1585929843"
SIZE="67992"
ENDFILE
VALUE "<project>\synthesis\top_vm.sdc,syn_sdc"
STATE="utd"
TIME="1585078240"
SIZE="15018"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "DDR3_0_DDRPHY_BLK::work"
FILE "<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf,actgen_cxf"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_no_training.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
ENDLIST
ENDLIST
LIST "top::work"
FILE "<project>\component\work\top\top.cxf,actgen_cxf"
LIST SynthesisConstraints
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\timing_user_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\timing_user_constraints.sdc,sdc"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
ENDLIST
LIST Other_Association
LIST DDR3_0_DDRPHY_BLK
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_no_training.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
InstantiateInSmartDesign=FALSE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="C:\new_Microsemi\Libero_SoC_v12.3\ModelSimPro\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\new_Microsemi\Libero_SoC_v12.3\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
SmartDesign;top;0
HDL;hdl\hamming_encoder.vhd;0
HDL;hdl\hamming_decoder.vhd;0
Reports;Reports;0
ReportsCurrentItem;Synthesize:synplify.log
SmartDesign;LVDS_UART_TOP;0
HDL;hdl\uart_fifo.vhd;0
StartPage;StartPage;0
Constraint Manager;Constraint Manager;0
SmartDesign;GPIO_TOP;0
SmartDesign;LVDS_UART;0
ACTIVEVIEW;top
ENDLIST
LIST ModuleSubBlockList
LIST "APB3::work","component\work\APB3\APB3.cxf","TRUE","FALSE"
ENDLIST
LIST "AXI4_Interconnect::work","component\work\AXI4_Interconnect\AXI4_Interconnect.cxf","TRUE","FALSE"
ENDLIST
LIST "CCC_0::work","component\work\CCC_0\CCC_0.cxf","TRUE","FALSE"
ENDLIST
LIST "CORAXITOAHBL_0::work","component\work\CORAXITOAHBL_0\CORAXITOAHBL_0.cxf","TRUE","FALSE"
ENDLIST
LIST "COREAHBLITE_0::work","component\work\COREAHBLITE_0\COREAHBLITE_0.cxf","TRUE","FALSE"
ENDLIST
LIST "COREAHBLTOAXI_C0::work","component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0.cxf","TRUE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3_0::work","component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.cxf","TRUE","FALSE"
ENDLIST
LIST "COREAXI4DMACONTROLLER_C0::work","component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0.cxf","TRUE","FALSE"
ENDLIST
LIST "COREAXI4INTERCONNECT_C0::work","component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.cxf","TRUE","FALSE"
ENDLIST
LIST "COREAXI4SRAM::work","","FALSE","FALSE"
ENDLIST
LIST "COREDDR_TIP::work","","FALSE","FALSE"
ENDLIST
LIST "CoreDDRMemCtrlr::work","","FALSE","FALSE"
ENDLIST
LIST "COREGPIO_0::work","component\work\COREGPIO_0\COREGPIO_0.cxf","TRUE","FALSE"
ENDLIST
LIST "COREI2C_C0::work","component\work\COREI2C_C0\COREI2C_C0.cxf","TRUE","FALSE"
ENDLIST
LIST "COREJTAGDebug_0::work","component\work\COREJTAGDebug_0\COREJTAGDebug_0.cxf","TRUE","FALSE"
ENDLIST
LIST "COREUART_C0::work","component\work\COREUART_C0\COREUART_C0.cxf","TRUE","FALSE"
ENDLIST
LIST "DDR3_0::work","component\work\DDR3_0\DDR3_0.cxf","TRUE","FALSE"
SUBBLOCK "CoreDDRMemCtrlr::work","","FALSE","FALSE"
SUBBLOCK "PF_CCC::work","","FALSE","FALSE"
SUBBLOCK "PF_DDR_CFG_INIT::work","","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK::work","component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf","TRUE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK::work","component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf","TRUE","FALSE"
SUBBLOCK "COREDDR_TIP::work","","FALSE","FALSE"
SUBBLOCK "PF_IOD::work","","FALSE","FALSE"
SUBBLOCK "PF_LANECTRL::work","","FALSE","FALSE"
ENDLIST
LIST "GPIO_TOP::work","component\work\GPIO_TOP\GPIO_TOP.cxf","TRUE","FALSE"
SUBBLOCK "COREGPIO_0::work","component\work\COREGPIO_0\COREGPIO_0.cxf","TRUE","FALSE"
SUBBLOCK "PF_IO_GPIO::work","component\work\PF_IO_GPIO\PF_IO_GPIO.cxf","TRUE","FALSE"
ENDLIST
LIST "hamming_decoder::work","hdl\hamming_decoder.vhd","FALSE","FALSE"
ENDLIST
LIST "hamming_encoder::work","hdl\hamming_encoder.vhd","FALSE","FALSE"
ENDLIST
LIST "INIT_Monitor::work","component\work\INIT_Monitor\INIT_Monitor.cxf","TRUE","FALSE"
ENDLIST
LIST "LSRAM::work","component\work\LSRAM\LSRAM.cxf","TRUE","FALSE"
SUBBLOCK "COREAXI4SRAM::work","","FALSE","FALSE"
SUBBLOCK "PF_TPSRAM::work","","FALSE","FALSE"
ENDLIST
LIST "LVDS_UART::work","component\work\LVDS_UART\LVDS_UART.cxf","TRUE","FALSE"
SUBBLOCK "uart_fifo::work","hdl\uart_fifo.vhd","FALSE","FALSE"
SUBBLOCK "PF_IN_C1::work","component\work\PF_IN_C1\PF_IN_C1.cxf","TRUE","FALSE"
SUBBLOCK "PF_OUT_C2::work","component\work\PF_OUT_C2\PF_OUT_C2.cxf","TRUE","FALSE"
SUBBLOCK "UART_apb_1::work","component\work\UART_apb_1\UART_apb_1.cxf","TRUE","FALSE"
ENDLIST
LIST "LVDS_UART_TOP::work","component\work\LVDS_UART_TOP\LVDS_UART_TOP.cxf","TRUE","FALSE"
SUBBLOCK "LVDS_UART::work","component\work\LVDS_UART\LVDS_UART.cxf","TRUE","FALSE"
ENDLIST
LIST "MiV_AXI::work","component\work\MiV_AXI\MiV_AXI.cxf","TRUE","FALSE"
ENDLIST
LIST "MIV_RV32IMA_L1_AHB_C0::work","component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0.cxf","TRUE","FALSE"
ENDLIST
LIST "MIV_RV32IMAF_L1_AHB_C0::work","component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0.cxf","TRUE","FALSE"
ENDLIST
LIST "PF_CCC::work","","FALSE","FALSE"
ENDLIST
LIST "PF_CLK_DIV_DELAY::work","","FALSE","FALSE"
ENDLIST
LIST "PF_DDR_CFG_INIT::work","","FALSE","FALSE"
ENDLIST
LIST "PF_IN_C1::work","component\work\PF_IN_C1\PF_IN_C1.cxf","TRUE","FALSE"
ENDLIST
LIST "PF_IO_C0::work","component\work\PF_IO_C0\PF_IO_C0.cxf","TRUE","FALSE"
ENDLIST
LIST "PF_IO_GPIO::work","component\work\PF_IO_GPIO\PF_IO_GPIO.cxf","TRUE","FALSE"
ENDLIST
LIST "PF_IO_I2C_SDA_0::work","component\work\PF_IO_I2C_SDA_0\PF_IO_I2C_SDA_0.cxf","TRUE","FALSE"
ENDLIST
LIST "PF_IOD::work","","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_LVDS_RX::work","component\work\PF_IOD_LVDS_RX\PF_IOD_LVDS_RX.cxf","TRUE","FALSE"
SUBBLOCK "PF_CLK_DIV_DELAY::work","","FALSE","FALSE"
SUBBLOCK "PF_IOD::work","","FALSE","FALSE"
SUBBLOCK "PF_LANECTRL::work","","FALSE","FALSE"
ENDLIST
LIST "PF_IOD_LVDS_TX::work","component\work\PF_IOD_LVDS_TX\PF_IOD_LVDS_TX.cxf","TRUE","FALSE"
SUBBLOCK "PF_IOD::work","","FALSE","FALSE"
SUBBLOCK "PF_LANECTRL::work","","FALSE","FALSE"
ENDLIST
LIST "PF_LANECTRL::work","","FALSE","FALSE"
ENDLIST
LIST "PF_OUT_C2::work","component\work\PF_OUT_C2\PF_OUT_C2.cxf","TRUE","FALSE"
ENDLIST
LIST "PF_TPSRAM::work","","FALSE","FALSE"
ENDLIST
LIST "reset_syn_0::work","component\work\reset_syn_0\reset_syn_0.cxf","TRUE","FALSE"
ENDLIST
LIST "reset_syn_1::work","component\work\reset_syn_1\reset_syn_1.cxf","TRUE","FALSE"
ENDLIST
LIST "SPI_Controller::work","component\work\SPI_Controller\SPI_Controller.cxf","TRUE","FALSE"
ENDLIST
LIST "top::work","component\work\top\top.cxf","TRUE","FALSE"
SUBBLOCK "APB3::work","component\work\APB3\APB3.cxf","TRUE","FALSE"
SUBBLOCK "AXI4_Interconnect::work","component\work\AXI4_Interconnect\AXI4_Interconnect.cxf","TRUE","FALSE"
SUBBLOCK "CCC_0::work","component\work\CCC_0\CCC_0.cxf","TRUE","FALSE"
SUBBLOCK "COREAHBLITE_0::work","component\work\COREAHBLITE_0\COREAHBLITE_0.cxf","TRUE","FALSE"
SUBBLOCK "COREAHBLTOAXI_C0::work","component\work\COREAHBLTOAXI_C0\COREAHBLTOAXI_C0.cxf","TRUE","FALSE"
SUBBLOCK "COREAHBTOAPB3_0::work","component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.cxf","TRUE","FALSE"
SUBBLOCK "COREAXI4DMACONTROLLER_C0::work","component\work\COREAXI4DMACONTROLLER_C0\COREAXI4DMACONTROLLER_C0.cxf","TRUE","FALSE"
SUBBLOCK "COREI2C_C0::work","component\work\COREI2C_C0\COREI2C_C0.cxf","TRUE","FALSE"
SUBBLOCK "COREJTAGDebug_0::work","component\work\COREJTAGDebug_0\COREJTAGDebug_0.cxf","TRUE","FALSE"
SUBBLOCK "DDR3_0::work","component\work\DDR3_0\DDR3_0.cxf","TRUE","FALSE"
SUBBLOCK "GPIO_TOP::work","component\work\GPIO_TOP\GPIO_TOP.cxf","TRUE","FALSE"
SUBBLOCK "INIT_Monitor::work","component\work\INIT_Monitor\INIT_Monitor.cxf","TRUE","FALSE"
SUBBLOCK "LSRAM::work","component\work\LSRAM\LSRAM.cxf","TRUE","FALSE"
SUBBLOCK "LVDS_UART_TOP::work","component\work\LVDS_UART_TOP\LVDS_UART_TOP.cxf","TRUE","FALSE"
SUBBLOCK "MIV_RV32IMAF_L1_AHB_C0::work","component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0.cxf","TRUE","FALSE"
SUBBLOCK "PF_IO_C0::work","component\work\PF_IO_C0\PF_IO_C0.cxf","TRUE","FALSE"
SUBBLOCK "PF_IO_I2C_SDA_0::work","component\work\PF_IO_I2C_SDA_0\PF_IO_I2C_SDA_0.cxf","TRUE","FALSE"
SUBBLOCK "reset_syn_0::work","component\work\reset_syn_0\reset_syn_0.cxf","TRUE","FALSE"
SUBBLOCK "reset_syn_1::work","component\work\reset_syn_1\reset_syn_1.cxf","TRUE","FALSE"
SUBBLOCK "SPI_Controller::work","component\work\SPI_Controller\SPI_Controller.cxf","TRUE","FALSE"
SUBBLOCK "UART_apb::work","component\work\UART_apb\UART_apb.cxf","TRUE","FALSE"
ENDLIST
LIST "UART_apb::work","component\work\UART_apb\UART_apb.cxf","TRUE","FALSE"
ENDLIST
LIST "UART_apb_1::work","component\work\UART_apb_1\UART_apb_1.cxf","TRUE","FALSE"
ENDLIST
LIST "uart_fifo::work","hdl\uart_fifo.vhd","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "AHBL_Slave::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.3.102\rtl\vlog\test\user\AHBL_Slave.v","FALSE","TRUE"
ENDLIST
LIST "AXI_Master::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.3.102\rtl\vlog\test\user\AXI_Master.v","FALSE","TRUE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\io_constraints.pdc"
VALUE "constraint\io\user.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint\fp\fp_constraints.pdc"
VALUE "constraint\fp\user.pdc"
ENDLIST
LIST TimingTabList
VALUE "constraint\top_derived_constraints.sdc"
VALUE "constraint\timing_user_constraints.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
