;redcode
;assert 1
	SPL 0, <922
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 3, 320
	SUB -7, <-120
	SUB -7, <-120
	SUB @121, 103
	SUB @121, 103
	SLT -703, -10
	CMP 12, 633
	CMP #30, @101
	CMP -703, -10
	SUB @-127, 100
	ADD #270, 1
	ADD #270, 1
	DJN 92, #0
	ADD #270, 1
	SUB #704, 927
	ADD @-30, 9
	SPL 0, <922
	SPL 0, <922
	ADD @-30, 9
	JMP 12, #910
	JMP 12, #910
	SUB 0, @12
	SPL 0, <922
	ADD #270, 1
	ADD @-35, 0
	SPL 704, 927
	ADD @-30, 9
	SUB @2, @10
	SUB #72, 20
	CMP -703, -10
	SUB @2, @10
	SUB @2, @10
	SUB @2, @10
	SUB @2, @10
	SPL <3
	SPL <3
	JMZ 90, <928
	SUB -7, <-122
	SPL 40, <522
	CMP -307, <-126
	MOV -1, <-20
	JMZ 90, <928
	JMZ 90, <928
	SUB -7, <-120
	SUB -7, <-120
