
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035813                       # Number of seconds simulated
sim_ticks                                 35813103831                       # Number of ticks simulated
final_tick                               562779467016                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 118068                       # Simulator instruction rate (inst/s)
host_op_rate                                   152735                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1313060                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908744                       # Number of bytes of host memory used
host_seconds                                 27274.53                       # Real time elapsed on the host
sim_insts                                  3220262418                       # Number of instructions simulated
sim_ops                                    4165777414                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1990656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1799296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       649088                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4444800                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1248640                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1248640                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15552                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14057                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5071                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34725                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9755                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9755                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55584571                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     50241275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        57186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18124316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               124110996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50038                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53612                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        57186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             160835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34865451                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34865451                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34865451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55584571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     50241275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        57186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18124316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              158976447                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85882744                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31079950                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25257304                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2119581                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13092399                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12147195                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3281624                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89738                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31190527                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172298614                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31079950                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15428819                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37912461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11378948                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6242896                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15279060                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       914379                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84558251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.517889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46645790     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3324448      3.93%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2698074      3.19%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6547400      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1783610      2.11%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2284465      2.70%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1642539      1.94%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          921890      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18710035     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84558251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361888                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.006208                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32631698                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6053612                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36456595                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246334                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9170010                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310894                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42681                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206030868                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        84058                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9170010                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35022917                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1348009                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1182242                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34255154                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3579917                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198750572                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        30887                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1483114                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114417                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1172                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278209610                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    927874449                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    927874449                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107514061                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40486                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22616                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9816722                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18540803                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9433899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147791                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3260242                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         187986376                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38872                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149354463                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287067                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64884379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198266225                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5804                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84558251                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766291                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886021                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29192107     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18212711     21.54%     56.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12049570     14.25%     70.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8843208     10.46%     80.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7583142      8.97%     89.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3960790      4.68%     94.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3361488      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634338      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       720897      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84558251                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874824     71.14%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178285     14.50%     85.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176638     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124450765     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125934      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14829371      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7931859      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149354463                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739051                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229752                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008234                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384783995                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252910290                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145561786                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150584215                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560698                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7306835                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2840                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          667                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2408123                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9170010                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         547187                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81064                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188025248                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       409718                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18540803                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9433899                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22338                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          667                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268300                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190756                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459056                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146988808                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13912205                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2365654                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21640607                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20738444                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7728402                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.711506                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145658892                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145561786                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94870802                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267867790                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.694890                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354170                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65216670                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2123809                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75388241                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629026                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140342                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29159177     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20954092     27.79%     66.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8524290     11.31%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4790775      6.35%     84.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3925022      5.21%     89.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1597812      2.12%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1900577      2.52%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       950140      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3586356      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75388241                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3586356                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259827990                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385228097                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1324493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858827                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858827                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164378                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164378                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661262064                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201175084                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190084356                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85882744                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31360210                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27423528                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1986802                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15687679                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15082799                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2254269                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62536                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36988758                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174537769                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31360210                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17337068                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35925974                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9752786                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4128128                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         18232860                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       787355                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84797558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.369072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48871584     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1777899      2.10%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3255482      3.84%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3055018      3.60%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5031161      5.93%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5240879      6.18%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1242281      1.46%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          931175      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15392079     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84797558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365151                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.032280                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        38150995                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3988922                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34769768                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138862                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7749007                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3406292                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5702                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195257653                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1348                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7749007                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39750403                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1334241                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       458058                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33294305                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2211540                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     190131048                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        758646                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       888426                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    252414904                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    865406307                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    865406307                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164299294                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        88115594                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22372                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10944                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5933466                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29275375                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6355275                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       105305                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2086839                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         179938066                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21874                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151894453                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201786                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53936648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    148132398                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84797558                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.791260                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840781                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29248022     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15853832     18.70%     53.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13806051     16.28%     69.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8471532      9.99%     79.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8866522     10.46%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5216455      6.15%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2301999      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       611594      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       421551      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84797558                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         597243     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        192686     21.38%     87.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111345     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119117418     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1195650      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10932      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26170393     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5400060      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151894453                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768626                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             901274                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005934                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389689524                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    233897049                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146947386                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152795727                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       371486                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8347897                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          873                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          461                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1554551                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7749007                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         702254                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63190                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179959940                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       210650                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29275375                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6355275                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10944                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33828                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          461                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1061164                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1167769                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2228933                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149063008                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25155605                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2831445                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30423599                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22532820                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5267994                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.735657                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147112349                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146947386                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90281114                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        220263503                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711023                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409878                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110400416                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125396868                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54563825                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21860                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1992059                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77048551                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627505                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321695                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35337699     45.86%     45.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16369875     21.25%     67.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9165369     11.90%     79.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3101405      4.03%     83.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2972147      3.86%     86.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1237611      1.61%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3317822      4.31%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       964519      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4582104      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77048551                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110400416                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125396868                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25728202                       # Number of memory references committed
system.switch_cpus1.commit.loads             20927478                       # Number of loads committed
system.switch_cpus1.commit.membars              10930                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19637985                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109460275                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1693863                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4582104                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252427140                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          367676955                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1085186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110400416                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125396868                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110400416                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.777920                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.777920                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.285478                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.285478                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       689599260                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192576730                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      201309025                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21860                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85882744                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32369248                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26412495                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2160617                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13689320                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12748250                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3348490                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95089                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33538259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175842672                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32369248                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16096740                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38114697                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11271384                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4831110                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16330188                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       835894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85577041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.540912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47462344     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3132554      3.66%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4667992      5.45%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3248373      3.80%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2269942      2.65%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2217907      2.59%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1345328      1.57%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2872043      3.36%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18360558     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85577041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376900                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.047474                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34488858                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5066278                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36397911                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       531278                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9092715                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5449022                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          371                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     210624182                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1279                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9092715                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36420544                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         513128                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1757627                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34958331                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2834692                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     204371485                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1183408                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       963967                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286696760                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    951332974                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    951332974                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176497254                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110199450                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36742                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17585                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8408404                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18737456                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9587896                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113399                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3236349                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190454873                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35121                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152141736                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302677                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63474645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194313361                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85577041                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777834                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914890                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30464533     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17036937     19.91%     55.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12604465     14.73%     70.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8247469      9.64%     79.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8233811      9.62%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3989924      4.66%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3535743      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       659132      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       805027      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85577041                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         828425     71.28%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164976     14.19%     85.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168879     14.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127279342     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1921125      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17535      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14951616      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7972118      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152141736                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771505                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1162280                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007639                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    391325468                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    253965024                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147937852                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153304016                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       476099                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7268605                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6328                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          387                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2294522                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9092715                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         269877                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50340                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190489999                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       658393                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18737456                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9587896                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17585                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42345                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          387                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1314995                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1177255                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2492250                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149350334                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13971578                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2791400                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21755123                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21224994                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7783545                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.739003                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148001563                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147937852                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95857079                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        272381885                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722556                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351922                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102620816                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126495029                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63995122                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35072                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2177982                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76484326                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653869                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175355                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29141290     38.10%     38.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21953885     28.70%     66.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8288062     10.84%     77.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4642776      6.07%     83.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3948968      5.16%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1764977      2.31%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1694713      2.22%     93.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1149583      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3900072      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76484326                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102620816                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126495029                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18762215                       # Number of memory references committed
system.switch_cpus2.commit.loads             11468841                       # Number of loads committed
system.switch_cpus2.commit.membars              17536                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18353016                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113878264                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2616353                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3900072                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           263074405                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          390078950                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 305703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102620816                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126495029                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102620816                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836894                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836894                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194894                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194894                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       670752401                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205818143                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193562369                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35072                       # number of misc regfile writes
system.l2.replacements                          34726                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           917886                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67494                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.599520                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           968.990937                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.353362                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5409.122973                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.223727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6146.556482                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.252128                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2202.178397                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6108.361244                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7941.529692                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3957.431057                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.029571                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000346                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.165073                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000343                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.187578                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000343                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.067205                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.186412                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.242356                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.120771                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        57032                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40580                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28864                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  126476                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40404                       # number of Writeback hits
system.l2.Writeback_hits::total                 40404                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        57032                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40580                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28864                       # number of demand (read+write) hits
system.l2.demand_hits::total                   126476                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        57032                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40580                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28864                       # number of overall hits
system.l2.overall_hits::total                  126476                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15552                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14057                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5071                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 34725                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15552                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14057                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5071                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34725                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15552                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14057                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5071                       # number of overall misses
system.l2.overall_misses::total                 34725                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       566782                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    795894787                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       707720                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    744956351                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       742135                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    276950883                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1819818658                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       566782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    795894787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       707720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    744956351                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       742135                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    276950883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1819818658                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       566782                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    795894787                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       707720                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    744956351                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       742135                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    276950883                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1819818658                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72584                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33935                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              161201                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40404                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40404                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72584                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54637                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33935                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               161201                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72584                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54637                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33935                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              161201                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.214262                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.257280                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.149433                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.215414                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.214262                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.257280                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.149433                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215414                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.214262                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.257280                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.149433                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215414                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40484.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51176.362333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47181.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52995.400939                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46383.437500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 54614.648590                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52406.584824                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40484.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51176.362333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47181.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52995.400939                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46383.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 54614.648590                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52406.584824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40484.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51176.362333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47181.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52995.400939                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46383.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 54614.648590                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52406.584824                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9755                       # number of writebacks
system.l2.writebacks::total                      9755                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15552                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14057                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5071                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            34725                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5071                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5071                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34725                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       486800                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    705821319                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       620157                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    663466860                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       650705                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    247636690                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1618682531                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       486800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    705821319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       620157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    663466860                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       650705                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    247636690                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1618682531                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       486800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    705821319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       620157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    663466860                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       650705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    247636690                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1618682531                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.214262                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.257280                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.149433                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.215414                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.214262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.257280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.149433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215414                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.214262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.257280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.149433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215414                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34771.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45384.601273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41343.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47198.325389                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40669.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48833.896667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46614.327747                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34771.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45384.601273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41343.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47198.325389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40669.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48833.896667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46614.327747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34771.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45384.601273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41343.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47198.325389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40669.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48833.896667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46614.327747                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996121                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015286661                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042830.303823                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996121                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15279044                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15279044                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15279044                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15279044                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15279044                       # number of overall hits
system.cpu0.icache.overall_hits::total       15279044                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       754494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       754494                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       754494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       754494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       754494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       754494                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15279060                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15279060                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15279060                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15279060                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15279060                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15279060                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47155.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47155.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47155.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47155.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47155.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47155.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       580782                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       580782                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       580782                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       580782                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       580782                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       580782                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41484.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41484.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41484.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41484.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41484.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41484.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72584                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180560169                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72840                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2478.860091                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511286                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488714                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900435                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099565                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10568517                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10568517                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21929                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21929                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17561222                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17561222                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17561222                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17561222                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       153953                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153953                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153953                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153953                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153953                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153953                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4737725679                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4737725679                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4737725679                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4737725679                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4737725679                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4737725679                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10722470                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10722470                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17715175                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17715175                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17715175                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17715175                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014358                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014358                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008690                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008690                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008690                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008690                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30773.844479                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30773.844479                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30773.844479                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30773.844479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30773.844479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30773.844479                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20291                       # number of writebacks
system.cpu0.dcache.writebacks::total            20291                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81369                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81369                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81369                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81369                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81369                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72584                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72584                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72584                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72584                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72584                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72584                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1299392239                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1299392239                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1299392239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1299392239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1299392239                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1299392239                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004097                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004097                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17901.910049                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17901.910049                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17901.910049                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17901.910049                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17901.910049                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17901.910049                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.980860                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924217507                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1705198.352399                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.980860                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024008                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868559                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18232844                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18232844                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18232844                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18232844                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18232844                       # number of overall hits
system.cpu1.icache.overall_hits::total       18232844                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       829195                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       829195                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       829195                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       829195                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       829195                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       829195                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18232860                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18232860                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18232860                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18232860                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18232860                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18232860                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51824.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51824.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51824.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51824.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51824.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51824.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       754096                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       754096                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       754096                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       754096                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       754096                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       754096                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50273.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50273.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50273.066667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50273.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50273.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50273.066667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54637                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231565570                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54893                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4218.489971                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.498289                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.501711                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.833978                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.166022                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22847881                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22847881                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4778841                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4778841                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10945                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10945                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10930                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10930                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27626722                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27626722                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27626722                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27626722                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       168980                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       168980                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       168980                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        168980                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       168980                       # number of overall misses
system.cpu1.dcache.overall_misses::total       168980                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6618902829                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6618902829                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6618902829                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6618902829                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6618902829                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6618902829                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23016861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23016861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4778841                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4778841                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10930                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10930                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27795702                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27795702                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27795702                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27795702                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007342                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007342                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006079                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006079                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006079                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006079                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39169.740969                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39169.740969                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39169.740969                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39169.740969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39169.740969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39169.740969                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12091                       # number of writebacks
system.cpu1.dcache.writebacks::total            12091                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       114343                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       114343                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       114343                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       114343                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       114343                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       114343                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54637                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54637                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54637                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54637                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1073917647                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1073917647                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1073917647                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1073917647                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1073917647                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1073917647                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19655.501711                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19655.501711                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19655.501711                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19655.501711                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19655.501711                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19655.501711                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.996613                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017626455                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2202654.664502                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.996613                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025636                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16330169                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16330169                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16330169                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16330169                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16330169                       # number of overall hits
system.cpu2.icache.overall_hits::total       16330169                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       905500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       905500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       905500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       905500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       905500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       905500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16330188                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16330188                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16330188                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16330188                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16330188                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16330188                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47657.894737                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47657.894737                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47657.894737                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47657.894737                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47657.894737                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47657.894737                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       761974                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       761974                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       761974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       761974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       761974                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       761974                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47623.375000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47623.375000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47623.375000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47623.375000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47623.375000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47623.375000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33935                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164297301                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34191                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4805.279196                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.071767                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.928233                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902624                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097376                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10634379                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10634379                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7258303                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7258303                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17560                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17560                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17536                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17536                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17892682                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17892682                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17892682                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17892682                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69196                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69196                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69196                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69196                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69196                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69196                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1848118506                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1848118506                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1848118506                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1848118506                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1848118506                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1848118506                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10703575                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10703575                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7258303                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7258303                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17536                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17536                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17961878                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17961878                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17961878                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17961878                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006465                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006465                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003852                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003852                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003852                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003852                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 26708.458668                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26708.458668                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 26708.458668                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26708.458668                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 26708.458668                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26708.458668                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8022                       # number of writebacks
system.cpu2.dcache.writebacks::total             8022                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35261                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35261                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35261                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35261                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35261                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35261                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33935                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33935                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33935                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33935                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33935                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33935                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    528051034                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    528051034                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    528051034                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    528051034                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    528051034                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    528051034                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001889                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001889                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15560.661087                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15560.661087                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15560.661087                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15560.661087                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15560.661087                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15560.661087                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
