

================================================================
== Vitis HLS Report for 'Context_layer'
================================================================
* Date:           Sun Sep  3 06:47:03 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4036|     4036|  40.360 us|  40.360 us|  4036|  4036|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                     |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308  |Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2  |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
        |grp_Context_layer_Pipeline_l_k2_fu_344                               |Context_layer_Pipeline_l_k2                               |       63|       63|  0.630 us|  0.630 us|   63|   63|       no|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i_outer1_l_j_outer2  |     3264|     3264|        68|          -|          -|    48|        no|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     92|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1607|    947|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1229|    -|
|Register         |        -|    -|     551|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2158|   2268|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+-----+-----+
    |                               Instance                              |                          Module                          | BRAM_18K| DSP|  FF  | LUT | URAM|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+-----+-----+
    |grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308  |Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2  |        0|   0|    23|  136|    0|
    |grp_Context_layer_Pipeline_l_k2_fu_344                               |Context_layer_Pipeline_l_k2                               |        0|   0|  1584|  811|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                                |                                                          |        0|   0|  1607|  947|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln153_1_fu_439_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln153_fu_451_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln154_fu_479_p2       |         +|   0|  0|  13|           5|           1|
    |empty_380_fu_527_p2       |         +|   0|  0|  14|           6|           6|
    |empty_379_fu_518_p2       |         -|   0|  0|  14|           6|           6|
    |icmp_ln153_fu_433_p2      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln154_fu_457_p2      |      icmp|   0|  0|  10|           5|           6|
    |select_ln153_1_fu_471_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln153_fu_463_p3    |    select|   0|  0|   5|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  92|          38|          30|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  42|          8|    1|          8|
    |grp_fu_759_ce          |   9|          2|    1|          2|
    |grp_fu_763_ce          |   9|          2|    1|          2|
    |grp_fu_767_ce          |   9|          2|    1|          2|
    |grp_fu_771_ce          |   9|          2|    1|          2|
    |grp_fu_775_ce          |   9|          2|    1|          2|
    |grp_fu_779_ce          |   9|          2|    1|          2|
    |grp_fu_783_ce          |   9|          2|    1|          2|
    |grp_fu_787_ce          |   9|          2|    1|          2|
    |i_outer1_fu_92         |   9|          2|    2|          4|
    |indvar_flatten6_fu_96  |   9|          2|    6|         12|
    |j_outer2_fu_88         |   9|          2|    5|         10|
    |v56_0_0_address0       |  20|          4|    6|         24|
    |v56_0_0_ce0            |  20|          4|    1|          4|
    |v56_0_0_d0             |  14|          3|   32|         96|
    |v56_0_0_we0            |  14|          3|    1|          3|
    |v56_0_1_address0       |  20|          4|    6|         24|
    |v56_0_1_ce0            |  20|          4|    1|          4|
    |v56_0_1_d0             |  14|          3|   32|         96|
    |v56_0_1_we0            |  14|          3|    1|          3|
    |v56_0_2_address0       |  20|          4|    6|         24|
    |v56_0_2_ce0            |  20|          4|    1|          4|
    |v56_0_2_d0             |  14|          3|   32|         96|
    |v56_0_2_we0            |  14|          3|    1|          3|
    |v56_0_3_address0       |  20|          4|    6|         24|
    |v56_0_3_ce0            |  20|          4|    1|          4|
    |v56_0_3_d0             |  14|          3|   32|         96|
    |v56_0_3_we0            |  14|          3|    1|          3|
    |v56_1_0_address0       |  20|          4|    6|         24|
    |v56_1_0_ce0            |  20|          4|    1|          4|
    |v56_1_0_d0             |  14|          3|   32|         96|
    |v56_1_0_we0            |  14|          3|    1|          3|
    |v56_1_1_address0       |  20|          4|    6|         24|
    |v56_1_1_ce0            |  20|          4|    1|          4|
    |v56_1_1_d0             |  14|          3|   32|         96|
    |v56_1_1_we0            |  14|          3|    1|          3|
    |v56_1_2_address0       |  20|          4|    6|         24|
    |v56_1_2_ce0            |  20|          4|    1|          4|
    |v56_1_2_d0             |  14|          3|   32|         96|
    |v56_1_2_we0            |  14|          3|    1|          3|
    |v56_1_3_address0       |  20|          4|    6|         24|
    |v56_1_3_ce0            |  20|          4|    1|          4|
    |v56_1_3_d0             |  14|          3|   32|         96|
    |v56_1_3_we0            |  14|          3|    1|          3|
    |v56_2_0_address0       |  20|          4|    6|         24|
    |v56_2_0_ce0            |  20|          4|    1|          4|
    |v56_2_0_d0             |  14|          3|   32|         96|
    |v56_2_0_we0            |  14|          3|    1|          3|
    |v56_2_1_address0       |  20|          4|    6|         24|
    |v56_2_1_ce0            |  20|          4|    1|          4|
    |v56_2_1_d0             |  14|          3|   32|         96|
    |v56_2_1_we0            |  14|          3|    1|          3|
    |v56_2_2_address0       |  20|          4|    6|         24|
    |v56_2_2_ce0            |  20|          4|    1|          4|
    |v56_2_2_d0             |  14|          3|   32|         96|
    |v56_2_2_we0            |  14|          3|    1|          3|
    |v56_2_3_address0       |  20|          4|    6|         24|
    |v56_2_3_ce0            |  20|          4|    1|          4|
    |v56_2_3_d0             |  14|          3|   32|         96|
    |v56_2_3_we0            |  14|          3|    1|          3|
    |v56_3_0_address0       |  20|          4|    6|         24|
    |v56_3_0_ce0            |  20|          4|    1|          4|
    |v56_3_0_d0             |  14|          3|   32|         96|
    |v56_3_0_we0            |  14|          3|    1|          3|
    |v56_3_1_address0       |  20|          4|    6|         24|
    |v56_3_1_ce0            |  20|          4|    1|          4|
    |v56_3_1_d0             |  14|          3|   32|         96|
    |v56_3_1_we0            |  14|          3|    1|          3|
    |v56_3_2_address0       |  20|          4|    6|         24|
    |v56_3_2_ce0            |  20|          4|    1|          4|
    |v56_3_2_d0             |  14|          3|   32|         96|
    |v56_3_2_we0            |  14|          3|    1|          3|
    |v56_3_3_address0       |  20|          4|    6|         24|
    |v56_3_3_ce0            |  20|          4|    1|          4|
    |v56_3_3_d0             |  14|          3|   32|         96|
    |v56_3_3_we0            |  14|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |1229|        254|  662|       2082|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |   7|   0|    7|          0|
    |empty_379_reg_589                                                                 |   4|   0|    6|          2|
    |empty_380_reg_594                                                                 |   6|   0|    6|          0|
    |grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308_ap_start_reg  |   1|   0|    1|          0|
    |grp_Context_layer_Pipeline_l_k2_fu_344_ap_start_reg                               |   1|   0|    1|          0|
    |i_outer1_fu_92                                                                    |   2|   0|    2|          0|
    |indvar_flatten6_fu_96                                                             |   6|   0|    6|          0|
    |j_outer2_fu_88                                                                    |   5|   0|    5|          0|
    |select_ln153_1_reg_583                                                            |   2|   0|    2|          0|
    |select_ln153_reg_577                                                              |   5|   0|    5|          0|
    |v56_0_0_load_reg_679                                                              |  32|   0|   32|          0|
    |v56_0_1_load_reg_684                                                              |  32|   0|   32|          0|
    |v56_0_2_load_reg_689                                                              |  32|   0|   32|          0|
    |v56_0_3_load_reg_694                                                              |  32|   0|   32|          0|
    |v56_1_0_load_reg_699                                                              |  32|   0|   32|          0|
    |v56_1_1_load_reg_704                                                              |  32|   0|   32|          0|
    |v56_1_2_load_reg_709                                                              |  32|   0|   32|          0|
    |v56_1_3_load_reg_714                                                              |  32|   0|   32|          0|
    |v56_2_0_load_reg_719                                                              |  32|   0|   32|          0|
    |v56_2_1_load_reg_724                                                              |  32|   0|   32|          0|
    |v56_2_2_load_reg_729                                                              |  32|   0|   32|          0|
    |v56_2_3_load_reg_734                                                              |  32|   0|   32|          0|
    |v56_3_0_load_reg_739                                                              |  32|   0|   32|          0|
    |v56_3_1_load_reg_744                                                              |  32|   0|   32|          0|
    |v56_3_2_load_reg_749                                                              |  32|   0|   32|          0|
    |v56_3_3_load_reg_754                                                              |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             | 551|   0|  553|          2|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Context_layer|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Context_layer|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Context_layer|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2333_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2333_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2333_p_opcode  |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2333_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2333_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2337_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2337_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2337_p_opcode  |  out|    2|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2337_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2337_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2341_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2341_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2341_p_opcode  |  out|    2|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2341_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2341_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2345_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2345_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2345_p_opcode  |  out|    2|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2345_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2345_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2349_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2349_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2349_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2349_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2353_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2353_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2353_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2353_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2357_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2357_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2357_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2357_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2361_p_din0    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2361_p_din1    |  out|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2361_p_dout0   |   in|   32|  ap_ctrl_hs|  Context_layer|  return value|
|grp_fu_2361_p_ce      |  out|    1|  ap_ctrl_hs|  Context_layer|  return value|
|v54_0_address0        |  out|    6|   ap_memory|          v54_0|         array|
|v54_0_ce0             |  out|    1|   ap_memory|          v54_0|         array|
|v54_0_q0              |   in|   32|   ap_memory|          v54_0|         array|
|v54_1_address0        |  out|    6|   ap_memory|          v54_1|         array|
|v54_1_ce0             |  out|    1|   ap_memory|          v54_1|         array|
|v54_1_q0              |   in|   32|   ap_memory|          v54_1|         array|
|v54_2_address0        |  out|    6|   ap_memory|          v54_2|         array|
|v54_2_ce0             |  out|    1|   ap_memory|          v54_2|         array|
|v54_2_q0              |   in|   32|   ap_memory|          v54_2|         array|
|v54_3_address0        |  out|    6|   ap_memory|          v54_3|         array|
|v54_3_ce0             |  out|    1|   ap_memory|          v54_3|         array|
|v54_3_q0              |   in|   32|   ap_memory|          v54_3|         array|
|v55_0_address0        |  out|    8|   ap_memory|          v55_0|         array|
|v55_0_ce0             |  out|    1|   ap_memory|          v55_0|         array|
|v55_0_q0              |   in|   32|   ap_memory|          v55_0|         array|
|v55_1_address0        |  out|    8|   ap_memory|          v55_1|         array|
|v55_1_ce0             |  out|    1|   ap_memory|          v55_1|         array|
|v55_1_q0              |   in|   32|   ap_memory|          v55_1|         array|
|v55_2_address0        |  out|    8|   ap_memory|          v55_2|         array|
|v55_2_ce0             |  out|    1|   ap_memory|          v55_2|         array|
|v55_2_q0              |   in|   32|   ap_memory|          v55_2|         array|
|v55_3_address0        |  out|    8|   ap_memory|          v55_3|         array|
|v55_3_ce0             |  out|    1|   ap_memory|          v55_3|         array|
|v55_3_q0              |   in|   32|   ap_memory|          v55_3|         array|
|v56_0_0_address0      |  out|    6|   ap_memory|        v56_0_0|         array|
|v56_0_0_ce0           |  out|    1|   ap_memory|        v56_0_0|         array|
|v56_0_0_we0           |  out|    1|   ap_memory|        v56_0_0|         array|
|v56_0_0_d0            |  out|   32|   ap_memory|        v56_0_0|         array|
|v56_0_0_q0            |   in|   32|   ap_memory|        v56_0_0|         array|
|v56_0_1_address0      |  out|    6|   ap_memory|        v56_0_1|         array|
|v56_0_1_ce0           |  out|    1|   ap_memory|        v56_0_1|         array|
|v56_0_1_we0           |  out|    1|   ap_memory|        v56_0_1|         array|
|v56_0_1_d0            |  out|   32|   ap_memory|        v56_0_1|         array|
|v56_0_1_q0            |   in|   32|   ap_memory|        v56_0_1|         array|
|v56_0_2_address0      |  out|    6|   ap_memory|        v56_0_2|         array|
|v56_0_2_ce0           |  out|    1|   ap_memory|        v56_0_2|         array|
|v56_0_2_we0           |  out|    1|   ap_memory|        v56_0_2|         array|
|v56_0_2_d0            |  out|   32|   ap_memory|        v56_0_2|         array|
|v56_0_2_q0            |   in|   32|   ap_memory|        v56_0_2|         array|
|v56_0_3_address0      |  out|    6|   ap_memory|        v56_0_3|         array|
|v56_0_3_ce0           |  out|    1|   ap_memory|        v56_0_3|         array|
|v56_0_3_we0           |  out|    1|   ap_memory|        v56_0_3|         array|
|v56_0_3_d0            |  out|   32|   ap_memory|        v56_0_3|         array|
|v56_0_3_q0            |   in|   32|   ap_memory|        v56_0_3|         array|
|v56_1_0_address0      |  out|    6|   ap_memory|        v56_1_0|         array|
|v56_1_0_ce0           |  out|    1|   ap_memory|        v56_1_0|         array|
|v56_1_0_we0           |  out|    1|   ap_memory|        v56_1_0|         array|
|v56_1_0_d0            |  out|   32|   ap_memory|        v56_1_0|         array|
|v56_1_0_q0            |   in|   32|   ap_memory|        v56_1_0|         array|
|v56_1_1_address0      |  out|    6|   ap_memory|        v56_1_1|         array|
|v56_1_1_ce0           |  out|    1|   ap_memory|        v56_1_1|         array|
|v56_1_1_we0           |  out|    1|   ap_memory|        v56_1_1|         array|
|v56_1_1_d0            |  out|   32|   ap_memory|        v56_1_1|         array|
|v56_1_1_q0            |   in|   32|   ap_memory|        v56_1_1|         array|
|v56_1_2_address0      |  out|    6|   ap_memory|        v56_1_2|         array|
|v56_1_2_ce0           |  out|    1|   ap_memory|        v56_1_2|         array|
|v56_1_2_we0           |  out|    1|   ap_memory|        v56_1_2|         array|
|v56_1_2_d0            |  out|   32|   ap_memory|        v56_1_2|         array|
|v56_1_2_q0            |   in|   32|   ap_memory|        v56_1_2|         array|
|v56_1_3_address0      |  out|    6|   ap_memory|        v56_1_3|         array|
|v56_1_3_ce0           |  out|    1|   ap_memory|        v56_1_3|         array|
|v56_1_3_we0           |  out|    1|   ap_memory|        v56_1_3|         array|
|v56_1_3_d0            |  out|   32|   ap_memory|        v56_1_3|         array|
|v56_1_3_q0            |   in|   32|   ap_memory|        v56_1_3|         array|
|v56_2_0_address0      |  out|    6|   ap_memory|        v56_2_0|         array|
|v56_2_0_ce0           |  out|    1|   ap_memory|        v56_2_0|         array|
|v56_2_0_we0           |  out|    1|   ap_memory|        v56_2_0|         array|
|v56_2_0_d0            |  out|   32|   ap_memory|        v56_2_0|         array|
|v56_2_0_q0            |   in|   32|   ap_memory|        v56_2_0|         array|
|v56_2_1_address0      |  out|    6|   ap_memory|        v56_2_1|         array|
|v56_2_1_ce0           |  out|    1|   ap_memory|        v56_2_1|         array|
|v56_2_1_we0           |  out|    1|   ap_memory|        v56_2_1|         array|
|v56_2_1_d0            |  out|   32|   ap_memory|        v56_2_1|         array|
|v56_2_1_q0            |   in|   32|   ap_memory|        v56_2_1|         array|
|v56_2_2_address0      |  out|    6|   ap_memory|        v56_2_2|         array|
|v56_2_2_ce0           |  out|    1|   ap_memory|        v56_2_2|         array|
|v56_2_2_we0           |  out|    1|   ap_memory|        v56_2_2|         array|
|v56_2_2_d0            |  out|   32|   ap_memory|        v56_2_2|         array|
|v56_2_2_q0            |   in|   32|   ap_memory|        v56_2_2|         array|
|v56_2_3_address0      |  out|    6|   ap_memory|        v56_2_3|         array|
|v56_2_3_ce0           |  out|    1|   ap_memory|        v56_2_3|         array|
|v56_2_3_we0           |  out|    1|   ap_memory|        v56_2_3|         array|
|v56_2_3_d0            |  out|   32|   ap_memory|        v56_2_3|         array|
|v56_2_3_q0            |   in|   32|   ap_memory|        v56_2_3|         array|
|v56_3_0_address0      |  out|    6|   ap_memory|        v56_3_0|         array|
|v56_3_0_ce0           |  out|    1|   ap_memory|        v56_3_0|         array|
|v56_3_0_we0           |  out|    1|   ap_memory|        v56_3_0|         array|
|v56_3_0_d0            |  out|   32|   ap_memory|        v56_3_0|         array|
|v56_3_0_q0            |   in|   32|   ap_memory|        v56_3_0|         array|
|v56_3_1_address0      |  out|    6|   ap_memory|        v56_3_1|         array|
|v56_3_1_ce0           |  out|    1|   ap_memory|        v56_3_1|         array|
|v56_3_1_we0           |  out|    1|   ap_memory|        v56_3_1|         array|
|v56_3_1_d0            |  out|   32|   ap_memory|        v56_3_1|         array|
|v56_3_1_q0            |   in|   32|   ap_memory|        v56_3_1|         array|
|v56_3_2_address0      |  out|    6|   ap_memory|        v56_3_2|         array|
|v56_3_2_ce0           |  out|    1|   ap_memory|        v56_3_2|         array|
|v56_3_2_we0           |  out|    1|   ap_memory|        v56_3_2|         array|
|v56_3_2_d0            |  out|   32|   ap_memory|        v56_3_2|         array|
|v56_3_2_q0            |   in|   32|   ap_memory|        v56_3_2|         array|
|v56_3_3_address0      |  out|    6|   ap_memory|        v56_3_3|         array|
|v56_3_3_ce0           |  out|    1|   ap_memory|        v56_3_3|         array|
|v56_3_3_we0           |  out|    1|   ap_memory|        v56_3_3|         array|
|v56_3_3_d0            |  out|   32|   ap_memory|        v56_3_3|         array|
|v56_3_3_q0            |   in|   32|   ap_memory|        v56_3_3|         array|
+----------------------+-----+-----+------------+---------------+--------------+

