Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 902abcb7d4264a59ae9b8f89a7bfda6c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TOP_func_synth xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.counter_n_bit
Compiling module xil_defaultlib.sev_seg_controller
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE(INIT=1'b1)
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.ReceiverController
Compiling module xil_defaultlib.Counter_1
Compiling module xil_defaultlib.Counter_2
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Shift_Reg_Rx
Compiling module xil_defaultlib.UART_Receiver
Compiling module xil_defaultlib.Top_Rx
Compiling module xil_defaultlib.TransmitionController
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Shift_Reg
Compiling module xil_defaultlib.Trans2
Compiling module xil_defaultlib.Top_Trans
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.clk_divider_0
Compiling module xil_defaultlib.baud_rate_gen2
Compiling module xil_defaultlib.top_UART
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_func_synth
