@E: CL123 :"C:\Verilog_Projects\sos_blinker_evalboard\hdl\sos_blinker.v":75:0:75:5|Logic for state[2:0] does not match a standard flip-flop

