//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\impl\gwsynthesis\Neo_Acquisition.vg
<Physical Constraints File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\src\PSRAM_UART_pins.cst
<Timing Constraints File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\src\Neo_Acquisition.sdc
<Tool Version>: V1.9.9.01 (64-bit)
<Part Number>: GW1NZ-LV1QN48C6/I5
<Device>: GW1NZ-1
<Created Time>: Sun Mar 30 18:36:07 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:2739
<Numbers of Endpoints Analyzed>:1333
<Numbers of Falling Endpoints>:114
<Numbers of Setup Violated Endpoints>:21
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
                Clock Name                    Type      Period   Frequency   Rise     Fall        Source       Master            Objects           
 ========================================= =========== ======== =========== ======= ======== ================ ========= ========================== 
  sys_clk                                   Base        37.037   27.000MHz   0.000   18.519                              sys_clk_ibuf/I            
  clk2/rpll_inst/CLKOUT.default_gen_clk     Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUT     
  clk2/rpll_inst/CLKOUTP.default_gen_clk    Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTP    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    Generated   23.810   42.000MHz   0.000   11.905   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   Generated   35.714   28.000MHz   0.000   17.857   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.                Clock Name                 Constraint    Actual Fmax   Level   Entity  
 ===== ======================================= ============= ============= ======= ======== 
  1     clk2/rpll_inst/CLKOUT.default_gen_clk   84.000(MHz)   74.501(MHz)   5       TOP     
No timing paths to get frequency of sys_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                  Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================================= =============== =============== ===================== 
  sys_clk                                   setup           0.000           0                    
  sys_clk                                   hold            0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     setup           -6.550          21                   
  clk2/rpll_inst/CLKOUT.default_gen_clk     hold            0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack               From Node                                To Node                                    From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =================================== ============================================ =========================================== =========================================== ========== ============ ============ 
  1             -0.759       quad_start_mcu_s0/Q                 initialize/PSRAM_com/counter_2_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.330       
  2             -0.759       quad_start_mcu_s0/Q                 initialize/PSRAM_com/counter_4_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.330       
  3             -0.734       quad_start_mcu_s0/Q                 initialize/PSRAM_com/ended_s2/CE             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.662       
  4             -0.641       quad_start_mcu_s0/Q                 initialize/PSRAM_com/counter_3_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.212       
  5             -0.621       initialize/step_1_s2/Q              initialize/PSRAM_com/mem_sio_reg_0_s0/D      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.192       
  6             -0.467       fifo_inst/empty_s1/Q                initialize/PSRAM_com/burst_counter_0_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.395       
  7             -0.467       fifo_inst/empty_s1/Q                initialize/PSRAM_com/burst_counter_1_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.395       
  8             -0.467       fifo_inst/empty_s1/Q                initialize/PSRAM_com/burst_counter_4_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.395       
  9             -0.467       fifo_inst/empty_s1/Q                initialize/PSRAM_com/burst_counter_5_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.395       
  10            -0.156       quad_start_mcu_s0/Q                 initialize/PSRAM_com/counter_0_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       5.727       
  11            -0.133       quad_start_mcu_s0/Q                 initialize/PSRAM_com/ended_s2/D              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       5.704       
  12            -0.122       quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_write_3_s0/CE      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.049       
  13            -0.108       initialize/PSRAM_com/ended_s2/Q     com_start_s0/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.641       
  14            -0.102       quad_start_mcu_s0/Q                 initialize/PSRAM_com/n574_s0/CE              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.030       
  15            -0.102       quad_start_mcu_s0/Q                 initialize/PSRAM_com/n573_s0/CE              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.030       
  16            -0.100       fifo_inst/empty_s1/Q                initialize/PSRAM_com/burst_counter_2_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.028       
  17            -0.100       fifo_inst/empty_s1/Q                initialize/PSRAM_com/burst_counter_3_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.028       
  18            -0.076       quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_write_14_s0/CE     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.003       
  19            -0.076       quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_write_15_s0/CE     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       6.003       
  20            -0.075       initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_5_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.609       
  21            -0.018       initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_4_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.552       
  22            0.039        initialize/PSRAM_com/fifo_rd_s0/Q   fifo_inst/count_3_s1/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.495       
  23            0.072        quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_out_0_s0/CE        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       5.856       
  24            0.072        quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_out_1_s0/CE        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       5.856       
  25            0.073        quad_start_mcu_s0/Q                 initialize/PSRAM_com/data_out_4_s0/CE        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       5.855       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                        To Node                                     From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =============================================== =============================================== =========================================== =========================================== ========== ============ ============ 
  1             0.556        initialize/com_start_s1/Q                       initialize/spi_start_s0/RESET                   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  2             0.556        UART1/flag_acq_s0/Q                             start_acquisition_s0/RESET                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  3             0.563        fifo_inst/wr_ptr_2_s0/Q                         fifo_inst/fifo_mem_fifo_mem_1_1_s/WAD[2]        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.578       
  4             0.570        debuttonA/sync_button_debounced/resync_1_s0/Q   debuttonA/sync_button_debounced/resync_2_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  5             0.570        debuttonA/sync_button/sync_buffer_2_s0/Q        debuttonA/deb_button/shift_0_s0/D               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  6             0.570        UART1/buffer[5]_3_s0/Q                          UART1/samples_before_19_s0/D                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  7             0.570        UART1/buffer[4]_1_s0/Q                          UART1/samples_after_1_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  8             0.570        UART1/buffer[4]_2_s0/Q                          UART1/samples_after_2_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  9             0.571        UART1/buffer[3]_1_s0/Q                          UART1/samples_after_9_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  10            0.571        UART1/buffer[3]_4_s0/Q                          UART1/samples_after_12_s0/D                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  11            0.571        UART1/buffer[3]_7_s0/Q                          UART1/samples_after_15_s0/D                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  12            0.571        UART1/buffer[2]_2_s0/Q                          UART1/samples_after_18_s0/D                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  13            0.571        UART1/buffer[2]_5_s0/Q                          UART1/samples_after_21_s0/D                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  14            0.572        initialize/PSRAM_com/data_out_4_s0/Q            initialize/PSRAM_com/data_out_8_s0/D            clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.572       
  15            0.573        initialize/PSRAM_com/data_out_9_s0/Q            initialize/PSRAM_com/data_out_13_s0/D           clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.573       
  16            0.573        initialize/PSRAM_com/data_out_11_s0/Q           initialize/PSRAM_com/data_out_15_s0/D           clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.573       
  17            0.573        fifo_inst/wr_ptr_1_s0/Q                         fifo_inst/fifo_mem_fifo_mem_1_1_s/WAD[1]        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.588       
  18            0.576        UART1/dataIn_2_s0/Q                             UART1/dataIn_1_s0/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.576       
  19            0.577        fifo_inst/wr_ptr_3_s0/Q                         fifo_inst/fifo_mem_fifo_mem_1_1_s/WAD[3]        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.592       
  20            0.577        debuttonA/deb_button/shift_3_s0/Q               debuttonA/deb_button/shift_4_s0/D               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.577       
  21            0.582        debuttonA/deb_button/shift_5_s0/Q               debuttonA/deb_button/shift_6_s0/D               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  22            0.582        debuttonA/deb_button/shift_4_s0/Q               debuttonA/deb_button/shift_5_s0/D               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  23            0.584        ADC_submodule/adc_data_7_s0/Q                   fifo_inst/fifo_mem_fifo_mem_0_1_s/DI[3]         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.599       
  24            0.708        ADC_submodule/clock_counter_3_s0/Q              ADC_submodule/clock_counter_3_s0/D              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  25            0.708        UART1/txCounter_10_s2/Q                         UART1/txCounter_10_s2/D                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             9.411        rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  2             9.411        rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  3             9.411        rst_PP_s0/Q   PP_post_process/read_pointer_7_s10/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  4             9.411        rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  5             9.411        rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  6             9.411        rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  7             9.411        rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  8             9.411        rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  9             9.411        rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  10            9.411        rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  11            9.411        rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  12            9.411        rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  13            9.411        rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  14            9.411        rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  15            9.411        rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.450       
  16            9.421        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.440       
  17            9.421        rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.440       
  18            9.421        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.440       
  19            9.421        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.440       
  20            9.421        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.440       
  21            9.421        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.440       
  22            9.943        rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.919       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             1.174        rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.189       
  2             1.541        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.556       
  3             1.541        rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.556       
  4             1.541        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.556       
  5             1.541        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.556       
  6             1.541        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.556       
  7             1.541        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.556       
  8             1.548        rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       
  9             1.548        rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       
  10            1.548        rst_PP_s0/Q   PP_post_process/read_pointer_7_s10/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       
  11            1.548        rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       
  12            1.548        rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       
  13            1.548        rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       
  14            1.548        rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       
  15            1.548        rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       
  16            1.548        rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       
  17            1.548        rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       
  18            1.548        rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       
  19            1.548        rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       
  20            1.548        rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       
  21            1.548        rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       
  22            1.548        rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.563       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                                     Objects                    
 ======== ======= ============== ================ ================= ======================================= ============================================= 
  1        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_com_start_s0                               
  2        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_flag_acq_s0                                
  3        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1620_s0                                     
  4        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1628_s0                                     
  5        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   read_5_s0                                    
  6        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   address_acq_18_s0                            
  7        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   i_minus_i_pivot_reg_1_s0                     
  8        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   UART1/buffer[6]_5_s0                         
  9        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   debuttonA/sync_button_debounced/resync_2_s0  
  10       4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   debuttonA/deb_button/shift_6_s0              

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.759
Data Arrival Time : 8.957
Data Required Time: 8.198
From              : quad_start_mcu_s0
To                : counter_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C6[1][A]    quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R7C6[1][A]    quad_start_mcu_s0/Q                    
  3.896   0.811   tNET   FF   1        R9C5[1][B]    initialize/PSRAM_com/n492_s2/I0        
  4.995   1.099   tINS   FF   7        R9C5[1][B]    initialize/PSRAM_com/n492_s2/F         
  5.827   0.832   tNET   FF   1        R10C4[3][B]   initialize/PSRAM_com/n529_s6/I3        
  6.452   0.625   tINS   FR   2        R10C4[3][B]   initialize/PSRAM_com/n529_s6/F         
  6.873   0.421   tNET   RR   1        R10C3[3][A]   initialize/PSRAM_com/n525_s4/I1        
  7.499   0.626   tINS   RF   6        R10C3[3][A]   initialize/PSRAM_com/n525_s4/F         
  8.331   0.832   tNET   FF   1        R9C4[0][B]    initialize/PSRAM_com/n529_s1/I2        
  8.957   0.626   tINS   FF   1        R9C4[0][B]    initialize/PSRAM_com/n529_s1/F         
  8.957   0.000   tNET   FF   1        R9C4[0][B]    initialize/PSRAM_com/counter_2_s0/D    

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======== ====== ==== ======== ============ ======================================= 
  5.952   5.952                                      active clock edge time                 
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598   0.262    tNET   FF   1        R9C4[0][B]   initialize/PSRAM_com/counter_2_s0/CLK  
  8.198   -0.400   tSu         1        R9C4[0][B]   initialize/PSRAM_com/counter_2_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.976 47.015%, 
                    route: 2.896 45.744%, 
                    tC2Q: 0.458 7.241%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path2						
Path Summary:
Slack             : -0.759
Data Arrival Time : 8.957
Data Required Time: 8.198
From              : quad_start_mcu_s0
To                : counter_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C6[1][A]    quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R7C6[1][A]    quad_start_mcu_s0/Q                    
  3.896   0.811   tNET   FF   1        R9C5[1][B]    initialize/PSRAM_com/n492_s2/I0        
  4.995   1.099   tINS   FF   7        R9C5[1][B]    initialize/PSRAM_com/n492_s2/F         
  5.827   0.832   tNET   FF   1        R10C4[3][B]   initialize/PSRAM_com/n529_s6/I3        
  6.452   0.625   tINS   FR   2        R10C4[3][B]   initialize/PSRAM_com/n529_s6/F         
  6.873   0.421   tNET   RR   1        R10C3[3][A]   initialize/PSRAM_com/n525_s4/I1        
  7.499   0.626   tINS   RF   6        R10C3[3][A]   initialize/PSRAM_com/n525_s4/F         
  8.331   0.832   tNET   FF   1        R9C4[2][A]    initialize/PSRAM_com/n527_s1/I0        
  8.957   0.626   tINS   FF   1        R9C4[2][A]    initialize/PSRAM_com/n527_s1/F         
  8.957   0.000   tNET   FF   1        R9C4[2][A]    initialize/PSRAM_com/counter_4_s0/D    

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======== ====== ==== ======== ============ ======================================= 
  5.952   5.952                                      active clock edge time                 
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598   0.262    tNET   FF   1        R9C4[2][A]   initialize/PSRAM_com/counter_4_s0/CLK  
  8.198   -0.400   tSu         1        R9C4[2][A]   initialize/PSRAM_com/counter_4_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.976 47.015%, 
                    route: 2.896 45.744%, 
                    tC2Q: 0.458 7.241%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path3						
Path Summary:
Slack             : -0.734
Data Arrival Time : 9.289
Data Required Time: 8.554
From              : quad_start_mcu_s0
To                : ended_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C6[1][A]    quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R7C6[1][A]    quad_start_mcu_s0/Q                    
  3.896   0.811   tNET   FF   1        R9C5[1][B]    initialize/PSRAM_com/n492_s2/I0        
  4.995   1.099   tINS   FF   7        R9C5[1][B]    initialize/PSRAM_com/n492_s2/F         
  5.827   0.832   tNET   FF   1        R10C4[3][B]   initialize/PSRAM_com/n529_s6/I3        
  6.452   0.625   tINS   FR   2        R10C4[3][B]   initialize/PSRAM_com/n529_s6/F         
  6.873   0.421   tNET   RR   1        R10C3[3][A]   initialize/PSRAM_com/n525_s4/I1        
  7.498   0.625   tINS   RR   6        R10C3[3][A]   initialize/PSRAM_com/n525_s4/F         
  7.926   0.429   tNET   RR   1        R9C3[1][A]    initialize/PSRAM_com/n525_s3/I2        
  8.952   1.026   tINS   RR   1        R9C3[1][A]    initialize/PSRAM_com/n525_s3/F         
  9.289   0.336   tNET   RR   1        R9C3[1][B]    initialize/PSRAM_com/ended_s2/CE       

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======== ====== ==== ======== ============ ======================================= 
  5.952   5.952                                      active clock edge time                 
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598   0.262    tNET   FF   1        R9C3[1][B]   initialize/PSRAM_com/ended_s2/CLK      
  8.554   -0.043   tSu         1        R9C3[1][B]   initialize/PSRAM_com/ended_s2          

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.375 50.661%, 
                    route: 2.829 42.459%, 
                    tC2Q: 0.458 6.880%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path4						
Path Summary:
Slack             : -0.641
Data Arrival Time : 8.838
Data Required Time: 8.198
From              : quad_start_mcu_s0
To                : counter_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C6[1][A]    quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R7C6[1][A]    quad_start_mcu_s0/Q                    
  3.896   0.811   tNET   FF   1        R9C5[1][B]    initialize/PSRAM_com/n492_s2/I0        
  4.995   1.099   tINS   FF   7        R9C5[1][B]    initialize/PSRAM_com/n492_s2/F         
  5.827   0.832   tNET   FF   1        R10C4[3][B]   initialize/PSRAM_com/n529_s6/I3        
  6.452   0.625   tINS   FR   2        R10C4[3][B]   initialize/PSRAM_com/n529_s6/F         
  6.873   0.421   tNET   RR   1        R10C3[3][A]   initialize/PSRAM_com/n525_s4/I1        
  7.499   0.626   tINS   RF   6        R10C3[3][A]   initialize/PSRAM_com/n525_s4/F         
  8.016   0.517   tNET   FF   1        R10C4[1][B]   initialize/PSRAM_com/n528_s1/I0        
  8.838   0.822   tINS   FF   1        R10C4[1][B]   initialize/PSRAM_com/n528_s1/F         
  8.838   0.000   tNET   FF   1        R10C4[1][B]   initialize/PSRAM_com/counter_3_s0/D    

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  5.952   5.952                                       active clock edge time                 
  5.952   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383    tCL    FF   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  8.598   0.262    tNET   FF   1        R10C4[1][B]   initialize/PSRAM_com/counter_3_s0/CLK  
  8.198   -0.400   tSu         1        R10C4[1][B]   initialize/PSRAM_com/counter_3_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.172 51.066%, 
                    route: 2.581 41.555%, 
                    tC2Q: 0.458 7.379%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path5						
Path Summary:
Slack             : -0.621
Data Arrival Time : 8.819
Data Required Time: 8.198
From              : step_1_s2
To                : mem_sio_reg_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R8C2[0][A]   initialize/step_1_s2/CLK                 
  3.085   0.458   tC2Q   RF   11       R8C2[0][A]   initialize/step_1_s2/Q                   
  3.917   0.832   tNET   FF   1        R9C3[1][B]   initialize/PSRAM_com/n491_s15/I3         
  5.016   1.099   tINS   FF   1        R9C3[1][B]   initialize/PSRAM_com/n491_s15/F          
  5.021   0.005   tNET   FF   1        R9C3[0][A]   initialize/PSRAM_com/n491_s12/I3         
  6.120   1.099   tINS   FF   1        R9C3[0][A]   initialize/PSRAM_com/n491_s12/F          
  6.126   0.005   tNET   FF   1        R9C3[3][A]   initialize/PSRAM_com/n491_s7/I1          
  6.751   0.625   tINS   FR   1        R9C3[3][A]   initialize/PSRAM_com/n491_s7/F           
  7.170   0.419   tNET   RR   1        R9C4[3][A]   initialize/PSRAM_com/n491_s3/I1          
  7.992   0.822   tINS   RF   1        R9C4[3][A]   initialize/PSRAM_com/n491_s3/F           
  7.997   0.005   tNET   FF   1        R9C4[1][A]   initialize/PSRAM_com/n491_s0/I3          
  8.819   0.822   tINS   FF   1        R9C4[1][A]   initialize/PSRAM_com/n491_s0/F           
  8.819   0.000   tNET   FF   1        R9C4[1][A]   initialize/PSRAM_com/mem_sio_reg_0_s0/D  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                         NODE                     
 ======= ======== ====== ==== ======== ============ =========================================== 
  5.952   5.952                                      active clock edge time                     
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk      
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                      
  8.598   0.262    tNET   FF   1        R9C4[1][A]   initialize/PSRAM_com/mem_sio_reg_0_s0/CLK  
  8.198   -0.400   tSu         1        R9C4[1][A]   initialize/PSRAM_com/mem_sio_reg_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.467 72.138%, 
                    route: 1.267 20.461%, 
                    tC2Q: 0.458 7.402%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path6						
Path Summary:
Slack             : -0.467
Data Arrival Time : 9.022
Data Required Time: 8.554
From              : empty_s1
To                : burst_counter_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R7C18[1][A]   fifo_inst/empty_s1/CLK                      
  3.085   0.458   tC2Q   RF   7        R7C18[1][A]   fifo_inst/empty_s1/Q                        
  4.886   1.801   tNET   FF   1        R7C5[3][A]    initialize/PSRAM_com/burst_counter_5_s8/I0  
  5.947   1.061   tINS   FR   1        R7C5[3][A]    initialize/PSRAM_com/burst_counter_5_s8/F   
  6.366   0.419   tNET   RR   1        R7C4[3][A]    initialize/PSRAM_com/burst_counter_5_s5/I3  
  7.188   0.822   tINS   RF   2        R7C4[3][A]    initialize/PSRAM_com/burst_counter_5_s5/F   
  7.684   0.496   tNET   FF   1        R8C4[3][B]    initialize/PSRAM_com/burst_counter_5_s4/I1  
  8.309   0.625   tINS   FR   6        R8C4[3][B]    initialize/PSRAM_com/burst_counter_5_s4/F   
  9.022   0.713   tNET   RR   1        R7C4[2][A]    initialize/PSRAM_com/burst_counter_0_s0/CE  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                          NODE                      
 ======= ======== ====== ==== ======== ============ ============================================= 
  5.952   5.952                                      active clock edge time                       
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                        
  8.598   0.262    tNET   FF   1        R7C4[2][A]   initialize/PSRAM_com/burst_counter_0_s0/CLK  
  8.554   -0.043   tSu         1        R7C4[2][A]   initialize/PSRAM_com/burst_counter_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.508 39.218%, 
                    route: 3.429 53.615%, 
                    tC2Q: 0.458 7.167%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path7						
Path Summary:
Slack             : -0.467
Data Arrival Time : 9.022
Data Required Time: 8.554
From              : empty_s1
To                : burst_counter_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R7C18[1][A]   fifo_inst/empty_s1/CLK                      
  3.085   0.458   tC2Q   RF   7        R7C18[1][A]   fifo_inst/empty_s1/Q                        
  4.886   1.801   tNET   FF   1        R7C5[3][A]    initialize/PSRAM_com/burst_counter_5_s8/I0  
  5.947   1.061   tINS   FR   1        R7C5[3][A]    initialize/PSRAM_com/burst_counter_5_s8/F   
  6.366   0.419   tNET   RR   1        R7C4[3][A]    initialize/PSRAM_com/burst_counter_5_s5/I3  
  7.188   0.822   tINS   RF   2        R7C4[3][A]    initialize/PSRAM_com/burst_counter_5_s5/F   
  7.684   0.496   tNET   FF   1        R8C4[3][B]    initialize/PSRAM_com/burst_counter_5_s4/I1  
  8.309   0.625   tINS   FR   6        R8C4[3][B]    initialize/PSRAM_com/burst_counter_5_s4/F   
  9.022   0.713   tNET   RR   1        R7C4[1][B]    initialize/PSRAM_com/burst_counter_1_s0/CE  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                          NODE                      
 ======= ======== ====== ==== ======== ============ ============================================= 
  5.952   5.952                                      active clock edge time                       
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                        
  8.598   0.262    tNET   FF   1        R7C4[1][B]   initialize/PSRAM_com/burst_counter_1_s0/CLK  
  8.554   -0.043   tSu         1        R7C4[1][B]   initialize/PSRAM_com/burst_counter_1_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.508 39.218%, 
                    route: 3.429 53.615%, 
                    tC2Q: 0.458 7.167%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path8						
Path Summary:
Slack             : -0.467
Data Arrival Time : 9.022
Data Required Time: 8.554
From              : empty_s1
To                : burst_counter_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R7C18[1][A]   fifo_inst/empty_s1/CLK                      
  3.085   0.458   tC2Q   RF   7        R7C18[1][A]   fifo_inst/empty_s1/Q                        
  4.886   1.801   tNET   FF   1        R7C5[3][A]    initialize/PSRAM_com/burst_counter_5_s8/I0  
  5.947   1.061   tINS   FR   1        R7C5[3][A]    initialize/PSRAM_com/burst_counter_5_s8/F   
  6.366   0.419   tNET   RR   1        R7C4[3][A]    initialize/PSRAM_com/burst_counter_5_s5/I3  
  7.188   0.822   tINS   RF   2        R7C4[3][A]    initialize/PSRAM_com/burst_counter_5_s5/F   
  7.684   0.496   tNET   FF   1        R8C4[3][B]    initialize/PSRAM_com/burst_counter_5_s4/I1  
  8.309   0.625   tINS   FR   6        R8C4[3][B]    initialize/PSRAM_com/burst_counter_5_s4/F   
  9.022   0.713   tNET   RR   1        R7C4[2][B]    initialize/PSRAM_com/burst_counter_4_s0/CE  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                          NODE                      
 ======= ======== ====== ==== ======== ============ ============================================= 
  5.952   5.952                                      active clock edge time                       
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                        
  8.598   0.262    tNET   FF   1        R7C4[2][B]   initialize/PSRAM_com/burst_counter_4_s0/CLK  
  8.554   -0.043   tSu         1        R7C4[2][B]   initialize/PSRAM_com/burst_counter_4_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.508 39.218%, 
                    route: 3.429 53.615%, 
                    tC2Q: 0.458 7.167%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path9						
Path Summary:
Slack             : -0.467
Data Arrival Time : 9.022
Data Required Time: 8.554
From              : empty_s1
To                : burst_counter_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R7C18[1][A]   fifo_inst/empty_s1/CLK                      
  3.085   0.458   tC2Q   RF   7        R7C18[1][A]   fifo_inst/empty_s1/Q                        
  4.886   1.801   tNET   FF   1        R7C5[3][A]    initialize/PSRAM_com/burst_counter_5_s8/I0  
  5.947   1.061   tINS   FR   1        R7C5[3][A]    initialize/PSRAM_com/burst_counter_5_s8/F   
  6.366   0.419   tNET   RR   1        R7C4[3][A]    initialize/PSRAM_com/burst_counter_5_s5/I3  
  7.188   0.822   tINS   RF   2        R7C4[3][A]    initialize/PSRAM_com/burst_counter_5_s5/F   
  7.684   0.496   tNET   FF   1        R8C4[3][B]    initialize/PSRAM_com/burst_counter_5_s4/I1  
  8.309   0.625   tINS   FR   6        R8C4[3][B]    initialize/PSRAM_com/burst_counter_5_s4/F   
  9.022   0.713   tNET   RR   1        R7C4[1][A]    initialize/PSRAM_com/burst_counter_5_s0/CE  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                          NODE                      
 ======= ======== ====== ==== ======== ============ ============================================= 
  5.952   5.952                                      active clock edge time                       
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                        
  8.598   0.262    tNET   FF   1        R7C4[1][A]   initialize/PSRAM_com/burst_counter_5_s0/CLK  
  8.554   -0.043   tSu         1        R7C4[1][A]   initialize/PSRAM_com/burst_counter_5_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.508 39.218%, 
                    route: 3.429 53.615%, 
                    tC2Q: 0.458 7.167%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path10						
Path Summary:
Slack             : -0.156
Data Arrival Time : 8.354
Data Required Time: 8.198
From              : quad_start_mcu_s0
To                : counter_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C6[1][A]    quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R7C6[1][A]    quad_start_mcu_s0/Q                    
  3.896   0.811   tNET   FF   1        R9C5[1][B]    initialize/PSRAM_com/n492_s2/I0        
  4.995   1.099   tINS   FF   7        R9C5[1][B]    initialize/PSRAM_com/n492_s2/F         
  5.827   0.832   tNET   FF   1        R10C4[3][B]   initialize/PSRAM_com/n529_s6/I3        
  6.452   0.625   tINS   FR   2        R10C4[3][B]   initialize/PSRAM_com/n529_s6/F         
  6.873   0.421   tNET   RR   1        R10C3[3][A]   initialize/PSRAM_com/n525_s4/I1        
  7.499   0.626   tINS   RF   6        R10C3[3][A]   initialize/PSRAM_com/n525_s4/F         
  7.532   0.033   tNET   FF   1        R10C3[2][B]   initialize/PSRAM_com/n531_s1/I0        
  8.354   0.822   tINS   FF   1        R10C3[2][B]   initialize/PSRAM_com/n531_s1/F         
  8.354   0.000   tNET   FF   1        R10C3[2][B]   initialize/PSRAM_com/counter_0_s0/D    

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======== ====== ==== ======== ============= ======================================= 
  5.952   5.952                                       active clock edge time                 
  5.952   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383    tCL    FF   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  8.598   0.262    tNET   FF   1        R10C3[2][B]   initialize/PSRAM_com/counter_0_s0/CLK  
  8.198   -0.400   tSu         1        R10C3[2][B]   initialize/PSRAM_com/counter_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.172 55.387%, 
                    route: 2.097 36.610%, 
                    tC2Q: 0.458 8.003%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path11						
Path Summary:
Slack             : -0.133
Data Arrival Time : 8.331
Data Required Time: 8.198
From              : quad_start_mcu_s0
To                : ended_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C6[1][A]    quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R7C6[1][A]    quad_start_mcu_s0/Q                    
  3.896   0.811   tNET   FF   1        R9C5[1][B]    initialize/PSRAM_com/n492_s2/I0        
  4.995   1.099   tINS   FF   7        R9C5[1][B]    initialize/PSRAM_com/n492_s2/F         
  5.827   0.832   tNET   FF   1        R10C4[3][B]   initialize/PSRAM_com/n529_s6/I3        
  6.452   0.625   tINS   FR   2        R10C4[3][B]   initialize/PSRAM_com/n529_s6/F         
  6.873   0.421   tNET   RR   1        R10C3[3][A]   initialize/PSRAM_com/n525_s4/I1        
  7.499   0.626   tINS   RF   6        R10C3[3][A]   initialize/PSRAM_com/n525_s4/F         
  8.331   0.832   tNET   FF   1        R9C3[1][B]    initialize/PSRAM_com/ended_s2/D        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======== ====== ==== ======== ============ ======================================= 
  5.952   5.952                                      active clock edge time                 
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598   0.262    tNET   FF   1        R9C3[1][B]   initialize/PSRAM_com/ended_s2/CLK      
  8.198   -0.400   tSu         1        R9C3[1][B]   initialize/PSRAM_com/ended_s2          

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.350 41.200%, 
                    route: 2.896 50.764%, 
                    tC2Q: 0.458 8.035%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path12						
Path Summary:
Slack             : -0.122
Data Arrival Time : 8.676
Data Required Time: 8.554
From              : quad_start_mcu_s0
To                : data_write_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C6[1][A]    quad_start_mcu_s0/CLK                     
  3.085   0.458   tC2Q   RF   3        R7C6[1][A]    quad_start_mcu_s0/Q                       
  3.896   0.811   tNET   FF   1        R9C5[1][B]    initialize/PSRAM_com/n492_s2/I0           
  4.995   1.099   tINS   FF   7        R9C5[1][B]    initialize/PSRAM_com/n492_s2/F            
  6.328   1.333   tNET   FF   1        R7C3[0][A]    initialize/PSRAM_com/data_write_15_s5/I2  
  7.130   0.802   tINS   FR   14       R7C3[0][A]    initialize/PSRAM_com/data_write_15_s5/F   
  8.676   1.546   tNET   RR   1        R10C6[1][A]   initialize/PSRAM_com/data_write_3_s0/CE   

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======== ====== ==== ======== ============= ========================================== 
  5.952   5.952                                       active clock edge time                    
  5.952   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  8.335   2.383    tCL    FF   597      PLL_R         clk2/rpll_inst/CLKOUT                     
  8.598   0.262    tNET   FF   1        R10C6[1][A]   initialize/PSRAM_com/data_write_3_s0/CLK  
  8.554   -0.043   tSu         1        R10C6[1][A]   initialize/PSRAM_com/data_write_3_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.901 31.425%, 
                    route: 3.690 60.998%, 
                    tC2Q: 0.458 7.577%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path13						
Path Summary:
Slack             : -0.108
Data Arrival Time : 14.239
Data Required Time: 14.132
From              : ended_s2
To                : com_start_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  5.952    5.952                                      active clock edge time                 
  5.952    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R9C3[1][B]    initialize/PSRAM_com/ended_s2/CLK      
  9.056    0.458   tC2Q   FF   6        R9C3[1][B]    initialize/PSRAM_com/ended_s2/Q        
  10.202   1.146   tNET   FF   1        R7C6[3][B]    n1064_s21/I1                           
  11.024   0.822   tINS   FF   1        R7C6[3][B]    n1064_s21/F                            
  12.163   1.139   tNET   FF   1        R5C10[3][A]   n1064_s18/I2                           
  12.788   0.625   tINS   FR   1        R5C10[3][A]   n1064_s18/F                            
  13.207   0.419   tNET   RR   1        R4C10[1][A]   n1064_s17/I0                           
  14.239   1.032   tINS   RF   1        R4C10[1][A]   n1064_s17/F                            
  14.239   0.000   tNET   FF   1        R4C10[1][A]   com_start_s0/D                         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C10[1][A]   com_start_s0/CLK                       
  14.132   -0.400   tSu         1        R4C10[1][A]   com_start_s0                           

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.479 43.943%, 
                    route: 2.704 47.932%, 
                    tC2Q: 0.458 8.125%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : -0.102
Data Arrival Time : 8.657
Data Required Time: 8.554
From              : quad_start_mcu_s0
To                : n574_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C6[1][A]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R7C6[1][A]   quad_start_mcu_s0/Q                    
  3.896   0.811   tNET   FF   1        R9C5[1][B]   initialize/PSRAM_com/n492_s2/I0        
  4.995   1.099   tINS   FF   7        R9C5[1][B]   initialize/PSRAM_com/n492_s2/F         
  5.028   0.033   tNET   FF   1        R9C5[3][B]   initialize/PSRAM_com/n594_s0/I3        
  6.127   1.099   tINS   FF   2        R9C5[3][B]   initialize/PSRAM_com/n594_s0/F         
  6.954   0.826   tNET   FF   1        R9C3[2][B]   initialize/PSRAM_com/n586_s0/I3        
  7.579   0.625   tINS   FR   4        R9C3[2][B]   initialize/PSRAM_com/n586_s0/F         
  8.657   1.078   tNET   RR   1        R5C3[2][A]   initialize/PSRAM_com/n574_s0/CE        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======== ====== ==== ======== ============ ======================================= 
  5.952   5.952                                      active clock edge time                 
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598   0.262    tNET   FF   1        R5C3[2][A]   initialize/PSRAM_com/n574_s0/CLK       
  8.554   -0.043   tSu         1        R5C3[2][A]   initialize/PSRAM_com/n574_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.823 46.818%, 
                    route: 2.748 45.580%, 
                    tC2Q: 0.458 7.601%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path15						
Path Summary:
Slack             : -0.102
Data Arrival Time : 8.657
Data Required Time: 8.554
From              : quad_start_mcu_s0
To                : n573_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C6[1][A]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R7C6[1][A]   quad_start_mcu_s0/Q                    
  3.896   0.811   tNET   FF   1        R9C5[1][B]   initialize/PSRAM_com/n492_s2/I0        
  4.995   1.099   tINS   FF   7        R9C5[1][B]   initialize/PSRAM_com/n492_s2/F         
  5.028   0.033   tNET   FF   1        R9C5[3][B]   initialize/PSRAM_com/n594_s0/I3        
  6.127   1.099   tINS   FF   2        R9C5[3][B]   initialize/PSRAM_com/n594_s0/F         
  6.954   0.826   tNET   FF   1        R9C3[2][B]   initialize/PSRAM_com/n586_s0/I3        
  7.579   0.625   tINS   FR   4        R9C3[2][B]   initialize/PSRAM_com/n586_s0/F         
  8.657   1.078   tNET   RR   1        R5C3[2][B]   initialize/PSRAM_com/n573_s0/CE        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======== ====== ==== ======== ============ ======================================= 
  5.952   5.952                                      active clock edge time                 
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598   0.262    tNET   FF   1        R5C3[2][B]   initialize/PSRAM_com/n573_s0/CLK       
  8.554   -0.043   tSu         1        R5C3[2][B]   initialize/PSRAM_com/n573_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.823 46.818%, 
                    route: 2.748 45.580%, 
                    tC2Q: 0.458 7.601%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path16						
Path Summary:
Slack             : -0.100
Data Arrival Time : 8.654
Data Required Time: 8.554
From              : empty_s1
To                : burst_counter_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R7C18[1][A]   fifo_inst/empty_s1/CLK                      
  3.085   0.458   tC2Q   RF   7        R7C18[1][A]   fifo_inst/empty_s1/Q                        
  4.886   1.801   tNET   FF   1        R7C5[3][A]    initialize/PSRAM_com/burst_counter_5_s8/I0  
  5.947   1.061   tINS   FR   1        R7C5[3][A]    initialize/PSRAM_com/burst_counter_5_s8/F   
  6.366   0.419   tNET   RR   1        R7C4[3][A]    initialize/PSRAM_com/burst_counter_5_s5/I3  
  7.188   0.822   tINS   RF   2        R7C4[3][A]    initialize/PSRAM_com/burst_counter_5_s5/F   
  7.684   0.496   tNET   FF   1        R8C4[3][B]    initialize/PSRAM_com/burst_counter_5_s4/I1  
  8.309   0.625   tINS   FR   6        R8C4[3][B]    initialize/PSRAM_com/burst_counter_5_s4/F   
  8.654   0.346   tNET   RR   1        R8C4[0][A]    initialize/PSRAM_com/burst_counter_2_s0/CE  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                          NODE                      
 ======= ======== ====== ==== ======== ============ ============================================= 
  5.952   5.952                                      active clock edge time                       
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                        
  8.598   0.262    tNET   FF   1        R8C4[0][A]   initialize/PSRAM_com/burst_counter_2_s0/CLK  
  8.554   -0.043   tSu         1        R8C4[0][A]   initialize/PSRAM_com/burst_counter_2_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.508 41.609%, 
                    route: 3.061 50.787%, 
                    tC2Q: 0.458 7.604%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path17						
Path Summary:
Slack             : -0.100
Data Arrival Time : 8.654
Data Required Time: 8.554
From              : empty_s1
To                : burst_counter_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.627   0.244   tNET   RR   1        R7C18[1][A]   fifo_inst/empty_s1/CLK                      
  3.085   0.458   tC2Q   RF   7        R7C18[1][A]   fifo_inst/empty_s1/Q                        
  4.886   1.801   tNET   FF   1        R7C5[3][A]    initialize/PSRAM_com/burst_counter_5_s8/I0  
  5.947   1.061   tINS   FR   1        R7C5[3][A]    initialize/PSRAM_com/burst_counter_5_s8/F   
  6.366   0.419   tNET   RR   1        R7C4[3][A]    initialize/PSRAM_com/burst_counter_5_s5/I3  
  7.188   0.822   tINS   RF   2        R7C4[3][A]    initialize/PSRAM_com/burst_counter_5_s5/F   
  7.684   0.496   tNET   FF   1        R8C4[3][B]    initialize/PSRAM_com/burst_counter_5_s4/I1  
  8.309   0.625   tINS   FR   6        R8C4[3][B]    initialize/PSRAM_com/burst_counter_5_s4/F   
  8.654   0.346   tNET   RR   1        R8C4[1][A]    initialize/PSRAM_com/burst_counter_3_s0/CE  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                          NODE                      
 ======= ======== ====== ==== ======== ============ ============================================= 
  5.952   5.952                                      active clock edge time                       
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk        
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                        
  8.598   0.262    tNET   FF   1        R8C4[1][A]   initialize/PSRAM_com/burst_counter_3_s0/CLK  
  8.554   -0.043   tSu         1        R8C4[1][A]   initialize/PSRAM_com/burst_counter_3_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.508 41.609%, 
                    route: 3.061 50.787%, 
                    tC2Q: 0.458 7.604%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path18						
Path Summary:
Slack             : -0.076
Data Arrival Time : 8.630
Data Required Time: 8.554
From              : quad_start_mcu_s0
To                : data_write_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C6[1][A]   quad_start_mcu_s0/CLK                     
  3.085   0.458   tC2Q   RF   3        R7C6[1][A]   quad_start_mcu_s0/Q                       
  3.896   0.811   tNET   FF   1        R9C5[1][B]   initialize/PSRAM_com/n492_s2/I0           
  4.995   1.099   tINS   FF   7        R9C5[1][B]   initialize/PSRAM_com/n492_s2/F            
  6.328   1.333   tNET   FF   1        R7C3[0][A]   initialize/PSRAM_com/data_write_15_s5/I2  
  7.130   0.802   tINS   FR   14       R7C3[0][A]   initialize/PSRAM_com/data_write_15_s5/F   
  8.630   1.500   tNET   RR   1        R2C6[0][A]   initialize/PSRAM_com/data_write_14_s0/CE  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                         NODE                     
 ======= ======== ====== ==== ======== ============ =========================================== 
  5.952   5.952                                      active clock edge time                     
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk      
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                      
  8.598   0.262    tNET   FF   1        R2C6[0][A]   initialize/PSRAM_com/data_write_14_s0/CLK  
  8.554   -0.043   tSu         1        R2C6[0][A]   initialize/PSRAM_com/data_write_14_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.901 31.666%, 
                    route: 3.644 60.699%, 
                    tC2Q: 0.458 7.635%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path19						
Path Summary:
Slack             : -0.076
Data Arrival Time : 8.630
Data Required Time: 8.554
From              : quad_start_mcu_s0
To                : data_write_15_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C6[1][A]   quad_start_mcu_s0/CLK                     
  3.085   0.458   tC2Q   RF   3        R7C6[1][A]   quad_start_mcu_s0/Q                       
  3.896   0.811   tNET   FF   1        R9C5[1][B]   initialize/PSRAM_com/n492_s2/I0           
  4.995   1.099   tINS   FF   7        R9C5[1][B]   initialize/PSRAM_com/n492_s2/F            
  6.328   1.333   tNET   FF   1        R7C3[0][A]   initialize/PSRAM_com/data_write_15_s5/I2  
  7.130   0.802   tINS   FR   14       R7C3[0][A]   initialize/PSRAM_com/data_write_15_s5/F   
  8.630   1.500   tNET   RR   1        R2C6[0][B]   initialize/PSRAM_com/data_write_15_s0/CE  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                         NODE                     
 ======= ======== ====== ==== ======== ============ =========================================== 
  5.952   5.952                                      active clock edge time                     
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk      
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                      
  8.598   0.262    tNET   FF   1        R2C6[0][B]   initialize/PSRAM_com/data_write_15_s0/CLK  
  8.554   -0.043   tSu         1        R2C6[0][B]   initialize/PSRAM_com/data_write_15_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.901 31.666%, 
                    route: 3.644 60.699%, 
                    tC2Q: 0.458 7.635%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path20						
Path Summary:
Slack             : -0.075
Data Arrival Time : 14.206
Data Required Time: 14.132
From              : fifo_rd_s0
To                : count_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  5.952    5.952                                      active clock edge time                 
  5.952    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R7C4[0][A]    initialize/PSRAM_com/fifo_rd_s0/CLK    
  9.056    0.458   tC2Q   FF   8        R7C4[0][A]    initialize/PSRAM_com/fifo_rd_s0/Q      
  11.357   2.301   tNET   FF   1        R8C18[3][B]   fifo_inst/n86_1_s1/I1                  
  11.982   0.625   tINS   FR   1        R8C18[3][B]   fifo_inst/n86_1_s1/F                   
  13.358   1.377   tNET   RR   2        R9C18[0][B]   fifo_inst/n138_1_s/CIN                 
  13.415   0.057   tINS   RF   1        R9C18[0][B]   fifo_inst/n138_1_s/COUT                
  13.415   0.000   tNET   FF   2        R9C18[1][A]   fifo_inst/n137_1_s/CIN                 
  13.472   0.057   tINS   FF   1        R9C18[1][A]   fifo_inst/n137_1_s/COUT                
  13.472   0.000   tNET   FF   2        R9C18[1][B]   fifo_inst/n136_1_s/CIN                 
  13.529   0.057   tINS   FF   1        R9C18[1][B]   fifo_inst/n136_1_s/COUT                
  13.529   0.000   tNET   FF   2        R9C18[2][A]   fifo_inst/n135_1_s/CIN                 
  13.586   0.057   tINS   FF   1        R9C18[2][A]   fifo_inst/n135_1_s/COUT                
  13.586   0.000   tNET   FF   2        R9C18[2][B]   fifo_inst/n134_1_s/CIN                 
  13.643   0.057   tINS   FF   1        R9C18[2][B]   fifo_inst/n134_1_s/COUT                
  13.643   0.000   tNET   FF   2        R9C19[0][A]   fifo_inst/n133_1_s/CIN                 
  14.206   0.563   tINS   FF   1        R9C19[0][A]   fifo_inst/n133_1_s/SUM                 
  14.206   0.000   tNET   FF   1        R9C19[0][A]   fifo_inst/count_5_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C19[0][A]   fifo_inst/count_5_s1/CLK               
  14.132   -0.400   tSu         1        R9C19[0][A]   fifo_inst/count_5_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.473 26.263%, 
                    route: 3.677 65.565%, 
                    tC2Q: 0.458 8.172%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : -0.018
Data Arrival Time : 14.149
Data Required Time: 14.132
From              : fifo_rd_s0
To                : count_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  5.952    5.952                                      active clock edge time                 
  5.952    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R7C4[0][A]    initialize/PSRAM_com/fifo_rd_s0/CLK    
  9.056    0.458   tC2Q   FF   8        R7C4[0][A]    initialize/PSRAM_com/fifo_rd_s0/Q      
  11.357   2.301   tNET   FF   1        R8C18[3][B]   fifo_inst/n86_1_s1/I1                  
  11.982   0.625   tINS   FR   1        R8C18[3][B]   fifo_inst/n86_1_s1/F                   
  13.358   1.377   tNET   RR   2        R9C18[0][B]   fifo_inst/n138_1_s/CIN                 
  13.415   0.057   tINS   RF   1        R9C18[0][B]   fifo_inst/n138_1_s/COUT                
  13.415   0.000   tNET   FF   2        R9C18[1][A]   fifo_inst/n137_1_s/CIN                 
  13.472   0.057   tINS   FF   1        R9C18[1][A]   fifo_inst/n137_1_s/COUT                
  13.472   0.000   tNET   FF   2        R9C18[1][B]   fifo_inst/n136_1_s/CIN                 
  13.529   0.057   tINS   FF   1        R9C18[1][B]   fifo_inst/n136_1_s/COUT                
  13.529   0.000   tNET   FF   2        R9C18[2][A]   fifo_inst/n135_1_s/CIN                 
  13.586   0.057   tINS   FF   1        R9C18[2][A]   fifo_inst/n135_1_s/COUT                
  13.586   0.000   tNET   FF   2        R9C18[2][B]   fifo_inst/n134_1_s/CIN                 
  14.149   0.563   tINS   FF   1        R9C18[2][B]   fifo_inst/n134_1_s/SUM                 
  14.149   0.000   tNET   FF   1        R9C18[2][B]   fifo_inst/count_4_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C18[2][B]   fifo_inst/count_4_s1/CLK               
  14.132   -0.400   tSu         1        R9C18[2][B]   fifo_inst/count_4_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.416 25.506%, 
                    route: 3.677 66.238%, 
                    tC2Q: 0.458 8.256%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 0.039
Data Arrival Time : 14.092
Data Required Time: 14.132
From              : fifo_rd_s0
To                : count_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  5.952    5.952                                      active clock edge time                 
  5.952    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R7C4[0][A]    initialize/PSRAM_com/fifo_rd_s0/CLK    
  9.056    0.458   tC2Q   FF   8        R7C4[0][A]    initialize/PSRAM_com/fifo_rd_s0/Q      
  11.357   2.301   tNET   FF   1        R8C18[3][B]   fifo_inst/n86_1_s1/I1                  
  11.982   0.625   tINS   FR   1        R8C18[3][B]   fifo_inst/n86_1_s1/F                   
  13.358   1.377   tNET   RR   2        R9C18[0][B]   fifo_inst/n138_1_s/CIN                 
  13.415   0.057   tINS   RF   1        R9C18[0][B]   fifo_inst/n138_1_s/COUT                
  13.415   0.000   tNET   FF   2        R9C18[1][A]   fifo_inst/n137_1_s/CIN                 
  13.472   0.057   tINS   FF   1        R9C18[1][A]   fifo_inst/n137_1_s/COUT                
  13.472   0.000   tNET   FF   2        R9C18[1][B]   fifo_inst/n136_1_s/CIN                 
  13.529   0.057   tINS   FF   1        R9C18[1][B]   fifo_inst/n136_1_s/COUT                
  13.529   0.000   tNET   FF   2        R9C18[2][A]   fifo_inst/n135_1_s/CIN                 
  14.092   0.563   tINS   FF   1        R9C18[2][A]   fifo_inst/n135_1_s/SUM                 
  14.092   0.000   tNET   FF   1        R9C18[2][A]   fifo_inst/count_3_s1/D                 

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C18[2][A]   fifo_inst/count_3_s1/CLK               
  14.132   -0.400   tSu         1        R9C18[2][A]   fifo_inst/count_3_s1                   

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 1.359 24.733%, 
                    route: 3.677 66.926%, 
                    tC2Q: 0.458 8.341%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path23						
Path Summary:
Slack             : 0.072
Data Arrival Time : 8.483
Data Required Time: 8.554
From              : quad_start_mcu_s0
To                : data_out_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C6[1][A]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R7C6[1][A]   quad_start_mcu_s0/Q                    
  3.896   0.811   tNET   FF   1        R9C5[1][B]   initialize/PSRAM_com/n492_s2/I0        
  4.995   1.099   tINS   FF   7        R9C5[1][B]   initialize/PSRAM_com/n492_s2/F         
  5.827   0.832   tNET   FF   1        R8C3[1][B]   initialize/PSRAM_com/n916_s0/I2        
  6.853   1.026   tINS   FR   16       R8C3[1][B]   initialize/PSRAM_com/n916_s0/F         
  8.483   1.630   tNET   RR   1        IOT16[A]     initialize/PSRAM_com/data_out_0_s0/CE  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======= ======== ====== ==== ======== ========== ======================================== 
  5.952   5.952                                    active clock edge time                  
  5.952   0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  8.335   2.383    tCL    FF   597      PLL_R      clk2/rpll_inst/CLKOUT                   
  8.598   0.262    tNET   FF   1        IOT16[A]   initialize/PSRAM_com/data_out_0_s0/CLK  
  8.554   -0.043   tSu         1        IOT16[A]   initialize/PSRAM_com/data_out_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.125 36.289%, 
                    route: 3.272 55.884%, 
                    tC2Q: 0.458 7.827%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path24						
Path Summary:
Slack             : 0.072
Data Arrival Time : 8.483
Data Required Time: 8.554
From              : quad_start_mcu_s0
To                : data_out_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C6[1][A]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R7C6[1][A]   quad_start_mcu_s0/Q                    
  3.896   0.811   tNET   FF   1        R9C5[1][B]   initialize/PSRAM_com/n492_s2/I0        
  4.995   1.099   tINS   FF   7        R9C5[1][B]   initialize/PSRAM_com/n492_s2/F         
  5.827   0.832   tNET   FF   1        R8C3[1][B]   initialize/PSRAM_com/n916_s0/I2        
  6.853   1.026   tINS   FR   16       R8C3[1][B]   initialize/PSRAM_com/n916_s0/F         
  8.483   1.630   tNET   RR   1        IOT16[B]     initialize/PSRAM_com/data_out_1_s0/CE  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======= ======== ====== ==== ======== ========== ======================================== 
  5.952   5.952                                    active clock edge time                  
  5.952   0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  8.335   2.383    tCL    FF   597      PLL_R      clk2/rpll_inst/CLKOUT                   
  8.598   0.262    tNET   FF   1        IOT16[B]   initialize/PSRAM_com/data_out_1_s0/CLK  
  8.554   -0.043   tSu         1        IOT16[B]   initialize/PSRAM_com/data_out_1_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.125 36.289%, 
                    route: 3.272 55.884%, 
                    tC2Q: 0.458 7.827%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path25						
Path Summary:
Slack             : 0.073
Data Arrival Time : 8.482
Data Required Time: 8.554
From              : quad_start_mcu_s0
To                : data_out_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C6[1][A]   quad_start_mcu_s0/CLK                  
  3.085   0.458   tC2Q   RF   3        R7C6[1][A]   quad_start_mcu_s0/Q                    
  3.896   0.811   tNET   FF   1        R9C5[1][B]   initialize/PSRAM_com/n492_s2/I0        
  4.995   1.099   tINS   FF   7        R9C5[1][B]   initialize/PSRAM_com/n492_s2/F         
  5.827   0.832   tNET   FF   1        R8C3[1][B]   initialize/PSRAM_com/n916_s0/I2        
  6.853   1.026   tINS   FR   16       R8C3[1][B]   initialize/PSRAM_com/n916_s0/F         
  8.482   1.629   tNET   RR   1        R2C6[2][A]   initialize/PSRAM_com/data_out_4_s0/CE  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======== ====== ==== ======== ============ ======================================== 
  5.952   5.952                                      active clock edge time                  
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  8.335   2.383    tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  8.598   0.262    tNET   FF   1        R2C6[2][A]   initialize/PSRAM_com/data_out_4_s0/CLK  
  8.554   -0.043   tSu         1        R2C6[2][A]   initialize/PSRAM_com/data_out_4_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.125 36.295%, 
                    route: 3.272 55.877%, 
                    tC2Q: 0.458 7.828%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.556
Data Arrival Time : 3.138
Data Required Time: 2.582
From              : com_start_s1
To                : spi_start_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C2[2][A]   initialize/com_start_s1/CLK            
  2.901   0.333   tC2Q   RR   2        R9C2[2][A]   initialize/com_start_s1/Q              
  3.138   0.238   tNET   RR   1        R9C2[1][A]   initialize/spi_start_s0/RESET          

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C2[1][A]   initialize/spi_start_s0/CLK            
  2.582   0.015   tHld        1        R9C2[1][A]   initialize/spi_start_s0                

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.556
Data Arrival Time : 3.138
Data Required Time: 2.582
From              : flag_acq_s0
To                : start_acquisition_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C16[1][A]   UART1/flag_acq_s0/CLK                  
  2.901   0.333   tC2Q   RR   2        R3C16[1][A]   UART1/flag_acq_s0/Q                    
  3.138   0.238   tNET   RR   1        R3C16[0][A]   start_acquisition_s0/RESET             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C16[0][A]   start_acquisition_s0/CLK               
  2.582   0.015   tHld        1        R3C16[0][A]   start_acquisition_s0                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.563
Data Arrival Time : 3.145
Data Required Time: 2.582
From              : wr_ptr_2_s0
To                : fifo_mem_fifo_mem_1_1_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R10C18[1][A]   fifo_inst/wr_ptr_2_s0/CLK                 
  2.901   0.333   tC2Q   RF   7        R10C18[1][A]   fifo_inst/wr_ptr_2_s0/Q                   
  3.145   0.244   tNET   FF   1        R10C17         fifo_inst/fifo_mem_fifo_mem_1_1_s/WAD[2]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT    LOC                     NODE                   
 ======= ======= ====== ==== ======== ======== ======================================= 
  0.000   0.000                                 active clock edge time                 
  0.000   0.000                                 clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R    clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C17   fifo_inst/fifo_mem_fifo_mem_1_1_s/CLK  
  2.582   0.015   tHld        1        R10C17   fifo_inst/fifo_mem_fifo_mem_1_1_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.244 42.280%, 
                    tC2Q: 0.333 57.720%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : resync_1_s0
To                : resync_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                            NODE                        
 ======= ======= ====== ==== ======== ============ ================================================= 
  0.000   0.000                                     active clock edge time                           
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R3C8[0][A]   debuttonA/sync_button_debounced/resync_1_s0/CLK  
  2.901   0.333   tC2Q   RR   1        R3C8[0][A]   debuttonA/sync_button_debounced/resync_1_s0/Q    
  3.137   0.236   tNET   RR   1        R3C8[1][B]   debuttonA/sync_button_debounced/resync_2_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                            NODE                        
 ======= ======= ====== ==== ======== ============ ================================================= 
  0.000   0.000                                     active clock edge time                           
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R3C8[1][B]   debuttonA/sync_button_debounced/resync_2_s0/CLK  
  2.567   0.000   tHld        1        R3C8[1][B]   debuttonA/sync_button_debounced/resync_2_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : sync_buffer_2_s0
To                : shift_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                     
 ======= ======= ====== ==== ======== ============= ============================================ 
  0.000   0.000                                      active clock edge time                      
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk       
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                       
  2.567   0.185   tNET   RR   1        R3C11[2][A]   debuttonA/sync_button/sync_buffer_2_s0/CLK  
  2.901   0.333   tC2Q   RR   1        R3C11[2][A]   debuttonA/sync_button/sync_buffer_2_s0/Q    
  3.137   0.236   tNET   RR   1        R3C11[2][B]   debuttonA/deb_button/shift_0_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C11[2][B]   debuttonA/deb_button/shift_0_s0/CLK    
  2.567   0.000   tHld        1        R3C11[2][B]   debuttonA/deb_button/shift_0_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[5]_3_s0
To                : samples_before_19_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C15[1][B]   UART1/buffer[5]_3_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R5C15[1][B]   UART1/buffer[5]_3_s0/Q                 
  3.137   0.236   tNET   RR   1        R5C15[2][A]   UART1/samples_before_19_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C15[2][A]   UART1/samples_before_19_s0/CLK         
  2.567   0.000   tHld        1        R5C15[2][A]   UART1/samples_before_19_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[4]_1_s0
To                : samples_after_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C17[0][B]   UART1/buffer[4]_1_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R5C17[0][B]   UART1/buffer[4]_1_s0/Q                 
  3.137   0.236   tNET   RR   1        R5C17[1][B]   UART1/samples_after_1_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C17[1][B]   UART1/samples_after_1_s0/CLK           
  2.567   0.000   tHld        1        R5C17[1][B]   UART1/samples_after_1_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[4]_2_s0
To                : samples_after_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C17[2][A]   UART1/buffer[4]_2_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R5C17[2][A]   UART1/buffer[4]_2_s0/Q                 
  3.137   0.236   tNET   RR   1        R5C17[1][A]   UART1/samples_after_2_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C17[1][A]   UART1/samples_after_2_s0/CLK           
  2.567   0.000   tHld        1        R5C17[1][A]   UART1/samples_after_2_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 0.571
Data Arrival Time : 3.138
Data Required Time: 2.567
From              : buffer[3]_1_s0
To                : samples_after_9_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C16[1][B]   UART1/buffer[3]_1_s0/CLK               
  2.901   0.333   tC2Q   RR   2        R5C16[1][B]   UART1/buffer[3]_1_s0/Q                 
  3.138   0.238   tNET   RR   1        R5C16[0][B]   UART1/samples_after_9_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C16[0][B]   UART1/samples_after_9_s0/CLK           
  2.567   0.000   tHld        1        R5C16[0][B]   UART1/samples_after_9_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 0.571
Data Arrival Time : 3.138
Data Required Time: 2.567
From              : buffer[3]_4_s0
To                : samples_after_12_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C17[0][A]   UART1/buffer[3]_4_s0/CLK               
  2.901   0.333   tC2Q   RR   2        R3C17[0][A]   UART1/buffer[3]_4_s0/Q                 
  3.138   0.238   tNET   RR   1        R3C17[2][A]   UART1/samples_after_12_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C17[2][A]   UART1/samples_after_12_s0/CLK          
  2.567   0.000   tHld        1        R3C17[2][A]   UART1/samples_after_12_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 0.571
Data Arrival Time : 3.138
Data Required Time: 2.567
From              : buffer[3]_7_s0
To                : samples_after_15_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C16[1][A]   UART1/buffer[3]_7_s0/CLK               
  2.901   0.333   tC2Q   RR   2        R5C16[1][A]   UART1/buffer[3]_7_s0/Q                 
  3.138   0.238   tNET   RR   1        R5C16[2][A]   UART1/samples_after_15_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C16[2][A]   UART1/samples_after_15_s0/CLK          
  2.567   0.000   tHld        1        R5C16[2][A]   UART1/samples_after_15_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 0.571
Data Arrival Time : 3.138
Data Required Time: 2.567
From              : buffer[2]_2_s0
To                : samples_after_18_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C14[1][B]   UART1/buffer[2]_2_s0/CLK               
  2.901   0.333   tC2Q   RR   2        R2C14[1][B]   UART1/buffer[2]_2_s0/Q                 
  3.138   0.238   tNET   RR   1        R2C14[2][A]   UART1/samples_after_18_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C14[2][A]   UART1/samples_after_18_s0/CLK          
  2.567   0.000   tHld        1        R2C14[2][A]   UART1/samples_after_18_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 0.571
Data Arrival Time : 3.138
Data Required Time: 2.567
From              : buffer[2]_5_s0
To                : samples_after_21_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C14[1][A]   UART1/buffer[2]_5_s0/CLK               
  2.901   0.333   tC2Q   RR   2        R2C14[1][A]   UART1/buffer[2]_5_s0/Q                 
  3.138   0.238   tNET   RR   1        R2C14[2][B]   UART1/samples_after_21_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C14[2][B]   UART1/samples_after_21_s0/CLK          
  2.567   0.000   tHld        1        R2C14[2][B]   UART1/samples_after_21_s0              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 0.572
Data Arrival Time : 9.103
Data Required Time: 8.531
From              : data_out_4_s0
To                : data_out_8_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  5.952   5.952                                     active clock edge time                  
  5.952   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  8.335   2.383   tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  8.531   0.195   tNET   FF   1        R2C6[2][A]   initialize/PSRAM_com/data_out_4_s0/CLK  
  8.864   0.333   tC2Q   FR   4        R2C6[2][A]   initialize/PSRAM_com/data_out_4_s0/Q    
  9.103   0.239   tNET   RR   1        R2C6[2][B]   initialize/PSRAM_com/data_out_8_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  5.952   5.952                                     active clock edge time                  
  5.952   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  8.335   2.383   tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  8.531   0.195   tNET   FF   1        R2C6[2][B]   initialize/PSRAM_com/data_out_8_s0/CLK  
  8.531   0.000   tHld        1        R2C6[2][B]   initialize/PSRAM_com/data_out_8_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.239 41.734%, 
                    tC2Q: 0.333 58.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path15						
Path Summary:
Slack             : 0.573
Data Arrival Time : 9.104
Data Required Time: 8.531
From              : data_out_9_s0
To                : data_out_13_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  5.952   5.952                                     active clock edge time                  
  5.952   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  8.335   2.383   tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  8.531   0.195   tNET   FF   1        R5C3[1][A]   initialize/PSRAM_com/data_out_9_s0/CLK  
  8.864   0.333   tC2Q   FR   4        R5C3[1][A]   initialize/PSRAM_com/data_out_9_s0/Q    
  9.104   0.240   tNET   RR   1        R5C3[0][B]   initialize/PSRAM_com/data_out_13_s0/D   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  5.952   5.952                                     active clock edge time                   
  5.952   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  8.335   2.383   tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  8.531   0.195   tNET   FF   1        R5C3[0][B]   initialize/PSRAM_com/data_out_13_s0/CLK  
  8.531   0.000   tHld        1        R5C3[0][B]   initialize/PSRAM_com/data_out_13_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.240 41.854%, 
                    tC2Q: 0.333 58.146%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path16						
Path Summary:
Slack             : 0.573
Data Arrival Time : 9.104
Data Required Time: 8.531
From              : data_out_11_s0
To                : data_out_15_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  5.952   5.952                                     active clock edge time                   
  5.952   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  8.335   2.383   tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  8.531   0.195   tNET   FF   1        R4C4[2][B]   initialize/PSRAM_com/data_out_11_s0/CLK  
  8.864   0.333   tC2Q   FR   4        R4C4[2][B]   initialize/PSRAM_com/data_out_11_s0/Q    
  9.104   0.240   tNET   RR   1        R4C4[2][A]   initialize/PSRAM_com/data_out_15_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  5.952   5.952                                     active clock edge time                   
  5.952   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  8.335   2.383   tCL    FF   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  8.531   0.195   tNET   FF   1        R4C4[2][A]   initialize/PSRAM_com/data_out_15_s0/CLK  
  8.531   0.000   tHld        1        R4C4[2][A]   initialize/PSRAM_com/data_out_15_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.240 41.854%, 
                    tC2Q: 0.333 58.146%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path17						
Path Summary:
Slack             : 0.573
Data Arrival Time : 3.156
Data Required Time: 2.582
From              : wr_ptr_1_s0
To                : fifo_mem_fifo_mem_1_1_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R10C18[0][B]   fifo_inst/wr_ptr_1_s0/CLK                 
  2.901   0.333   tC2Q   RF   7        R10C18[0][B]   fifo_inst/wr_ptr_1_s0/Q                   
  3.156   0.255   tNET   FF   1        R10C17         fifo_inst/fifo_mem_fifo_mem_1_1_s/WAD[1]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT    LOC                     NODE                   
 ======= ======= ====== ==== ======== ======== ======================================= 
  0.000   0.000                                 active clock edge time                 
  0.000   0.000                                 clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R    clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C17   fifo_inst/fifo_mem_fifo_mem_1_1_s/CLK  
  2.582   0.015   tHld        1        R10C17   fifo_inst/fifo_mem_fifo_mem_1_1_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.255 43.342%, 
                    tC2Q: 0.333 56.658%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 0.576
Data Arrival Time : 3.143
Data Required Time: 2.567
From              : dataIn_2_s0
To                : dataIn_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C14[1][A]   UART1/dataIn_2_s0/CLK                  
  2.901   0.333   tC2Q   RR   10       R10C14[1][A]   UART1/dataIn_2_s0/Q                    
  3.143   0.242   tNET   RR   1        R10C14[2][B]   UART1/dataIn_1_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C14[2][B]   UART1/dataIn_1_s0/CLK                  
  2.567   0.000   tHld        1        R10C14[2][B]   UART1/dataIn_1_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.242 42.092%, 
                    tC2Q: 0.333 57.908%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 0.577
Data Arrival Time : 3.160
Data Required Time: 2.582
From              : wr_ptr_3_s0
To                : fifo_mem_fifo_mem_1_1_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R          clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R10C18[1][B]   fifo_inst/wr_ptr_3_s0/CLK                 
  2.901   0.333   tC2Q   RF   7        R10C18[1][B]   fifo_inst/wr_ptr_3_s0/Q                   
  3.160   0.259   tNET   FF   1        R10C17         fifo_inst/fifo_mem_fifo_mem_1_1_s/WAD[3]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT    LOC                     NODE                   
 ======= ======= ====== ==== ======== ======== ======================================= 
  0.000   0.000                                 active clock edge time                 
  0.000   0.000                                 clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R    clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C17   fifo_inst/fifo_mem_fifo_mem_1_1_s/CLK  
  2.582   0.015   tHld        1        R10C17   fifo_inst/fifo_mem_fifo_mem_1_1_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.259 43.705%, 
                    tC2Q: 0.333 56.295%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 0.577
Data Arrival Time : 3.145
Data Required Time: 2.567
From              : shift_3_s0
To                : shift_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C10[2][A]   debuttonA/deb_button/shift_3_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R3C10[2][A]   debuttonA/deb_button/shift_3_s0/Q      
  3.145   0.244   tNET   RR   1        R3C10[2][B]   debuttonA/deb_button/shift_4_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C10[2][B]   debuttonA/deb_button/shift_4_s0/CLK    
  2.567   0.000   tHld        1        R3C10[2][B]   debuttonA/deb_button/shift_4_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.244 42.242%, 
                    tC2Q: 0.333 57.758%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 0.582
Data Arrival Time : 3.150
Data Required Time: 2.567
From              : shift_5_s0
To                : shift_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C10[1][B]   debuttonA/deb_button/shift_5_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R3C10[1][B]   debuttonA/deb_button/shift_5_s0/Q      
  3.150   0.249   tNET   RR   1        R3C10[1][A]   debuttonA/deb_button/shift_6_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C10[1][A]   debuttonA/deb_button/shift_6_s0/CLK    
  2.567   0.000   tHld        1        R3C10[1][A]   debuttonA/deb_button/shift_6_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 0.582
Data Arrival Time : 3.150
Data Required Time: 2.567
From              : shift_4_s0
To                : shift_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C10[2][B]   debuttonA/deb_button/shift_4_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R3C10[2][B]   debuttonA/deb_button/shift_4_s0/Q      
  3.150   0.249   tNET   RR   1        R3C10[1][B]   debuttonA/deb_button/shift_5_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C10[1][B]   debuttonA/deb_button/shift_5_s0/CLK    
  2.567   0.000   tHld        1        R3C10[1][B]   debuttonA/deb_button/shift_5_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path23						
Path Summary:
Slack             : 0.584
Data Arrival Time : 3.167
Data Required Time: 2.582
From              : adc_data_7_s0
To                : fifo_mem_fifo_mem_0_1_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R9C19[1][A]   ADC_submodule/adc_data_7_s0/CLK          
  2.901   0.333   tC2Q   RR   2        R9C19[1][A]   ADC_submodule/adc_data_7_s0/Q            
  3.167   0.266   tNET   RR   1        R9C17         fifo_inst/fifo_mem_fifo_mem_0_1_s/DI[3]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT    LOC                    NODE                   
 ======= ======= ====== ==== ======== ======= ======================================= 
  0.000   0.000                                active clock edge time                 
  0.000   0.000                                clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R   clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C17   fifo_inst/fifo_mem_fifo_mem_0_1_s/CLK  
  2.582   0.015   tHld        1        R9C17   fifo_inst/fifo_mem_fifo_mem_0_1_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.266 44.393%, 
                    tC2Q: 0.333 55.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path24						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : clock_counter_3_s0
To                : clock_counter_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C19[1][A]   ADC_submodule/clock_counter_3_s0/CLK   
  2.901   0.333   tC2Q   RR   3        R8C19[1][A]   ADC_submodule/clock_counter_3_s0/Q     
  2.903   0.002   tNET   RR   1        R8C19[1][A]   ADC_submodule/n23_s2/I3                
  3.275   0.372   tINS   RF   1        R8C19[1][A]   ADC_submodule/n23_s2/F                 
  3.275   0.000   tNET   FF   1        R8C19[1][A]   ADC_submodule/clock_counter_3_s0/D     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C19[1][A]   ADC_submodule/clock_counter_3_s0/CLK   
  2.567   0.000   tHld        1        R8C19[1][A]   ADC_submodule/clock_counter_3_s0       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path25						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : txCounter_10_s2
To                : txCounter_10_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C17[1][A]   UART1/txCounter_10_s2/CLK              
  2.901   0.333   tC2Q   RR   2        R2C17[1][A]   UART1/txCounter_10_s2/Q                
  2.903   0.002   tNET   RR   1        R2C17[1][A]   UART1/n957_s18/I3                      
  3.275   0.372   tINS   RF   1        R2C17[1][A]   UART1/n957_s18/F                       
  3.275   0.000   tNET   FF   1        R2C17[1][A]   UART1/txCounter_10_s2/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C17[1][A]   UART1/txCounter_10_s2/CLK              
  2.567   0.000   tHld        1        R2C17[1][A]   UART1/txCounter_10_s2                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                           
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                             
  5.077   1.992   tNET   FF   1        R3C3[1][B]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C3[1][B]   PP_post_process/buffer_select_s2/CLK   
  14.488   -0.043   tSu         1        R3C3[1][B]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                              
  5.077   1.992   tNET   FF   1        R2C4[1][B]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R2C4[1][B]   PP_post_process/read_pointer_0_s7/CLK  
  14.488   -0.043   tSu         1        R2C4[1][B]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_7_s10
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                               
  5.077   1.992   tNET   FF   1        R2C4[1][A]   PP_post_process/read_pointer_7_s10/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C4[1][A]   PP_post_process/read_pointer_7_s10/CLK  
  14.488   -0.043   tSu         1        R2C4[1][A]   PP_post_process/read_pointer_7_s10      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                               
  5.077   1.992   tNET   FF   1        R2C3[1][A]   PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C3[1][A]   PP_post_process/write_pointer_0_s7/CLK  
  14.488   -0.043   tSu         1        R2C3[1][A]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                               
  5.077   1.992   tNET   FF   1        R2C4[0][A]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C4[0][A]   PP_post_process/write_pointer_7_s1/CLK  
  14.488   -0.043   tSu         1        R2C4[0][A]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                               
  5.077   1.992   tNET   FF   1        R2C4[2][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C4[2][B]   PP_post_process/write_pointer_1_s1/CLK  
  14.488   -0.043   tSu         1        R2C4[2][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                               
  5.077   1.992   tNET   FF   1        R2C4[2][A]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C4[2][A]   PP_post_process/write_pointer_2_s1/CLK  
  14.488   -0.043   tSu         1        R2C4[2][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                               
  5.077   1.992   tNET   FF   1        R2C3[2][B]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C3[2][B]   PP_post_process/write_pointer_3_s1/CLK  
  14.488   -0.043   tSu         1        R2C3[2][B]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                               
  5.077   1.992   tNET   FF   1        R2C3[2][A]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C3[2][A]   PP_post_process/write_pointer_4_s1/CLK  
  14.488   -0.043   tSu         1        R2C3[2][A]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                               
  5.077   1.992   tNET   FF   1        R2C3[0][B]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C3[0][B]   PP_post_process/write_pointer_5_s1/CLK  
  14.488   -0.043   tSu         1        R2C3[0][B]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                               
  5.077   1.992   tNET   FF   1        R2C3[0][A]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C3[0][A]   PP_post_process/write_pointer_6_s1/CLK  
  14.488   -0.043   tSu         1        R2C3[0][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                            
  5.077   1.992   tNET   FF   1        R3C3[1][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C3[1][A]   PP_post_process/read_cmp_s0/CLK        
  14.488   -0.043   tSu         1        R3C3[1][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                            
  5.077   1.992   tNET   FF   1        R3C3[0][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C3[0][A]   PP_post_process/last_switch_s0/CLK     
  14.488   -0.043   tSu         1        R3C3[0][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                            
  5.077   1.992   tNET   FF   1        R3C3[2][B]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C3[2][B]   PP_post_process/d_flag_read_s0/CLK     
  14.488   -0.043   tSu         1        R3C3[2][B]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 9.411
Data Arrival Time : 5.077
Data Required Time: 14.488
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                            
  5.077   1.992   tNET   FF   1        R3C3[2][A]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C3[2][A]   PP_post_process/d_flag_write_s0/CLK    
  14.488   -0.043   tSu         1        R3C3[2][A]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.992 81.293%, 
                    tC2Q: 0.458 18.707%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 9.421
Data Arrival Time : 5.067
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                              
  5.067   1.982   tNET   FF   1        R3C2[2][A]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C2[2][A]   PP_post_process/read_pointer_1_s1/CLK  
  14.488   -0.043   tSu         1        R3C2[2][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.982 81.218%, 
                    tC2Q: 0.458 18.782%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 9.421
Data Arrival Time : 5.067
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                              
  5.067   1.982   tNET   FF   1        R3C2[1][B]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C2[1][B]   PP_post_process/read_pointer_2_s1/CLK  
  14.488   -0.043   tSu         1        R3C2[1][B]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.982 81.218%, 
                    tC2Q: 0.458 18.782%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 9.421
Data Arrival Time : 5.067
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                              
  5.067   1.982   tNET   FF   1        R3C2[1][A]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C2[1][A]   PP_post_process/read_pointer_3_s1/CLK  
  14.488   -0.043   tSu         1        R3C2[1][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.982 81.218%, 
                    tC2Q: 0.458 18.782%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 9.421
Data Arrival Time : 5.067
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                              
  5.067   1.982   tNET   FF   1        R2C2[1][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R2C2[1][A]   PP_post_process/read_pointer_4_s1/CLK  
  14.488   -0.043   tSu         1        R2C2[1][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.982 81.218%, 
                    tC2Q: 0.458 18.782%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 9.421
Data Arrival Time : 5.067
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                              
  5.067   1.982   tNET   FF   1        R2C2[1][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R2C2[1][B]   PP_post_process/read_pointer_5_s1/CLK  
  14.488   -0.043   tSu         1        R2C2[1][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.982 81.218%, 
                    tC2Q: 0.458 18.782%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 9.421
Data Arrival Time : 5.067
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                              
  5.067   1.982   tNET   FF   1        R3C2[2][B]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C2[2][B]   PP_post_process/read_pointer_6_s1/CLK  
  14.488   -0.043   tSu         1        R3C2[2][B]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.982 81.218%, 
                    tC2Q: 0.458 18.782%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 9.943
Data Arrival Time : 4.545
Data Required Time: 14.488
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R2C9[0][A]   rst_PP_s0/Q                            
  4.545   1.460   tNET   FF   1        R3C5[0][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C5[0][A]   PP_post_process/stop_PP_s0/CLK         
  14.488   -0.043   tSu         1        R3C5[0][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.460 76.111%, 
                    tC2Q: 0.458 23.889%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 1.174
Data Arrival Time : 3.756
Data Required Time: 2.582
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                            
  3.756   0.856   tNET   RR   1        R3C5[0][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C5[0][A]   PP_post_process/stop_PP_s0/CLK         
  2.582   0.015   tHld        1        R3C5[0][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.856 71.963%, 
                    tC2Q: 0.333 28.037%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 1.541
Data Arrival Time : 4.124
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                              
  4.124   1.223   tNET   RR   1        R3C2[2][A]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C2[2][A]   PP_post_process/read_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R3C2[2][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.223 78.582%, 
                    tC2Q: 0.333 21.418%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 1.541
Data Arrival Time : 4.124
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                              
  4.124   1.223   tNET   RR   1        R3C2[1][B]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C2[1][B]   PP_post_process/read_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R3C2[1][B]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.223 78.582%, 
                    tC2Q: 0.333 21.418%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 1.541
Data Arrival Time : 4.124
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                              
  4.124   1.223   tNET   RR   1        R3C2[1][A]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C2[1][A]   PP_post_process/read_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R3C2[1][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.223 78.582%, 
                    tC2Q: 0.333 21.418%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 1.541
Data Arrival Time : 4.124
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                              
  4.124   1.223   tNET   RR   1        R2C2[1][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C2[1][A]   PP_post_process/read_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R2C2[1][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.223 78.582%, 
                    tC2Q: 0.333 21.418%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 1.541
Data Arrival Time : 4.124
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                              
  4.124   1.223   tNET   RR   1        R2C2[1][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C2[1][B]   PP_post_process/read_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R2C2[1][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.223 78.582%, 
                    tC2Q: 0.333 21.418%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 1.541
Data Arrival Time : 4.124
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                              
  4.124   1.223   tNET   RR   1        R3C2[2][B]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C2[2][B]   PP_post_process/read_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R3C2[2][B]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.223 78.582%, 
                    tC2Q: 0.333 21.418%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                           
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                             
  4.130   1.229   tNET   RR   1        R3C3[1][B]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C3[1][B]   PP_post_process/buffer_select_s2/CLK   
  2.582   0.015   tHld        1        R3C3[1][B]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                              
  4.130   1.229   tNET   RR   1        R2C4[1][B]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C4[1][B]   PP_post_process/read_pointer_0_s7/CLK  
  2.582   0.015   tHld        1        R2C4[1][B]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_7_s10
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                               
  4.130   1.229   tNET   RR   1        R2C4[1][A]   PP_post_process/read_pointer_7_s10/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C4[1][A]   PP_post_process/read_pointer_7_s10/CLK  
  2.582   0.015   tHld        1        R2C4[1][A]   PP_post_process/read_pointer_7_s10      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                               
  4.130   1.229   tNET   RR   1        R2C3[1][A]   PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C3[1][A]   PP_post_process/write_pointer_0_s7/CLK  
  2.582   0.015   tHld        1        R2C3[1][A]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                               
  4.130   1.229   tNET   RR   1        R2C4[0][A]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C4[0][A]   PP_post_process/write_pointer_7_s1/CLK  
  2.582   0.015   tHld        1        R2C4[0][A]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                               
  4.130   1.229   tNET   RR   1        R2C4[2][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C4[2][B]   PP_post_process/write_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R2C4[2][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                               
  4.130   1.229   tNET   RR   1        R2C4[2][A]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C4[2][A]   PP_post_process/write_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R2C4[2][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                               
  4.130   1.229   tNET   RR   1        R2C3[2][B]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C3[2][B]   PP_post_process/write_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R2C3[2][B]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                               
  4.130   1.229   tNET   RR   1        R2C3[2][A]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C3[2][A]   PP_post_process/write_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R2C3[2][A]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                               
  4.130   1.229   tNET   RR   1        R2C3[0][B]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C3[0][B]   PP_post_process/write_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R2C3[0][B]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                               
  4.130   1.229   tNET   RR   1        R2C3[0][A]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C3[0][A]   PP_post_process/write_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R2C3[0][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                            
  4.130   1.229   tNET   RR   1        R3C3[1][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C3[1][A]   PP_post_process/read_cmp_s0/CLK        
  2.582   0.015   tHld        1        R3C3[1][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                            
  4.130   1.229   tNET   RR   1        R3C3[0][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C3[0][A]   PP_post_process/last_switch_s0/CLK     
  2.582   0.015   tHld        1        R3C3[0][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                            
  4.130   1.229   tNET   RR   1        R3C3[2][B]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C3[2][B]   PP_post_process/d_flag_read_s0/CLK     
  2.582   0.015   tHld        1        R3C3[2][B]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 1.548
Data Arrival Time : 4.130
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C9[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R2C9[0][A]   rst_PP_s0/Q                            
  4.130   1.229   tNET   RR   1        R3C3[2][A]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   597      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C3[2][A]   PP_post_process/d_flag_write_s0/CLK    
  2.582   0.015   tHld        1        R3C3[2][A]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.229 78.667%, 
                    tC2Q: 0.333 21.333%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_com_start_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   d_com_start_s0/CLK                     

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   d_com_start_s0/CLK                     

								MPW2
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_flag_acq_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   d_flag_acq_s0/CLK                      

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   d_flag_acq_s0/CLK                      

								MPW3
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1620_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   n1620_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   n1620_s0/CLK                           

								MPW4
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1628_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   n1628_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   n1628_s0/CLK                           

								MPW5
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        read_5_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   read_5_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   read_5_s0/CLK                          

								MPW6
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        address_acq_18_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   address_acq_18_s0/CLK                  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   address_acq_18_s0/CLK                  

								MPW7
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        i_minus_i_pivot_reg_1_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   i_minus_i_pivot_reg_1_s0/CLK           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   i_minus_i_pivot_reg_1_s0/CLK           

								MPW8
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        UART1/buffer[6]_5_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   UART1/buffer[6]_5_s0/CLK               

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   UART1/buffer[6]_5_s0/CLK               

								MPW9
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        debuttonA/sync_button_debounced/resync_2_s0

Late clock Path:
   AT     DELAY   TYPE   RF                        NODE                        
 ======= ======= ====== ==== ================================================= 
  5.952   0.000               active clock edge time                           
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk            
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                            
  8.598   0.262   tNET   FF   debuttonA/sync_button_debounced/resync_2_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                        NODE                        
 ======== ======= ====== ==== ================================================= 
  11.905   0.000               active clock edge time                           
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk            
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                            
  14.472   0.185   tNET   RR   debuttonA/sync_button_debounced/resync_2_s0/CLK  

								MPW10
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        debuttonA/deb_button/shift_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   debuttonA/deb_button/shift_6_s0/CLK    

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   debuttonA/deb_button/shift_6_s0/CLK    

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT        NET NAME        WORST SLACK   MAX DELAY  
 ======== ==================== ============= =========== 
  597      clk_PSRAM            -0.759        0.661      
  123      process[1]           4.179         2.689      
  98       process[0]           3.065         3.346      
  97       process[2]           1.973         5.598      
  57       n1057_13             3.145         3.141      
  48       stop_acquisition_8   3.386         1.993      
  44       n1655_6              3.457         1.975      
  41       i_21_8               0.603         2.606      
  34       rst_PP               4.914         1.992      
  33       counter[0]           3.822         1.354      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R3C6       1.000              
  R4C2       1.000              
  R5C19      1.000              
  R10C13     1.000              
  R4C19      1.000              
  R9C2       1.000              
  R9C18      1.000              
  R10C5      1.000              
  R10C11     1.000              
  R10C12     1.000              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

