###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       268490   # Number of WRITE/WRITEP commands
num_reads_done                 =      1887401   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1507153   # Number of read row buffer hits
num_read_cmds                  =      1887383   # Number of READ/READP commands
num_writes_done                =       268490   # Number of read requests issued
num_write_row_hits             =       189718   # Number of write row buffer hits
num_act_cmds                   =       463134   # Number of ACT commands
num_pre_cmds                   =       463109   # Number of PRE commands
num_ondemand_pres              =       436018   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646608   # Cyles of rank active rank.0
rank_active_cycles.1           =      9638390   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353392   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       361610   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2046680   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        47624   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13849   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9363   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7770   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5607   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3916   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2857   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2164   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1703   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14362   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           23   # Write cmd latency (cycles)
write_latency[20-39]           =           91   # Write cmd latency (cycles)
write_latency[40-59]           =          127   # Write cmd latency (cycles)
write_latency[60-79]           =          202   # Write cmd latency (cycles)
write_latency[80-99]           =          303   # Write cmd latency (cycles)
write_latency[100-119]         =          482   # Write cmd latency (cycles)
write_latency[120-139]         =          693   # Write cmd latency (cycles)
write_latency[140-159]         =          882   # Write cmd latency (cycles)
write_latency[160-179]         =         1078   # Write cmd latency (cycles)
write_latency[180-199]         =         1420   # Write cmd latency (cycles)
write_latency[200-]            =       263189   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           18   # Read request latency (cycles)
read_latency[20-39]            =       334069   # Read request latency (cycles)
read_latency[40-59]            =       152796   # Read request latency (cycles)
read_latency[60-79]            =       156254   # Read request latency (cycles)
read_latency[80-99]            =       110403   # Read request latency (cycles)
read_latency[100-119]          =        92480   # Read request latency (cycles)
read_latency[120-139]          =        82956   # Read request latency (cycles)
read_latency[140-159]          =        69963   # Read request latency (cycles)
read_latency[160-179]          =        61457   # Read request latency (cycles)
read_latency[180-199]          =        54328   # Read request latency (cycles)
read_latency[200-]             =       772677   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.3403e+09   # Write energy
read_energy                    =  7.60993e+09   # Read energy
act_energy                     =  1.26713e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69628e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.73573e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01948e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01436e+09   # Active standby energy rank.1
average_read_latency           =      297.273   # Average read request latency (cycles)
average_interarrival           =      4.63844   # Average request interarrival latency (cycles)
total_energy                   =  2.32991e+10   # Total energy (pJ)
average_power                  =      2329.91   # Average power (mW)
average_bandwidth              =      18.3969   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       266269   # Number of WRITE/WRITEP commands
num_reads_done                 =      1910867   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1490727   # Number of read row buffer hits
num_read_cmds                  =      1910857   # Number of READ/READP commands
num_writes_done                =       266288   # Number of read requests issued
num_write_row_hits             =       189498   # Number of write row buffer hits
num_act_cmds                   =       501474   # Number of ACT commands
num_pre_cmds                   =       501448   # Number of PRE commands
num_ondemand_pres              =       475057   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646965   # Cyles of rank active rank.0
rank_active_cycles.1           =      9644137   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353035   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       355863   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2067474   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        49165   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13620   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9417   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7870   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5420   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3735   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2794   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2030   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1587   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14111   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =           79   # Write cmd latency (cycles)
write_latency[40-59]           =          102   # Write cmd latency (cycles)
write_latency[60-79]           =          180   # Write cmd latency (cycles)
write_latency[80-99]           =          301   # Write cmd latency (cycles)
write_latency[100-119]         =          442   # Write cmd latency (cycles)
write_latency[120-139]         =          624   # Write cmd latency (cycles)
write_latency[140-159]         =          872   # Write cmd latency (cycles)
write_latency[160-179]         =         1115   # Write cmd latency (cycles)
write_latency[180-199]         =         1308   # Write cmd latency (cycles)
write_latency[200-]            =       261222   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       316755   # Read request latency (cycles)
read_latency[40-59]            =       147871   # Read request latency (cycles)
read_latency[60-79]            =       162121   # Read request latency (cycles)
read_latency[80-99]            =       113270   # Read request latency (cycles)
read_latency[100-119]          =        95923   # Read request latency (cycles)
read_latency[120-139]          =        85922   # Read request latency (cycles)
read_latency[140-159]          =        71998   # Read request latency (cycles)
read_latency[160-179]          =        62388   # Read request latency (cycles)
read_latency[180-199]          =        55412   # Read request latency (cycles)
read_latency[200-]             =       799195   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.32921e+09   # Write energy
read_energy                    =  7.70458e+09   # Read energy
act_energy                     =  1.37203e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69457e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.70814e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01971e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01794e+09   # Active standby energy rank.1
average_read_latency           =      319.135   # Average read request latency (cycles)
average_interarrival           =        4.593   # Average request interarrival latency (cycles)
total_energy                   =  2.34884e+10   # Total energy (pJ)
average_power                  =      2348.84   # Average power (mW)
average_bandwidth              =      18.5784   # Average bandwidth
