// Seed: 1463832882
module module_0 (
    input supply1 id_0
);
  reg id_2, id_3;
  assign id_3 = "" | -1'b0;
  always
    id_2#(
        .id_0(-1'b0),
        .id_3(1),
        .id_2(-1'b0)
    ) <= id_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd92
) (
    input supply1 _id_0,
    input tri id_1,
    output wor id_2
);
  logic id_4;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
  wire [(  id_0  ) : id_0  /  1  &&  1] id_5;
endmodule
