multiline_comment|/*&n; *  Copyright (c) 2000-2002 LSI Logic Corporation.&n; *&n; *&n; *           Name:  MPI_CNFG.H&n; *          Title:  MPI Config message, structures, and Pages&n; *  Creation Date:  July 27, 2000&n; *&n; *    MPI_CNFG.H Version:  01.02.08&n; *&n; *  Version History&n; *  ---------------&n; *&n; *  Date      Version   Description&n; *  --------  --------  ------------------------------------------------------&n; *  05-08-00  00.10.01  Original release for 0.10 spec dated 4/26/2000.&n; *  06-06-00  01.00.01  Update version number for 1.0 release.&n; *  06-08-00  01.00.02  Added _PAGEVERSION definitions for all pages.&n; *                      Added FcPhLowestVersion, FcPhHighestVersion, Reserved2&n; *                      fields to FC_DEVICE_0 page, updated the page version.&n; *                      Changed _FREE_RUNNING_CLOCK to _PACING_TRANSFERS in&n; *                      SCSI_PORT_0, SCSI_DEVICE_0 and SCSI_DEVICE_1 pages&n; *                      and updated the page versions.&n; *                      Added _RESPONSE_ID_MASK definition to SCSI_PORT_1&n; *                      page and updated the page version.&n; *                      Added Information field and _INFO_PARAMS_NEGOTIATED&n; *                      definitionto SCSI_DEVICE_0 page.&n; *  06-22-00  01.00.03  Removed batch controls from LAN_0 page and updated the&n; *                      page version.&n; *                      Added BucketsRemaining to LAN_1 page, redefined the&n; *                      state values, and updated the page version.&n; *                      Revised bus width definitions in SCSI_PORT_0,&n; *                      SCSI_DEVICE_0 and SCSI_DEVICE_1 pages.&n; *  06-30-00  01.00.04  Added MaxReplySize to LAN_1 page and updated the page&n; *                      version.&n; *                      Moved FC_DEVICE_0 PageAddress description to spec.&n; *  07-27-00  01.00.05  Corrected the SubsystemVendorID and SubsystemID field&n; *                      widths in IOC_0 page and updated the page version.&n; *  11-02-00  01.01.01  Original release for post 1.0 work&n; *                      Added Manufacturing pages, IO Unit Page 2, SCSI SPI&n; *                      Port Page 2, FC Port Page 4, FC Port Page 5&n; *  11-15-00  01.01.02  Interim changes to match proposals&n; *  12-04-00  01.01.03  Config page changes to match MPI rev 1.00.01.&n; *  12-05-00  01.01.04  Modified config page actions.&n; *  01-09-01  01.01.05  Added defines for page address formats.&n; *                      Data size for Manufacturing pages 2 and 3 no longer&n; *                      defined here.&n; *                      Io Unit Page 2 size is fixed at 4 adapters and some&n; *                      flags were changed.&n; *                      SCSI Port Page 2 Device Settings modified.&n; *                      New fields added to FC Port Page 0 and some flags&n; *                      cleaned up.&n; *                      Removed impedance flash from FC Port Page 1.&n; *                      Added FC Port pages 6 and 7.&n; *  01-25-01  01.01.06  Added MaxInitiators field to FcPortPage0.&n; *  01-29-01  01.01.07  Changed some defines to make them 32 character unique.&n; *                      Added some LinkType defines for FcPortPage0.&n; *  02-20-01  01.01.08  Started using MPI_POINTER.&n; *  02-27-01  01.01.09  Replaced MPI_CONFIG_PAGETYPE_SCSI_LUN with&n; *                      MPI_CONFIG_PAGETYPE_RAID_VOLUME.&n; *                      Added definitions and structures for IOC Page 2 and&n; *                      RAID Volume Page 2.&n; *  03-27-01  01.01.10  Added CONFIG_PAGE_FC_PORT_8 and CONFIG_PAGE_FC_PORT_9.&n; *                      CONFIG_PAGE_FC_PORT_3 now supports persistent by DID.&n; *                      Added VendorId and ProductRevLevel fields to&n; *                      RAIDVOL2_IM_PHYS_ID struct.&n; *                      Modified values for MPI_FCPORTPAGE0_FLAGS_ATTACH_&n; *                      defines to make them compatible to MPI version 1.0.&n; *                      Added structure offset comments.&n; *  04-09-01  01.01.11  Added some new defines for the PageAddress field and&n; *                      removed some obsolete ones.&n; *                      Added IO Unit Page 3.&n; *                      Modified defines for Scsi Port Page 2.&n; *                      Modified RAID Volume Pages.&n; *  08-08-01  01.02.01  Original release for v1.2 work.&n; *                      Added SepID and SepBus to RVP2 IMPhysicalDisk struct.&n; *                      Added defines for the SEP bits in RVP2 VolumeSettings.&n; *                      Modified the DeviceSettings field in RVP2 to use the&n; *                      proper structure.&n; *                      Added defines for SES, SAF-TE, and cross channel for&n; *                      IOCPage2 CapabilitiesFlags.&n; *                      Removed define for MPI_IOUNITPAGE2_FLAGS_RAID_DISABLE.&n; *                      Removed define for&n; *                      MPI_SCSIPORTPAGE2_PORT_FLAGS_PARITY_ENABLE.&n; *                      Added define for MPI_CONFIG_PAGEATTR_RO_PERSISTENT.&n; *  08-29-01 01.02.02   Fixed value for MPI_MANUFACTPAGE_DEVID_53C1035.&n; *                      Added defines for MPI_FCPORTPAGE1_FLAGS_HARD_ALPA_ONLY&n; *                      and MPI_FCPORTPAGE1_FLAGS_IMMEDIATE_ERROR_REPLY.&n; *                      Removed MPI_SCSIPORTPAGE0_CAP_PACING_TRANSFERS,&n; *                      MPI_SCSIDEVPAGE0_NP_PACING_TRANSFERS, and&n; *                      MPI_SCSIDEVPAGE1_RP_PACING_TRANSFERS, and&n; *                      MPI_SCSIDEVPAGE1_CONF_PPR_ALLOWED.&n; *                      Added defines for MPI_SCSIDEVPAGE1_CONF_WDTR_DISALLOWED&n; *                      and MPI_SCSIDEVPAGE1_CONF_SDTR_DISALLOWED.&n; *                      Added OnBusTimerValue to CONFIG_PAGE_SCSI_PORT_1.&n; *                      Added rejected bits to SCSI Device Page 0 Information.&n; *                      Increased size of ALPA array in FC Port Page 2 by one&n; *                      and removed a one byte reserved field.&n; *  09-28-01 01.02.03   Swapped NegWireSpeedLow and NegWireSpeedLow in&n; *                      CONFIG_PAGE_LAN_1 to match preferred 64-bit ordering.&n; *                      Added structures for Manufacturing Page 4, IO Unit&n; *                      Page 3, IOC Page 3, IOC Page 4, RAID Volume Page 0, and&n; *                      RAID PhysDisk Page 0.&n; *  10-04-01 01.02.04   Added define for MPI_CONFIG_PAGETYPE_RAID_PHYSDISK.&n; *                      Modified some of the new defines to make them 32&n; *                      character unique.&n; *                      Modified how variable length pages (arrays) are defined.&n; *                      Added generic defines for hot spare pools and RAID&n; *                      volume types.&n; *  11-01-01 01.02.05   Added define for MPI_IOUNITPAGE1_DISABLE_IR.&n; *  03-14-02 01.02.06   Added PCISlotNum field to CONFIG_PAGE_IOC_1 along with&n; *                      related define, and bumped the page version define.&n; *  05-31-02 01.02.07   Added a Flags field to CONFIG_PAGE_IOC_2_RAID_VOL in a&n; *                      reserved byte and added a define.&n; *                      Added define for&n; *                      MPI_RAIDVOL0_STATUS_FLAG_VOLUME_INACTIVE.&n; *                      Added new config page: CONFIG_PAGE_IOC_5.&n; *                      Added MaxAliases, MaxHardAliases, and NumCurrentAliases&n; *                      fields to CONFIG_PAGE_FC_PORT_0.&n; *                      Added AltConnector and NumRequestedAliases fields to&n; *                      CONFIG_PAGE_FC_PORT_1.&n; *                      Added new config page: CONFIG_PAGE_FC_PORT_10.&n; *  07-12-02 01.02.08   Added more MPI_MANUFACTPAGE_DEVID_ defines.&n; *                      Added additional MPI_SCSIDEVPAGE0_NP_ defines.&n; *                      Added more MPI_SCSIDEVPAGE1_RP_ defines.&n; *                      Added define for&n; *                      MPI_SCSIDEVPAGE1_CONF_EXTENDED_PARAMS_ENABLE.&n; *                      Added new config page: CONFIG_PAGE_SCSI_DEVICE_3.&n; *                      Modified MPI_FCPORTPAGE5_FLAGS_ defines.&n; *  --------------------------------------------------------------------------&n; */
macro_line|#ifndef MPI_CNFG_H
DECL|macro|MPI_CNFG_H
mdefine_line|#define MPI_CNFG_H
multiline_comment|/*****************************************************************************&n;*&n;*       C o n f i g    M e s s a g e    a n d    S t r u c t u r e s&n;*&n;*****************************************************************************/
DECL|struct|_CONFIG_PAGE_HEADER
r_typedef
r_struct
id|_CONFIG_PAGE_HEADER
(brace
DECL|member|PageVersion
id|U8
id|PageVersion
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|PageLength
id|U8
id|PageLength
suffix:semicolon
multiline_comment|/* 01h */
DECL|member|PageNumber
id|U8
id|PageNumber
suffix:semicolon
multiline_comment|/* 02h */
DECL|member|PageType
id|U8
id|PageType
suffix:semicolon
multiline_comment|/* 03h */
DECL|typedef|fCONFIG_PAGE_HEADER
DECL|typedef|PTR_CONFIG_PAGE_HEADER
)brace
id|fCONFIG_PAGE_HEADER
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_HEADER
comma
DECL|typedef|ConfigPageHeader_t
DECL|typedef|pConfigPageHeader_t
id|ConfigPageHeader_t
comma
id|MPI_POINTER
id|pConfigPageHeader_t
suffix:semicolon
DECL|union|_CONFIG_PAGE_HEADER_UNION
r_typedef
r_union
id|_CONFIG_PAGE_HEADER_UNION
(brace
DECL|member|Struct
id|ConfigPageHeader_t
id|Struct
suffix:semicolon
DECL|member|Bytes
id|U8
id|Bytes
(braket
l_int|4
)braket
suffix:semicolon
DECL|member|Word16
id|U16
id|Word16
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|Word32
id|U32
id|Word32
suffix:semicolon
DECL|typedef|ConfigPageHeaderUnion
DECL|typedef|pConfigPageHeaderUnion
)brace
id|ConfigPageHeaderUnion
comma
id|MPI_POINTER
id|pConfigPageHeaderUnion
comma
DECL|typedef|fCONFIG_PAGE_HEADER_UNION
DECL|typedef|PTR_CONFIG_PAGE_HEADER_UNION
id|fCONFIG_PAGE_HEADER_UNION
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_HEADER_UNION
suffix:semicolon
multiline_comment|/****************************************************************************&n;*   PageType field values&n;****************************************************************************/
DECL|macro|MPI_CONFIG_PAGEATTR_READ_ONLY
mdefine_line|#define MPI_CONFIG_PAGEATTR_READ_ONLY               (0x00)
DECL|macro|MPI_CONFIG_PAGEATTR_CHANGEABLE
mdefine_line|#define MPI_CONFIG_PAGEATTR_CHANGEABLE              (0x10)
DECL|macro|MPI_CONFIG_PAGEATTR_PERSISTENT
mdefine_line|#define MPI_CONFIG_PAGEATTR_PERSISTENT              (0x20)
DECL|macro|MPI_CONFIG_PAGEATTR_RO_PERSISTENT
mdefine_line|#define MPI_CONFIG_PAGEATTR_RO_PERSISTENT           (0x30)
DECL|macro|MPI_CONFIG_PAGEATTR_MASK
mdefine_line|#define MPI_CONFIG_PAGEATTR_MASK                    (0xF0)
DECL|macro|MPI_CONFIG_PAGETYPE_IO_UNIT
mdefine_line|#define MPI_CONFIG_PAGETYPE_IO_UNIT                 (0x00)
DECL|macro|MPI_CONFIG_PAGETYPE_IOC
mdefine_line|#define MPI_CONFIG_PAGETYPE_IOC                     (0x01)
DECL|macro|MPI_CONFIG_PAGETYPE_BIOS
mdefine_line|#define MPI_CONFIG_PAGETYPE_BIOS                    (0x02)
DECL|macro|MPI_CONFIG_PAGETYPE_SCSI_PORT
mdefine_line|#define MPI_CONFIG_PAGETYPE_SCSI_PORT               (0x03)
DECL|macro|MPI_CONFIG_PAGETYPE_SCSI_DEVICE
mdefine_line|#define MPI_CONFIG_PAGETYPE_SCSI_DEVICE             (0x04)
DECL|macro|MPI_CONFIG_PAGETYPE_FC_PORT
mdefine_line|#define MPI_CONFIG_PAGETYPE_FC_PORT                 (0x05)
DECL|macro|MPI_CONFIG_PAGETYPE_FC_DEVICE
mdefine_line|#define MPI_CONFIG_PAGETYPE_FC_DEVICE               (0x06)
DECL|macro|MPI_CONFIG_PAGETYPE_LAN
mdefine_line|#define MPI_CONFIG_PAGETYPE_LAN                     (0x07)
DECL|macro|MPI_CONFIG_PAGETYPE_RAID_VOLUME
mdefine_line|#define MPI_CONFIG_PAGETYPE_RAID_VOLUME             (0x08)
DECL|macro|MPI_CONFIG_PAGETYPE_MANUFACTURING
mdefine_line|#define MPI_CONFIG_PAGETYPE_MANUFACTURING           (0x09)
DECL|macro|MPI_CONFIG_PAGETYPE_RAID_PHYSDISK
mdefine_line|#define MPI_CONFIG_PAGETYPE_RAID_PHYSDISK           (0x0A)
DECL|macro|MPI_CONFIG_PAGETYPE_MASK
mdefine_line|#define MPI_CONFIG_PAGETYPE_MASK                    (0x0F)
DECL|macro|MPI_CONFIG_TYPENUM_MASK
mdefine_line|#define MPI_CONFIG_TYPENUM_MASK                     (0x0FFF)
multiline_comment|/****************************************************************************&n;*   PageAddress field values&n;****************************************************************************/
DECL|macro|MPI_SCSI_PORT_PGAD_PORT_MASK
mdefine_line|#define MPI_SCSI_PORT_PGAD_PORT_MASK                (0x000000FF)
DECL|macro|MPI_SCSI_DEVICE_TARGET_ID_MASK
mdefine_line|#define MPI_SCSI_DEVICE_TARGET_ID_MASK              (0x000000FF)
DECL|macro|MPI_SCSI_DEVICE_TARGET_ID_SHIFT
mdefine_line|#define MPI_SCSI_DEVICE_TARGET_ID_SHIFT             (0)
DECL|macro|MPI_SCSI_DEVICE_BUS_MASK
mdefine_line|#define MPI_SCSI_DEVICE_BUS_MASK                    (0x0000FF00)
DECL|macro|MPI_SCSI_DEVICE_BUS_SHIFT
mdefine_line|#define MPI_SCSI_DEVICE_BUS_SHIFT                   (8)
DECL|macro|MPI_FC_PORT_PGAD_PORT_MASK
mdefine_line|#define MPI_FC_PORT_PGAD_PORT_MASK                  (0xF0000000)
DECL|macro|MPI_FC_PORT_PGAD_PORT_SHIFT
mdefine_line|#define MPI_FC_PORT_PGAD_PORT_SHIFT                 (28)
DECL|macro|MPI_FC_PORT_PGAD_FORM_MASK
mdefine_line|#define MPI_FC_PORT_PGAD_FORM_MASK                  (0x0F000000)
DECL|macro|MPI_FC_PORT_PGAD_FORM_INDEX
mdefine_line|#define MPI_FC_PORT_PGAD_FORM_INDEX                 (0x01000000)
DECL|macro|MPI_FC_PORT_PGAD_INDEX_MASK
mdefine_line|#define MPI_FC_PORT_PGAD_INDEX_MASK                 (0x0000FFFF)
DECL|macro|MPI_FC_PORT_PGAD_INDEX_SHIFT
mdefine_line|#define MPI_FC_PORT_PGAD_INDEX_SHIFT                (0)
DECL|macro|MPI_FC_DEVICE_PGAD_PORT_MASK
mdefine_line|#define MPI_FC_DEVICE_PGAD_PORT_MASK                (0xF0000000)
DECL|macro|MPI_FC_DEVICE_PGAD_PORT_SHIFT
mdefine_line|#define MPI_FC_DEVICE_PGAD_PORT_SHIFT               (28)
DECL|macro|MPI_FC_DEVICE_PGAD_FORM_MASK
mdefine_line|#define MPI_FC_DEVICE_PGAD_FORM_MASK                (0x0F000000)
DECL|macro|MPI_FC_DEVICE_PGAD_FORM_NEXT_DID
mdefine_line|#define MPI_FC_DEVICE_PGAD_FORM_NEXT_DID            (0x00000000)
DECL|macro|MPI_FC_DEVICE_PGAD_ND_PORT_MASK
mdefine_line|#define MPI_FC_DEVICE_PGAD_ND_PORT_MASK             (0xF0000000)
DECL|macro|MPI_FC_DEVICE_PGAD_ND_PORT_SHIFT
mdefine_line|#define MPI_FC_DEVICE_PGAD_ND_PORT_SHIFT            (28)
DECL|macro|MPI_FC_DEVICE_PGAD_ND_DID_MASK
mdefine_line|#define MPI_FC_DEVICE_PGAD_ND_DID_MASK              (0x00FFFFFF)
DECL|macro|MPI_FC_DEVICE_PGAD_ND_DID_SHIFT
mdefine_line|#define MPI_FC_DEVICE_PGAD_ND_DID_SHIFT             (0)
DECL|macro|MPI_FC_DEVICE_PGAD_FORM_BUS_TID
mdefine_line|#define MPI_FC_DEVICE_PGAD_FORM_BUS_TID             (0x01000000)
DECL|macro|MPI_FC_DEVICE_PGAD_BT_BUS_MASK
mdefine_line|#define MPI_FC_DEVICE_PGAD_BT_BUS_MASK              (0x0000FF00)
DECL|macro|MPI_FC_DEVICE_PGAD_BT_BUS_SHIFT
mdefine_line|#define MPI_FC_DEVICE_PGAD_BT_BUS_SHIFT             (8)
DECL|macro|MPI_FC_DEVICE_PGAD_BT_TID_MASK
mdefine_line|#define MPI_FC_DEVICE_PGAD_BT_TID_MASK              (0x000000FF)
DECL|macro|MPI_FC_DEVICE_PGAD_BT_TID_SHIFT
mdefine_line|#define MPI_FC_DEVICE_PGAD_BT_TID_SHIFT             (0)
DECL|macro|MPI_PHYSDISK_PGAD_PHYSDISKNUM_MASK
mdefine_line|#define MPI_PHYSDISK_PGAD_PHYSDISKNUM_MASK          (0x000000FF)
DECL|macro|MPI_PHYSDISK_PGAD_PHYSDISKNUM_SHIFT
mdefine_line|#define MPI_PHYSDISK_PGAD_PHYSDISKNUM_SHIFT         (0)
multiline_comment|/****************************************************************************&n;*   Config Request Message&n;****************************************************************************/
DECL|struct|_MSG_CONFIG
r_typedef
r_struct
id|_MSG_CONFIG
(brace
DECL|member|Action
id|U8
id|Action
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Reserved
id|U8
id|Reserved
suffix:semicolon
multiline_comment|/* 01h */
DECL|member|ChainOffset
id|U8
id|ChainOffset
suffix:semicolon
multiline_comment|/* 02h */
DECL|member|Function
id|U8
id|Function
suffix:semicolon
multiline_comment|/* 03h */
DECL|member|Reserved1
id|U8
id|Reserved1
(braket
l_int|3
)braket
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|MsgFlags
id|U8
id|MsgFlags
suffix:semicolon
multiline_comment|/* 07h */
DECL|member|MsgContext
id|U32
id|MsgContext
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|Reserved2
id|U8
id|Reserved2
(braket
l_int|8
)braket
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 14h */
DECL|member|PageAddress
id|U32
id|PageAddress
suffix:semicolon
multiline_comment|/* 18h */
DECL|member|PageBufferSGE
id|SGE_IO_UNION
id|PageBufferSGE
suffix:semicolon
multiline_comment|/* 1Ch */
DECL|typedef|MSG_CONFIG
DECL|typedef|PTR_MSG_CONFIG
)brace
id|MSG_CONFIG
comma
id|MPI_POINTER
id|PTR_MSG_CONFIG
comma
DECL|typedef|Config_t
DECL|typedef|pConfig_t
id|Config_t
comma
id|MPI_POINTER
id|pConfig_t
suffix:semicolon
multiline_comment|/****************************************************************************&n;*   Action field values&n;****************************************************************************/
DECL|macro|MPI_CONFIG_ACTION_PAGE_HEADER
mdefine_line|#define MPI_CONFIG_ACTION_PAGE_HEADER               (0x00)
DECL|macro|MPI_CONFIG_ACTION_PAGE_READ_CURRENT
mdefine_line|#define MPI_CONFIG_ACTION_PAGE_READ_CURRENT         (0x01)
DECL|macro|MPI_CONFIG_ACTION_PAGE_WRITE_CURRENT
mdefine_line|#define MPI_CONFIG_ACTION_PAGE_WRITE_CURRENT        (0x02)
DECL|macro|MPI_CONFIG_ACTION_PAGE_DEFAULT
mdefine_line|#define MPI_CONFIG_ACTION_PAGE_DEFAULT              (0x03)
DECL|macro|MPI_CONFIG_ACTION_PAGE_WRITE_NVRAM
mdefine_line|#define MPI_CONFIG_ACTION_PAGE_WRITE_NVRAM          (0x04)
DECL|macro|MPI_CONFIG_ACTION_PAGE_READ_DEFAULT
mdefine_line|#define MPI_CONFIG_ACTION_PAGE_READ_DEFAULT         (0x05)
DECL|macro|MPI_CONFIG_ACTION_PAGE_READ_NVRAM
mdefine_line|#define MPI_CONFIG_ACTION_PAGE_READ_NVRAM           (0x06)
multiline_comment|/* Config Reply Message */
DECL|struct|_MSG_CONFIG_REPLY
r_typedef
r_struct
id|_MSG_CONFIG_REPLY
(brace
DECL|member|Action
id|U8
id|Action
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Reserved
id|U8
id|Reserved
suffix:semicolon
multiline_comment|/* 01h */
DECL|member|MsgLength
id|U8
id|MsgLength
suffix:semicolon
multiline_comment|/* 02h */
DECL|member|Function
id|U8
id|Function
suffix:semicolon
multiline_comment|/* 03h */
DECL|member|Reserved1
id|U8
id|Reserved1
(braket
l_int|3
)braket
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|MsgFlags
id|U8
id|MsgFlags
suffix:semicolon
multiline_comment|/* 07h */
DECL|member|MsgContext
id|U32
id|MsgContext
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|Reserved2
id|U8
id|Reserved2
(braket
l_int|2
)braket
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|member|IOCStatus
id|U16
id|IOCStatus
suffix:semicolon
multiline_comment|/* 0Eh */
DECL|member|IOCLogInfo
id|U32
id|IOCLogInfo
suffix:semicolon
multiline_comment|/* 10h */
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 14h */
DECL|typedef|MSG_CONFIG_REPLY
DECL|typedef|PTR_MSG_CONFIG_REPLY
)brace
id|MSG_CONFIG_REPLY
comma
id|MPI_POINTER
id|PTR_MSG_CONFIG_REPLY
comma
DECL|typedef|ConfigReply_t
DECL|typedef|pConfigReply_t
id|ConfigReply_t
comma
id|MPI_POINTER
id|pConfigReply_t
suffix:semicolon
multiline_comment|/*****************************************************************************&n;*&n;*               C o n f i g u r a t i o n    P a g e s&n;*&n;*****************************************************************************/
multiline_comment|/****************************************************************************&n;*   Manufacturing Config pages&n;****************************************************************************/
DECL|macro|MPI_MANUFACTPAGE_DEVICEID_FC909
mdefine_line|#define MPI_MANUFACTPAGE_DEVICEID_FC909             (0x0621)
DECL|macro|MPI_MANUFACTPAGE_DEVICEID_FC919
mdefine_line|#define MPI_MANUFACTPAGE_DEVICEID_FC919             (0x0624)
DECL|macro|MPI_MANUFACTPAGE_DEVICEID_FC929
mdefine_line|#define MPI_MANUFACTPAGE_DEVICEID_FC929             (0x0622)
DECL|macro|MPI_MANUFACTPAGE_DEVICEID_FC919X
mdefine_line|#define MPI_MANUFACTPAGE_DEVICEID_FC919X            (0x0628)
DECL|macro|MPI_MANUFACTPAGE_DEVICEID_FC929X
mdefine_line|#define MPI_MANUFACTPAGE_DEVICEID_FC929X            (0x0626)
DECL|macro|MPI_MANUFACTPAGE_DEVID_53C1030
mdefine_line|#define MPI_MANUFACTPAGE_DEVID_53C1030              (0x0030)
DECL|macro|MPI_MANUFACTPAGE_DEVID_53C1030ZC
mdefine_line|#define MPI_MANUFACTPAGE_DEVID_53C1030ZC            (0x0031)
DECL|macro|MPI_MANUFACTPAGE_DEVID_1030_53C1035
mdefine_line|#define MPI_MANUFACTPAGE_DEVID_1030_53C1035         (0x0032)
DECL|macro|MPI_MANUFACTPAGE_DEVID_1030ZC_53C1035
mdefine_line|#define MPI_MANUFACTPAGE_DEVID_1030ZC_53C1035       (0x0033)
DECL|macro|MPI_MANUFACTPAGE_DEVID_53C1035
mdefine_line|#define MPI_MANUFACTPAGE_DEVID_53C1035              (0x0040)
DECL|macro|MPI_MANUFACTPAGE_DEVID_53C1035ZC
mdefine_line|#define MPI_MANUFACTPAGE_DEVID_53C1035ZC            (0x0041)
DECL|macro|MPI_MANUFACTPAGE_DEVID_SA2010
mdefine_line|#define MPI_MANUFACTPAGE_DEVID_SA2010               (0x0804)
DECL|macro|MPI_MANUFACTPAGE_DEVID_SA2010ZC
mdefine_line|#define MPI_MANUFACTPAGE_DEVID_SA2010ZC             (0x0805)
DECL|macro|MPI_MANUFACTPAGE_DEVID_SA2020
mdefine_line|#define MPI_MANUFACTPAGE_DEVID_SA2020               (0x0806)
DECL|macro|MPI_MANUFACTPAGE_DEVID_SA2020ZC
mdefine_line|#define MPI_MANUFACTPAGE_DEVID_SA2020ZC             (0x0807)
DECL|struct|_CONFIG_PAGE_MANUFACTURING_0
r_typedef
r_struct
id|_CONFIG_PAGE_MANUFACTURING_0
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|ChipName
id|U8
id|ChipName
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|ChipRevision
id|U8
id|ChipRevision
(braket
l_int|8
)braket
suffix:semicolon
multiline_comment|/* 14h */
DECL|member|BoardName
id|U8
id|BoardName
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 1Ch */
DECL|member|BoardAssembly
id|U8
id|BoardAssembly
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 2Ch */
DECL|member|BoardTracerNumber
id|U8
id|BoardTracerNumber
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 3Ch */
DECL|typedef|fCONFIG_PAGE_MANUFACTURING_0
DECL|typedef|PTR_CONFIG_PAGE_MANUFACTURING_0
)brace
id|fCONFIG_PAGE_MANUFACTURING_0
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_MANUFACTURING_0
comma
DECL|typedef|ManufacturingPage0_t
DECL|typedef|pManufacturingPage0_t
id|ManufacturingPage0_t
comma
id|MPI_POINTER
id|pManufacturingPage0_t
suffix:semicolon
DECL|macro|MPI_MANUFACTURING0_PAGEVERSION
mdefine_line|#define MPI_MANUFACTURING0_PAGEVERSION                 (0x00)
DECL|struct|_CONFIG_PAGE_MANUFACTURING_1
r_typedef
r_struct
id|_CONFIG_PAGE_MANUFACTURING_1
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|VPD
id|U8
id|VPD
(braket
l_int|256
)braket
suffix:semicolon
multiline_comment|/* 04h */
DECL|typedef|fCONFIG_PAGE_MANUFACTURING_1
DECL|typedef|PTR_CONFIG_PAGE_MANUFACTURING_1
)brace
id|fCONFIG_PAGE_MANUFACTURING_1
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_MANUFACTURING_1
comma
DECL|typedef|ManufacturingPage1_t
DECL|typedef|pManufacturingPage1_t
id|ManufacturingPage1_t
comma
id|MPI_POINTER
id|pManufacturingPage1_t
suffix:semicolon
DECL|macro|MPI_MANUFACTURING1_PAGEVERSION
mdefine_line|#define MPI_MANUFACTURING1_PAGEVERSION                 (0x00)
DECL|struct|_MPI_CHIP_REVISION_ID
r_typedef
r_struct
id|_MPI_CHIP_REVISION_ID
(brace
DECL|member|DeviceID
id|U16
id|DeviceID
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|PCIRevisionID
id|U8
id|PCIRevisionID
suffix:semicolon
multiline_comment|/* 02h */
DECL|member|Reserved
id|U8
id|Reserved
suffix:semicolon
multiline_comment|/* 03h */
DECL|typedef|MPI_CHIP_REVISION_ID
DECL|typedef|PTR_MPI_CHIP_REVISION_ID
)brace
id|MPI_CHIP_REVISION_ID
comma
id|MPI_POINTER
id|PTR_MPI_CHIP_REVISION_ID
comma
DECL|typedef|MpiChipRevisionId_t
DECL|typedef|pMpiChipRevisionId_t
id|MpiChipRevisionId_t
comma
id|MPI_POINTER
id|pMpiChipRevisionId_t
suffix:semicolon
multiline_comment|/*&n; * Host code (drivers, BIOS, utilities, etc.) should leave this define set to&n; * one and check Header.PageLength at runtime.&n; */
macro_line|#ifndef MPI_MAN_PAGE_2_HW_SETTINGS_WORDS
DECL|macro|MPI_MAN_PAGE_2_HW_SETTINGS_WORDS
mdefine_line|#define MPI_MAN_PAGE_2_HW_SETTINGS_WORDS    (1)
macro_line|#endif
DECL|struct|_CONFIG_PAGE_MANUFACTURING_2
r_typedef
r_struct
id|_CONFIG_PAGE_MANUFACTURING_2
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|ChipId
id|MPI_CHIP_REVISION_ID
id|ChipId
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|HwSettings
id|U32
id|HwSettings
(braket
id|MPI_MAN_PAGE_2_HW_SETTINGS_WORDS
)braket
suffix:semicolon
multiline_comment|/* 08h */
DECL|typedef|fCONFIG_PAGE_MANUFACTURING_2
DECL|typedef|PTR_CONFIG_PAGE_MANUFACTURING_2
)brace
id|fCONFIG_PAGE_MANUFACTURING_2
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_MANUFACTURING_2
comma
DECL|typedef|ManufacturingPage2_t
DECL|typedef|pManufacturingPage2_t
id|ManufacturingPage2_t
comma
id|MPI_POINTER
id|pManufacturingPage2_t
suffix:semicolon
DECL|macro|MPI_MANUFACTURING2_PAGEVERSION
mdefine_line|#define MPI_MANUFACTURING2_PAGEVERSION                  (0x00)
multiline_comment|/*&n; * Host code (drivers, BIOS, utilities, etc.) should leave this define set to&n; * one and check Header.PageLength at runtime.&n; */
macro_line|#ifndef MPI_MAN_PAGE_3_INFO_WORDS
DECL|macro|MPI_MAN_PAGE_3_INFO_WORDS
mdefine_line|#define MPI_MAN_PAGE_3_INFO_WORDS           (1)
macro_line|#endif
DECL|struct|_CONFIG_PAGE_MANUFACTURING_3
r_typedef
r_struct
id|_CONFIG_PAGE_MANUFACTURING_3
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|ChipId
id|MPI_CHIP_REVISION_ID
id|ChipId
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|Info
id|U32
id|Info
(braket
id|MPI_MAN_PAGE_3_INFO_WORDS
)braket
suffix:semicolon
multiline_comment|/* 08h */
DECL|typedef|fCONFIG_PAGE_MANUFACTURING_3
DECL|typedef|PTR_CONFIG_PAGE_MANUFACTURING_3
)brace
id|fCONFIG_PAGE_MANUFACTURING_3
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_MANUFACTURING_3
comma
DECL|typedef|ManufacturingPage3_t
DECL|typedef|pManufacturingPage3_t
id|ManufacturingPage3_t
comma
id|MPI_POINTER
id|pManufacturingPage3_t
suffix:semicolon
DECL|macro|MPI_MANUFACTURING3_PAGEVERSION
mdefine_line|#define MPI_MANUFACTURING3_PAGEVERSION                  (0x00)
DECL|struct|_CONFIG_PAGE_MANUFACTURING_4
r_typedef
r_struct
id|_CONFIG_PAGE_MANUFACTURING_4
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Reserved1
id|U32
id|Reserved1
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|InfoOffset0
id|U8
id|InfoOffset0
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|InfoSize0
id|U8
id|InfoSize0
suffix:semicolon
multiline_comment|/* 09h */
DECL|member|InfoOffset1
id|U8
id|InfoOffset1
suffix:semicolon
multiline_comment|/* 0Ah */
DECL|member|InfoSize1
id|U8
id|InfoSize1
suffix:semicolon
multiline_comment|/* 0Bh */
DECL|member|InquirySize
id|U8
id|InquirySize
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|member|Reserved2
id|U8
id|Reserved2
suffix:semicolon
multiline_comment|/* 0Dh */
DECL|member|Reserved3
id|U16
id|Reserved3
suffix:semicolon
multiline_comment|/* 0Eh */
DECL|member|InquiryData
id|U8
id|InquiryData
(braket
l_int|56
)braket
suffix:semicolon
multiline_comment|/* 10h */
DECL|member|ISVolumeSettings
id|U32
id|ISVolumeSettings
suffix:semicolon
multiline_comment|/* 48h */
DECL|member|IMEVolumeSettings
id|U32
id|IMEVolumeSettings
suffix:semicolon
multiline_comment|/* 4Ch */
DECL|member|IMVolumeSettings
id|U32
id|IMVolumeSettings
suffix:semicolon
multiline_comment|/* 50h */
DECL|typedef|fCONFIG_PAGE_MANUFACTURING_4
DECL|typedef|PTR_CONFIG_PAGE_MANUFACTURING_4
)brace
id|fCONFIG_PAGE_MANUFACTURING_4
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_MANUFACTURING_4
comma
DECL|typedef|ManufacturingPage4_t
DECL|typedef|pManufacturingPage4_t
id|ManufacturingPage4_t
comma
id|MPI_POINTER
id|pManufacturingPage4_t
suffix:semicolon
DECL|macro|MPI_MANUFACTURING4_PAGEVERSION
mdefine_line|#define MPI_MANUFACTURING4_PAGEVERSION                  (0x00)
multiline_comment|/****************************************************************************&n;*   IO Unit Config Pages&n;****************************************************************************/
DECL|struct|_CONFIG_PAGE_IO_UNIT_0
r_typedef
r_struct
id|_CONFIG_PAGE_IO_UNIT_0
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|UniqueValue
id|U64
id|UniqueValue
suffix:semicolon
multiline_comment|/* 04h */
DECL|typedef|fCONFIG_PAGE_IO_UNIT_0
DECL|typedef|PTR_CONFIG_PAGE_IO_UNIT_0
)brace
id|fCONFIG_PAGE_IO_UNIT_0
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_IO_UNIT_0
comma
DECL|typedef|IOUnitPage0_t
DECL|typedef|pIOUnitPage0_t
id|IOUnitPage0_t
comma
id|MPI_POINTER
id|pIOUnitPage0_t
suffix:semicolon
DECL|macro|MPI_IOUNITPAGE0_PAGEVERSION
mdefine_line|#define MPI_IOUNITPAGE0_PAGEVERSION                     (0x00)
DECL|struct|_CONFIG_PAGE_IO_UNIT_1
r_typedef
r_struct
id|_CONFIG_PAGE_IO_UNIT_1
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Flags
id|U32
id|Flags
suffix:semicolon
multiline_comment|/* 04h */
DECL|typedef|fCONFIG_PAGE_IO_UNIT_1
DECL|typedef|PTR_CONFIG_PAGE_IO_UNIT_1
)brace
id|fCONFIG_PAGE_IO_UNIT_1
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_IO_UNIT_1
comma
DECL|typedef|IOUnitPage1_t
DECL|typedef|pIOUnitPage1_t
id|IOUnitPage1_t
comma
id|MPI_POINTER
id|pIOUnitPage1_t
suffix:semicolon
DECL|macro|MPI_IOUNITPAGE1_PAGEVERSION
mdefine_line|#define MPI_IOUNITPAGE1_PAGEVERSION                     (0x00)
multiline_comment|/* IO Unit Page 1 Flags defines */
DECL|macro|MPI_IOUNITPAGE1_MULTI_FUNCTION
mdefine_line|#define MPI_IOUNITPAGE1_MULTI_FUNCTION                  (0x00000000)
DECL|macro|MPI_IOUNITPAGE1_SINGLE_FUNCTION
mdefine_line|#define MPI_IOUNITPAGE1_SINGLE_FUNCTION                 (0x00000001)
DECL|macro|MPI_IOUNITPAGE1_MULTI_PATHING
mdefine_line|#define MPI_IOUNITPAGE1_MULTI_PATHING                   (0x00000002)
DECL|macro|MPI_IOUNITPAGE1_SINGLE_PATHING
mdefine_line|#define MPI_IOUNITPAGE1_SINGLE_PATHING                  (0x00000000)
DECL|macro|MPI_IOUNITPAGE1_DISABLE_IR
mdefine_line|#define MPI_IOUNITPAGE1_DISABLE_IR                      (0x00000040)
DECL|macro|MPI_IOUNITPAGE1_FORCE_32
mdefine_line|#define MPI_IOUNITPAGE1_FORCE_32                        (0x00000080)
DECL|struct|_MPI_ADAPTER_INFO
r_typedef
r_struct
id|_MPI_ADAPTER_INFO
(brace
DECL|member|PciBusNumber
id|U8
id|PciBusNumber
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|PciDeviceAndFunctionNumber
id|U8
id|PciDeviceAndFunctionNumber
suffix:semicolon
multiline_comment|/* 01h */
DECL|member|AdapterFlags
id|U16
id|AdapterFlags
suffix:semicolon
multiline_comment|/* 02h */
DECL|typedef|MPI_ADAPTER_INFO
DECL|typedef|PTR_MPI_ADAPTER_INFO
)brace
id|MPI_ADAPTER_INFO
comma
id|MPI_POINTER
id|PTR_MPI_ADAPTER_INFO
comma
DECL|typedef|MpiAdapterInfo_t
DECL|typedef|pMpiAdapterInfo_t
id|MpiAdapterInfo_t
comma
id|MPI_POINTER
id|pMpiAdapterInfo_t
suffix:semicolon
DECL|macro|MPI_ADAPTER_INFO_FLAGS_EMBEDDED
mdefine_line|#define MPI_ADAPTER_INFO_FLAGS_EMBEDDED                 (0x0001)
DECL|macro|MPI_ADAPTER_INFO_FLAGS_INIT_STATUS
mdefine_line|#define MPI_ADAPTER_INFO_FLAGS_INIT_STATUS              (0x0002)
DECL|struct|_CONFIG_PAGE_IO_UNIT_2
r_typedef
r_struct
id|_CONFIG_PAGE_IO_UNIT_2
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Flags
id|U32
id|Flags
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|BiosVersion
id|U32
id|BiosVersion
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|AdapterOrder
id|MPI_ADAPTER_INFO
id|AdapterOrder
(braket
l_int|4
)braket
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|typedef|fCONFIG_PAGE_IO_UNIT_2
DECL|typedef|PTR_CONFIG_PAGE_IO_UNIT_2
)brace
id|fCONFIG_PAGE_IO_UNIT_2
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_IO_UNIT_2
comma
DECL|typedef|IOUnitPage2_t
DECL|typedef|pIOUnitPage2_t
id|IOUnitPage2_t
comma
id|MPI_POINTER
id|pIOUnitPage2_t
suffix:semicolon
DECL|macro|MPI_IOUNITPAGE2_PAGEVERSION
mdefine_line|#define MPI_IOUNITPAGE2_PAGEVERSION                     (0x00)
DECL|macro|MPI_IOUNITPAGE2_FLAGS_PAUSE_ON_ERROR
mdefine_line|#define MPI_IOUNITPAGE2_FLAGS_PAUSE_ON_ERROR            (0x00000002)
DECL|macro|MPI_IOUNITPAGE2_FLAGS_VERBOSE_ENABLE
mdefine_line|#define MPI_IOUNITPAGE2_FLAGS_VERBOSE_ENABLE            (0x00000004)
DECL|macro|MPI_IOUNITPAGE2_FLAGS_COLOR_VIDEO_DISABLE
mdefine_line|#define MPI_IOUNITPAGE2_FLAGS_COLOR_VIDEO_DISABLE       (0x00000008)
DECL|macro|MPI_IOUNITPAGE2_FLAGS_DONT_HOOK_INT_40
mdefine_line|#define MPI_IOUNITPAGE2_FLAGS_DONT_HOOK_INT_40          (0x00000010)
multiline_comment|/*&n; * Host code (drivers, BIOS, utilities, etc.) should leave this define set to&n; * one and check Header.PageLength at runtime.&n; */
macro_line|#ifndef MPI_IO_UNIT_PAGE_3_GPIO_VAL_MAX
DECL|macro|MPI_IO_UNIT_PAGE_3_GPIO_VAL_MAX
mdefine_line|#define MPI_IO_UNIT_PAGE_3_GPIO_VAL_MAX     (1)
macro_line|#endif
DECL|struct|_CONFIG_PAGE_IO_UNIT_3
r_typedef
r_struct
id|_CONFIG_PAGE_IO_UNIT_3
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|GPIOCount
id|U8
id|GPIOCount
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|Reserved1
id|U8
id|Reserved1
suffix:semicolon
multiline_comment|/* 05h */
DECL|member|Reserved2
id|U16
id|Reserved2
suffix:semicolon
multiline_comment|/* 06h */
DECL|member|GPIOVal
id|U16
id|GPIOVal
(braket
id|MPI_IO_UNIT_PAGE_3_GPIO_VAL_MAX
)braket
suffix:semicolon
multiline_comment|/* 08h */
DECL|typedef|fCONFIG_PAGE_IO_UNIT_3
DECL|typedef|PTR_CONFIG_PAGE_IO_UNIT_3
)brace
id|fCONFIG_PAGE_IO_UNIT_3
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_IO_UNIT_3
comma
DECL|typedef|IOUnitPage3_t
DECL|typedef|pIOUnitPage3_t
id|IOUnitPage3_t
comma
id|MPI_POINTER
id|pIOUnitPage3_t
suffix:semicolon
DECL|macro|MPI_IOUNITPAGE3_PAGEVERSION
mdefine_line|#define MPI_IOUNITPAGE3_PAGEVERSION                     (0x01)
DECL|macro|MPI_IOUNITPAGE3_GPIO_FUNCTION_MASK
mdefine_line|#define MPI_IOUNITPAGE3_GPIO_FUNCTION_MASK              (0xFC)
DECL|macro|MPI_IOUNITPAGE3_GPIO_FUNCTION_SHIFT
mdefine_line|#define MPI_IOUNITPAGE3_GPIO_FUNCTION_SHIFT             (2)
DECL|macro|MPI_IOUNITPAGE3_GPIO_SETTING_OFF
mdefine_line|#define MPI_IOUNITPAGE3_GPIO_SETTING_OFF                (0x00)
DECL|macro|MPI_IOUNITPAGE3_GPIO_SETTING_ON
mdefine_line|#define MPI_IOUNITPAGE3_GPIO_SETTING_ON                 (0x01)
multiline_comment|/****************************************************************************&n;*   IOC Config Pages&n;****************************************************************************/
DECL|struct|_CONFIG_PAGE_IOC_0
r_typedef
r_struct
id|_CONFIG_PAGE_IOC_0
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|TotalNVStore
id|U32
id|TotalNVStore
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|FreeNVStore
id|U32
id|FreeNVStore
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|VendorID
id|U16
id|VendorID
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|member|DeviceID
id|U16
id|DeviceID
suffix:semicolon
multiline_comment|/* 0Eh */
DECL|member|RevisionID
id|U8
id|RevisionID
suffix:semicolon
multiline_comment|/* 10h */
DECL|member|Reserved
id|U8
id|Reserved
(braket
l_int|3
)braket
suffix:semicolon
multiline_comment|/* 11h */
DECL|member|ClassCode
id|U32
id|ClassCode
suffix:semicolon
multiline_comment|/* 14h */
DECL|member|SubsystemVendorID
id|U16
id|SubsystemVendorID
suffix:semicolon
multiline_comment|/* 18h */
DECL|member|SubsystemID
id|U16
id|SubsystemID
suffix:semicolon
multiline_comment|/* 1Ah */
DECL|typedef|fCONFIG_PAGE_IOC_0
DECL|typedef|PTR_CONFIG_PAGE_IOC_0
)brace
id|fCONFIG_PAGE_IOC_0
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_IOC_0
comma
DECL|typedef|IOCPage0_t
DECL|typedef|pIOCPage0_t
id|IOCPage0_t
comma
id|MPI_POINTER
id|pIOCPage0_t
suffix:semicolon
DECL|macro|MPI_IOCPAGE0_PAGEVERSION
mdefine_line|#define MPI_IOCPAGE0_PAGEVERSION                        (0x01)
DECL|struct|_CONFIG_PAGE_IOC_1
r_typedef
r_struct
id|_CONFIG_PAGE_IOC_1
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Flags
id|U32
id|Flags
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|CoalescingTimeout
id|U32
id|CoalescingTimeout
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|CoalescingDepth
id|U8
id|CoalescingDepth
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|member|PCISlotNum
id|U8
id|PCISlotNum
suffix:semicolon
multiline_comment|/* 0Dh */
DECL|member|Reserved
id|U8
id|Reserved
(braket
l_int|2
)braket
suffix:semicolon
multiline_comment|/* 0Eh */
DECL|typedef|fCONFIG_PAGE_IOC_1
DECL|typedef|PTR_CONFIG_PAGE_IOC_1
)brace
id|fCONFIG_PAGE_IOC_1
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_IOC_1
comma
DECL|typedef|IOCPage1_t
DECL|typedef|pIOCPage1_t
id|IOCPage1_t
comma
id|MPI_POINTER
id|pIOCPage1_t
suffix:semicolon
DECL|macro|MPI_IOCPAGE1_PAGEVERSION
mdefine_line|#define MPI_IOCPAGE1_PAGEVERSION                        (0x01)
DECL|macro|MPI_IOCPAGE1_REPLY_COALESCING
mdefine_line|#define MPI_IOCPAGE1_REPLY_COALESCING                   (0x00000001)
DECL|macro|MPI_IOCPAGE1_PCISLOTNUM_UNKNOWN
mdefine_line|#define MPI_IOCPAGE1_PCISLOTNUM_UNKNOWN                 (0xFF)
DECL|struct|_CONFIG_PAGE_IOC_2_RAID_VOL
r_typedef
r_struct
id|_CONFIG_PAGE_IOC_2_RAID_VOL
(brace
DECL|member|VolumeID
id|U8
id|VolumeID
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|VolumeBus
id|U8
id|VolumeBus
suffix:semicolon
multiline_comment|/* 01h */
DECL|member|VolumeIOC
id|U8
id|VolumeIOC
suffix:semicolon
multiline_comment|/* 02h */
DECL|member|VolumePageNumber
id|U8
id|VolumePageNumber
suffix:semicolon
multiline_comment|/* 03h */
DECL|member|VolumeType
id|U8
id|VolumeType
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|Flags
id|U8
id|Flags
suffix:semicolon
multiline_comment|/* 05h */
DECL|member|Reserved3
id|U16
id|Reserved3
suffix:semicolon
multiline_comment|/* 06h */
DECL|typedef|fCONFIG_PAGE_IOC_2_RAID_VOL
DECL|typedef|PTR_CONFIG_PAGE_IOC_2_RAID_VOL
)brace
id|fCONFIG_PAGE_IOC_2_RAID_VOL
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_IOC_2_RAID_VOL
comma
DECL|typedef|ConfigPageIoc2RaidVol_t
DECL|typedef|pConfigPageIoc2RaidVol_t
id|ConfigPageIoc2RaidVol_t
comma
id|MPI_POINTER
id|pConfigPageIoc2RaidVol_t
suffix:semicolon
multiline_comment|/* IOC Page 2 Volume RAID Type values, also used in RAID Volume pages */
DECL|macro|MPI_RAID_VOL_TYPE_IS
mdefine_line|#define MPI_RAID_VOL_TYPE_IS                        (0x00)
DECL|macro|MPI_RAID_VOL_TYPE_IME
mdefine_line|#define MPI_RAID_VOL_TYPE_IME                       (0x01)
DECL|macro|MPI_RAID_VOL_TYPE_IM
mdefine_line|#define MPI_RAID_VOL_TYPE_IM                        (0x02)
multiline_comment|/* IOC Page 2 Volume Flags values */
DECL|macro|MPI_IOCPAGE2_FLAG_VOLUME_INACTIVE
mdefine_line|#define MPI_IOCPAGE2_FLAG_VOLUME_INACTIVE           (0x08)
multiline_comment|/*&n; * Host code (drivers, BIOS, utilities, etc.) should leave this define set to&n; * one and check Header.PageLength at runtime.&n; */
macro_line|#ifndef MPI_IOC_PAGE_2_RAID_VOLUME_MAX
DECL|macro|MPI_IOC_PAGE_2_RAID_VOLUME_MAX
mdefine_line|#define MPI_IOC_PAGE_2_RAID_VOLUME_MAX      (1)
macro_line|#endif
DECL|struct|_CONFIG_PAGE_IOC_2
r_typedef
r_struct
id|_CONFIG_PAGE_IOC_2
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|CapabilitiesFlags
id|U32
id|CapabilitiesFlags
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|NumActiveVolumes
id|U8
id|NumActiveVolumes
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|MaxVolumes
id|U8
id|MaxVolumes
suffix:semicolon
multiline_comment|/* 09h */
DECL|member|NumActivePhysDisks
id|U8
id|NumActivePhysDisks
suffix:semicolon
multiline_comment|/* 0Ah */
DECL|member|MaxPhysDisks
id|U8
id|MaxPhysDisks
suffix:semicolon
multiline_comment|/* 0Bh */
DECL|member|RaidVolume
id|fCONFIG_PAGE_IOC_2_RAID_VOL
id|RaidVolume
(braket
id|MPI_IOC_PAGE_2_RAID_VOLUME_MAX
)braket
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|typedef|fCONFIG_PAGE_IOC_2
DECL|typedef|PTR_CONFIG_PAGE_IOC_2
)brace
id|fCONFIG_PAGE_IOC_2
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_IOC_2
comma
DECL|typedef|IOCPage2_t
DECL|typedef|pIOCPage2_t
id|IOCPage2_t
comma
id|MPI_POINTER
id|pIOCPage2_t
suffix:semicolon
DECL|macro|MPI_IOCPAGE2_PAGEVERSION
mdefine_line|#define MPI_IOCPAGE2_PAGEVERSION                        (0x02)
multiline_comment|/* IOC Page 2 Capabilities flags */
DECL|macro|MPI_IOCPAGE2_CAP_FLAGS_IS_SUPPORT
mdefine_line|#define MPI_IOCPAGE2_CAP_FLAGS_IS_SUPPORT               (0x00000001)
DECL|macro|MPI_IOCPAGE2_CAP_FLAGS_IME_SUPPORT
mdefine_line|#define MPI_IOCPAGE2_CAP_FLAGS_IME_SUPPORT              (0x00000002)
DECL|macro|MPI_IOCPAGE2_CAP_FLAGS_IM_SUPPORT
mdefine_line|#define MPI_IOCPAGE2_CAP_FLAGS_IM_SUPPORT               (0x00000004)
DECL|macro|MPI_IOCPAGE2_CAP_FLAGS_SES_SUPPORT
mdefine_line|#define MPI_IOCPAGE2_CAP_FLAGS_SES_SUPPORT              (0x20000000)
DECL|macro|MPI_IOCPAGE2_CAP_FLAGS_SAFTE_SUPPORT
mdefine_line|#define MPI_IOCPAGE2_CAP_FLAGS_SAFTE_SUPPORT            (0x40000000)
DECL|macro|MPI_IOCPAGE2_CAP_FLAGS_CROSS_CHANNEL_SUPPORT
mdefine_line|#define MPI_IOCPAGE2_CAP_FLAGS_CROSS_CHANNEL_SUPPORT    (0x80000000)
DECL|struct|_IOC_3_PHYS_DISK
r_typedef
r_struct
id|_IOC_3_PHYS_DISK
(brace
DECL|member|PhysDiskID
id|U8
id|PhysDiskID
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|PhysDiskBus
id|U8
id|PhysDiskBus
suffix:semicolon
multiline_comment|/* 01h */
DECL|member|PhysDiskIOC
id|U8
id|PhysDiskIOC
suffix:semicolon
multiline_comment|/* 02h */
DECL|member|PhysDiskNum
id|U8
id|PhysDiskNum
suffix:semicolon
multiline_comment|/* 03h */
DECL|typedef|IOC_3_PHYS_DISK
DECL|typedef|PTR_IOC_3_PHYS_DISK
)brace
id|IOC_3_PHYS_DISK
comma
id|MPI_POINTER
id|PTR_IOC_3_PHYS_DISK
comma
DECL|typedef|Ioc3PhysDisk_t
DECL|typedef|pIoc3PhysDisk_t
id|Ioc3PhysDisk_t
comma
id|MPI_POINTER
id|pIoc3PhysDisk_t
suffix:semicolon
multiline_comment|/*&n; * Host code (drivers, BIOS, utilities, etc.) should leave this define set to&n; * one and check Header.PageLength at runtime.&n; */
macro_line|#ifndef MPI_IOC_PAGE_3_PHYSDISK_MAX
DECL|macro|MPI_IOC_PAGE_3_PHYSDISK_MAX
mdefine_line|#define MPI_IOC_PAGE_3_PHYSDISK_MAX         (1)
macro_line|#endif
DECL|struct|_CONFIG_PAGE_IOC_3
r_typedef
r_struct
id|_CONFIG_PAGE_IOC_3
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|NumPhysDisks
id|U8
id|NumPhysDisks
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|Reserved1
id|U8
id|Reserved1
suffix:semicolon
multiline_comment|/* 05h */
DECL|member|Reserved2
id|U16
id|Reserved2
suffix:semicolon
multiline_comment|/* 06h */
DECL|member|PhysDisk
id|IOC_3_PHYS_DISK
id|PhysDisk
(braket
id|MPI_IOC_PAGE_3_PHYSDISK_MAX
)braket
suffix:semicolon
multiline_comment|/* 08h */
DECL|typedef|fCONFIG_PAGE_IOC_3
DECL|typedef|PTR_CONFIG_PAGE_IOC_3
)brace
id|fCONFIG_PAGE_IOC_3
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_IOC_3
comma
DECL|typedef|IOCPage3_t
DECL|typedef|pIOCPage3_t
id|IOCPage3_t
comma
id|MPI_POINTER
id|pIOCPage3_t
suffix:semicolon
DECL|macro|MPI_IOCPAGE3_PAGEVERSION
mdefine_line|#define MPI_IOCPAGE3_PAGEVERSION                        (0x00)
DECL|struct|_IOC_4_SEP
r_typedef
r_struct
id|_IOC_4_SEP
(brace
DECL|member|SEPTargetID
id|U8
id|SEPTargetID
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|SEPBus
id|U8
id|SEPBus
suffix:semicolon
multiline_comment|/* 01h */
DECL|member|Reserved
id|U16
id|Reserved
suffix:semicolon
multiline_comment|/* 02h */
DECL|typedef|IOC_4_SEP
DECL|typedef|PTR_IOC_4_SEP
)brace
id|IOC_4_SEP
comma
id|MPI_POINTER
id|PTR_IOC_4_SEP
comma
DECL|typedef|Ioc4Sep_t
DECL|typedef|pIoc4Sep_t
id|Ioc4Sep_t
comma
id|MPI_POINTER
id|pIoc4Sep_t
suffix:semicolon
multiline_comment|/*&n; * Host code (drivers, BIOS, utilities, etc.) should leave this define set to&n; * one and check Header.PageLength at runtime.&n; */
macro_line|#ifndef MPI_IOC_PAGE_4_SEP_MAX
DECL|macro|MPI_IOC_PAGE_4_SEP_MAX
mdefine_line|#define MPI_IOC_PAGE_4_SEP_MAX              (1)
macro_line|#endif
DECL|struct|_CONFIG_PAGE_IOC_4
r_typedef
r_struct
id|_CONFIG_PAGE_IOC_4
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|ActiveSEP
id|U8
id|ActiveSEP
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|MaxSEP
id|U8
id|MaxSEP
suffix:semicolon
multiline_comment|/* 05h */
DECL|member|Reserved1
id|U16
id|Reserved1
suffix:semicolon
multiline_comment|/* 06h */
DECL|member|SEP
id|IOC_4_SEP
id|SEP
(braket
id|MPI_IOC_PAGE_4_SEP_MAX
)braket
suffix:semicolon
multiline_comment|/* 08h */
DECL|typedef|fCONFIG_PAGE_IOC_4
DECL|typedef|PTR_CONFIG_PAGE_IOC_4
)brace
id|fCONFIG_PAGE_IOC_4
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_IOC_4
comma
DECL|typedef|IOCPage4_t
DECL|typedef|pIOCPage4_t
id|IOCPage4_t
comma
id|MPI_POINTER
id|pIOCPage4_t
suffix:semicolon
DECL|macro|MPI_IOCPAGE4_PAGEVERSION
mdefine_line|#define MPI_IOCPAGE4_PAGEVERSION                        (0x00)
DECL|struct|_IOC_5_HOT_SPARE
r_typedef
r_struct
id|_IOC_5_HOT_SPARE
(brace
DECL|member|PhysDiskNum
id|U8
id|PhysDiskNum
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Reserved
id|U8
id|Reserved
suffix:semicolon
multiline_comment|/* 01h */
DECL|member|HotSparePool
id|U8
id|HotSparePool
suffix:semicolon
multiline_comment|/* 02h */
DECL|member|Flags
id|U8
id|Flags
suffix:semicolon
multiline_comment|/* 03h */
DECL|typedef|IOC_5_HOT_SPARE
DECL|typedef|PTR_IOC_5_HOT_SPARE
)brace
id|IOC_5_HOT_SPARE
comma
id|MPI_POINTER
id|PTR_IOC_5_HOT_SPARE
comma
DECL|typedef|Ioc5HotSpare_t
DECL|typedef|pIoc5HotSpare_t
id|Ioc5HotSpare_t
comma
id|MPI_POINTER
id|pIoc5HotSpare_t
suffix:semicolon
multiline_comment|/* IOC Page 5 HotSpare Flags */
DECL|macro|MPI_IOC_PAGE_5_HOT_SPARE_ACTIVE
mdefine_line|#define MPI_IOC_PAGE_5_HOT_SPARE_ACTIVE                 (0x01)
multiline_comment|/*&n; * Host code (drivers, BIOS, utilities, etc.) should leave this define set to&n; * one and check Header.PageLength at runtime.&n; */
macro_line|#ifndef MPI_IOC_PAGE_5_HOT_SPARE_MAX
DECL|macro|MPI_IOC_PAGE_5_HOT_SPARE_MAX
mdefine_line|#define MPI_IOC_PAGE_5_HOT_SPARE_MAX        (1)
macro_line|#endif
DECL|struct|_CONFIG_PAGE_IOC_5
r_typedef
r_struct
id|_CONFIG_PAGE_IOC_5
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Reserved1
id|U32
id|Reserved1
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|NumHotSpares
id|U8
id|NumHotSpares
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|Reserved2
id|U8
id|Reserved2
suffix:semicolon
multiline_comment|/* 09h */
DECL|member|Reserved3
id|U16
id|Reserved3
suffix:semicolon
multiline_comment|/* 0Ah */
DECL|member|HotSpare
id|IOC_5_HOT_SPARE
id|HotSpare
(braket
id|MPI_IOC_PAGE_5_HOT_SPARE_MAX
)braket
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|typedef|fCONFIG_PAGE_IOC_5
DECL|typedef|PTR_CONFIG_PAGE_IOC_5
)brace
id|fCONFIG_PAGE_IOC_5
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_IOC_5
comma
DECL|typedef|IOCPage5_t
DECL|typedef|pIOCPage5_t
id|IOCPage5_t
comma
id|MPI_POINTER
id|pIOCPage5_t
suffix:semicolon
DECL|macro|MPI_IOCPAGE5_PAGEVERSION
mdefine_line|#define MPI_IOCPAGE5_PAGEVERSION                        (0x00)
multiline_comment|/****************************************************************************&n;*   SCSI Port Config Pages&n;****************************************************************************/
DECL|struct|_CONFIG_PAGE_SCSI_PORT_0
r_typedef
r_struct
id|_CONFIG_PAGE_SCSI_PORT_0
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Capabilities
id|U32
id|Capabilities
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|PhysicalInterface
id|U32
id|PhysicalInterface
suffix:semicolon
multiline_comment|/* 08h */
DECL|typedef|fCONFIG_PAGE_SCSI_PORT_0
DECL|typedef|PTR_CONFIG_PAGE_SCSI_PORT_0
)brace
id|fCONFIG_PAGE_SCSI_PORT_0
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_SCSI_PORT_0
comma
DECL|typedef|SCSIPortPage0_t
DECL|typedef|pSCSIPortPage0_t
id|SCSIPortPage0_t
comma
id|MPI_POINTER
id|pSCSIPortPage0_t
suffix:semicolon
DECL|macro|MPI_SCSIPORTPAGE0_PAGEVERSION
mdefine_line|#define MPI_SCSIPORTPAGE0_PAGEVERSION                   (0x01)
DECL|macro|MPI_SCSIPORTPAGE0_CAP_IU
mdefine_line|#define MPI_SCSIPORTPAGE0_CAP_IU                        (0x00000001)
DECL|macro|MPI_SCSIPORTPAGE0_CAP_DT
mdefine_line|#define MPI_SCSIPORTPAGE0_CAP_DT                        (0x00000002)
DECL|macro|MPI_SCSIPORTPAGE0_CAP_QAS
mdefine_line|#define MPI_SCSIPORTPAGE0_CAP_QAS                       (0x00000004)
DECL|macro|MPI_SCSIPORTPAGE0_CAP_MIN_SYNC_PERIOD_MASK
mdefine_line|#define MPI_SCSIPORTPAGE0_CAP_MIN_SYNC_PERIOD_MASK      (0x0000FF00)
DECL|macro|MPI_SCSIPORTPAGE0_CAP_MAX_SYNC_OFFSET_MASK
mdefine_line|#define MPI_SCSIPORTPAGE0_CAP_MAX_SYNC_OFFSET_MASK      (0x00FF0000)
DECL|macro|MPI_SCSIPORTPAGE0_CAP_WIDE
mdefine_line|#define MPI_SCSIPORTPAGE0_CAP_WIDE                      (0x20000000)
DECL|macro|MPI_SCSIPORTPAGE0_CAP_AIP
mdefine_line|#define MPI_SCSIPORTPAGE0_CAP_AIP                       (0x80000000)
DECL|macro|MPI_SCSIPORTPAGE0_PHY_SIGNAL_TYPE_MASK
mdefine_line|#define MPI_SCSIPORTPAGE0_PHY_SIGNAL_TYPE_MASK          (0x00000003)
DECL|macro|MPI_SCSIPORTPAGE0_PHY_SIGNAL_HVD
mdefine_line|#define MPI_SCSIPORTPAGE0_PHY_SIGNAL_HVD                (0x01)
DECL|macro|MPI_SCSIPORTPAGE0_PHY_SIGNAL_SE
mdefine_line|#define MPI_SCSIPORTPAGE0_PHY_SIGNAL_SE                 (0x02)
DECL|macro|MPI_SCSIPORTPAGE0_PHY_SIGNAL_LVD
mdefine_line|#define MPI_SCSIPORTPAGE0_PHY_SIGNAL_LVD                (0x03)
DECL|struct|_CONFIG_PAGE_SCSI_PORT_1
r_typedef
r_struct
id|_CONFIG_PAGE_SCSI_PORT_1
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Configuration
id|U32
id|Configuration
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|OnBusTimerValue
id|U32
id|OnBusTimerValue
suffix:semicolon
multiline_comment|/* 08h */
DECL|typedef|fCONFIG_PAGE_SCSI_PORT_1
DECL|typedef|PTR_CONFIG_PAGE_SCSI_PORT_1
)brace
id|fCONFIG_PAGE_SCSI_PORT_1
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_SCSI_PORT_1
comma
DECL|typedef|SCSIPortPage1_t
DECL|typedef|pSCSIPortPage1_t
id|SCSIPortPage1_t
comma
id|MPI_POINTER
id|pSCSIPortPage1_t
suffix:semicolon
DECL|macro|MPI_SCSIPORTPAGE1_PAGEVERSION
mdefine_line|#define MPI_SCSIPORTPAGE1_PAGEVERSION                   (0x02)
DECL|macro|MPI_SCSIPORTPAGE1_CFG_PORT_SCSI_ID_MASK
mdefine_line|#define MPI_SCSIPORTPAGE1_CFG_PORT_SCSI_ID_MASK         (0x000000FF)
DECL|macro|MPI_SCSIPORTPAGE1_CFG_PORT_RESPONSE_ID_MASK
mdefine_line|#define MPI_SCSIPORTPAGE1_CFG_PORT_RESPONSE_ID_MASK     (0xFFFF0000)
DECL|struct|_MPI_DEVICE_INFO
r_typedef
r_struct
id|_MPI_DEVICE_INFO
(brace
DECL|member|Timeout
id|U8
id|Timeout
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|SyncFactor
id|U8
id|SyncFactor
suffix:semicolon
multiline_comment|/* 01h */
DECL|member|DeviceFlags
id|U16
id|DeviceFlags
suffix:semicolon
multiline_comment|/* 02h */
DECL|typedef|MPI_DEVICE_INFO
DECL|typedef|PTR_MPI_DEVICE_INFO
)brace
id|MPI_DEVICE_INFO
comma
id|MPI_POINTER
id|PTR_MPI_DEVICE_INFO
comma
DECL|typedef|MpiDeviceInfo_t
DECL|typedef|pMpiDeviceInfo_t
id|MpiDeviceInfo_t
comma
id|MPI_POINTER
id|pMpiDeviceInfo_t
suffix:semicolon
DECL|struct|_CONFIG_PAGE_SCSI_PORT_2
r_typedef
r_struct
id|_CONFIG_PAGE_SCSI_PORT_2
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|PortFlags
id|U32
id|PortFlags
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|PortSettings
id|U32
id|PortSettings
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|DeviceSettings
id|MPI_DEVICE_INFO
id|DeviceSettings
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|typedef|fCONFIG_PAGE_SCSI_PORT_2
DECL|typedef|PTR_CONFIG_PAGE_SCSI_PORT_2
)brace
id|fCONFIG_PAGE_SCSI_PORT_2
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_SCSI_PORT_2
comma
DECL|typedef|SCSIPortPage2_t
DECL|typedef|pSCSIPortPage2_t
id|SCSIPortPage2_t
comma
id|MPI_POINTER
id|pSCSIPortPage2_t
suffix:semicolon
DECL|macro|MPI_SCSIPORTPAGE2_PAGEVERSION
mdefine_line|#define MPI_SCSIPORTPAGE2_PAGEVERSION                       (0x01)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_FLAGS_SCAN_HIGH_TO_LOW
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_FLAGS_SCAN_HIGH_TO_LOW       (0x00000001)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_FLAGS_AVOID_SCSI_RESET
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_FLAGS_AVOID_SCSI_RESET       (0x00000004)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_FLAGS_ALTERNATE_CHS
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_FLAGS_ALTERNATE_CHS          (0x00000008)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_FLAGS_TERMINATION_DISABLE
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_FLAGS_TERMINATION_DISABLE    (0x00000010)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_HOST_ID_MASK
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_HOST_ID_MASK                 (0x0000000F)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_MASK_INIT_HBA
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_MASK_INIT_HBA                (0x00000030)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_DISABLE_INIT_HBA
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_DISABLE_INIT_HBA             (0x00000000)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_BIOS_INIT_HBA
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_BIOS_INIT_HBA                (0x00000010)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_OS_INIT_HBA
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_OS_INIT_HBA                  (0x00000020)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_BIOS_OS_INIT_HBA
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_BIOS_OS_INIT_HBA             (0x00000030)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_REMOVABLE_MEDIA
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_REMOVABLE_MEDIA              (0x000000C0)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_SPINUP_DELAY_MASK
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_SPINUP_DELAY_MASK            (0x00000F00)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_MASK_NEGO_MASTER_SETTINGS
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_MASK_NEGO_MASTER_SETTINGS    (0x00003000)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_NEGO_MASTER_SETTINGS
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_NEGO_MASTER_SETTINGS         (0x00000000)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_NONE_MASTER_SETTINGS
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_NONE_MASTER_SETTINGS         (0x00001000)
DECL|macro|MPI_SCSIPORTPAGE2_PORT_ALL_MASTER_SETTINGS
mdefine_line|#define MPI_SCSIPORTPAGE2_PORT_ALL_MASTER_SETTINGS          (0x00003000)
DECL|macro|MPI_SCSIPORTPAGE2_DEVICE_DISCONNECT_ENABLE
mdefine_line|#define MPI_SCSIPORTPAGE2_DEVICE_DISCONNECT_ENABLE          (0x0001)
DECL|macro|MPI_SCSIPORTPAGE2_DEVICE_ID_SCAN_ENABLE
mdefine_line|#define MPI_SCSIPORTPAGE2_DEVICE_ID_SCAN_ENABLE             (0x0002)
DECL|macro|MPI_SCSIPORTPAGE2_DEVICE_LUN_SCAN_ENABLE
mdefine_line|#define MPI_SCSIPORTPAGE2_DEVICE_LUN_SCAN_ENABLE            (0x0004)
DECL|macro|MPI_SCSIPORTPAGE2_DEVICE_TAG_QUEUE_ENABLE
mdefine_line|#define MPI_SCSIPORTPAGE2_DEVICE_TAG_QUEUE_ENABLE           (0x0008)
DECL|macro|MPI_SCSIPORTPAGE2_DEVICE_WIDE_DISABLE
mdefine_line|#define MPI_SCSIPORTPAGE2_DEVICE_WIDE_DISABLE               (0x0010)
DECL|macro|MPI_SCSIPORTPAGE2_DEVICE_BOOT_CHOICE
mdefine_line|#define MPI_SCSIPORTPAGE2_DEVICE_BOOT_CHOICE                (0x0020)
multiline_comment|/****************************************************************************&n;*   SCSI Target Device Config Pages&n;****************************************************************************/
DECL|struct|_CONFIG_PAGE_SCSI_DEVICE_0
r_typedef
r_struct
id|_CONFIG_PAGE_SCSI_DEVICE_0
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|NegotiatedParameters
id|U32
id|NegotiatedParameters
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|Information
id|U32
id|Information
suffix:semicolon
multiline_comment|/* 08h */
DECL|typedef|fCONFIG_PAGE_SCSI_DEVICE_0
DECL|typedef|PTR_CONFIG_PAGE_SCSI_DEVICE_0
)brace
id|fCONFIG_PAGE_SCSI_DEVICE_0
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_SCSI_DEVICE_0
comma
DECL|typedef|SCSIDevicePage0_t
DECL|typedef|pSCSIDevicePage0_t
id|SCSIDevicePage0_t
comma
id|MPI_POINTER
id|pSCSIDevicePage0_t
suffix:semicolon
DECL|macro|MPI_SCSIDEVPAGE0_PAGEVERSION
mdefine_line|#define MPI_SCSIDEVPAGE0_PAGEVERSION                    (0x03)
DECL|macro|MPI_SCSIDEVPAGE0_NP_IU
mdefine_line|#define MPI_SCSIDEVPAGE0_NP_IU                          (0x00000001)
DECL|macro|MPI_SCSIDEVPAGE0_NP_DT
mdefine_line|#define MPI_SCSIDEVPAGE0_NP_DT                          (0x00000002)
DECL|macro|MPI_SCSIDEVPAGE0_NP_QAS
mdefine_line|#define MPI_SCSIDEVPAGE0_NP_QAS                         (0x00000004)
DECL|macro|MPI_SCSIDEVPAGE0_NP_HOLD_MCS
mdefine_line|#define MPI_SCSIDEVPAGE0_NP_HOLD_MCS                    (0x00000008)
DECL|macro|MPI_SCSIDEVPAGE0_NP_WR_FLOW
mdefine_line|#define MPI_SCSIDEVPAGE0_NP_WR_FLOW                     (0x00000010)
DECL|macro|MPI_SCSIDEVPAGE0_NP_RD_STRM
mdefine_line|#define MPI_SCSIDEVPAGE0_NP_RD_STRM                     (0x00000020)
DECL|macro|MPI_SCSIDEVPAGE0_NP_RTI
mdefine_line|#define MPI_SCSIDEVPAGE0_NP_RTI                         (0x00000040)
DECL|macro|MPI_SCSIDEVPAGE0_NP_PCOMP_EN
mdefine_line|#define MPI_SCSIDEVPAGE0_NP_PCOMP_EN                    (0x00000080)
DECL|macro|MPI_SCSIDEVPAGE0_NP_NEG_SYNC_PERIOD_MASK
mdefine_line|#define MPI_SCSIDEVPAGE0_NP_NEG_SYNC_PERIOD_MASK        (0x0000FF00)
DECL|macro|MPI_SCSIDEVPAGE0_NP_NEG_SYNC_OFFSET_MASK
mdefine_line|#define MPI_SCSIDEVPAGE0_NP_NEG_SYNC_OFFSET_MASK        (0x00FF0000)
DECL|macro|MPI_SCSIDEVPAGE0_NP_WIDE
mdefine_line|#define MPI_SCSIDEVPAGE0_NP_WIDE                        (0x20000000)
DECL|macro|MPI_SCSIDEVPAGE0_NP_AIP
mdefine_line|#define MPI_SCSIDEVPAGE0_NP_AIP                         (0x80000000)
DECL|macro|MPI_SCSIDEVPAGE0_INFO_PARAMS_NEGOTIATED
mdefine_line|#define MPI_SCSIDEVPAGE0_INFO_PARAMS_NEGOTIATED         (0x00000001)
DECL|macro|MPI_SCSIDEVPAGE0_INFO_SDTR_REJECTED
mdefine_line|#define MPI_SCSIDEVPAGE0_INFO_SDTR_REJECTED             (0x00000002)
DECL|macro|MPI_SCSIDEVPAGE0_INFO_WDTR_REJECTED
mdefine_line|#define MPI_SCSIDEVPAGE0_INFO_WDTR_REJECTED             (0x00000004)
DECL|macro|MPI_SCSIDEVPAGE0_INFO_PPR_REJECTED
mdefine_line|#define MPI_SCSIDEVPAGE0_INFO_PPR_REJECTED              (0x00000008)
DECL|struct|_CONFIG_PAGE_SCSI_DEVICE_1
r_typedef
r_struct
id|_CONFIG_PAGE_SCSI_DEVICE_1
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|RequestedParameters
id|U32
id|RequestedParameters
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|Reserved
id|U32
id|Reserved
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|Configuration
id|U32
id|Configuration
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|typedef|fCONFIG_PAGE_SCSI_DEVICE_1
DECL|typedef|PTR_CONFIG_PAGE_SCSI_DEVICE_1
)brace
id|fCONFIG_PAGE_SCSI_DEVICE_1
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_SCSI_DEVICE_1
comma
DECL|typedef|SCSIDevicePage1_t
DECL|typedef|pSCSIDevicePage1_t
id|SCSIDevicePage1_t
comma
id|MPI_POINTER
id|pSCSIDevicePage1_t
suffix:semicolon
DECL|macro|MPI_SCSIDEVPAGE1_PAGEVERSION
mdefine_line|#define MPI_SCSIDEVPAGE1_PAGEVERSION                    (0x04)
DECL|macro|MPI_SCSIDEVPAGE1_RP_IU
mdefine_line|#define MPI_SCSIDEVPAGE1_RP_IU                          (0x00000001)
DECL|macro|MPI_SCSIDEVPAGE1_RP_DT
mdefine_line|#define MPI_SCSIDEVPAGE1_RP_DT                          (0x00000002)
DECL|macro|MPI_SCSIDEVPAGE1_RP_QAS
mdefine_line|#define MPI_SCSIDEVPAGE1_RP_QAS                         (0x00000004)
DECL|macro|MPI_SCSIDEVPAGE1_RP_HOLD_MCS
mdefine_line|#define MPI_SCSIDEVPAGE1_RP_HOLD_MCS                    (0x00000008)
DECL|macro|MPI_SCSIDEVPAGE1_RP_WR_FLOW
mdefine_line|#define MPI_SCSIDEVPAGE1_RP_WR_FLOW                     (0x00000010)
DECL|macro|MPI_SCSIDEVPAGE1_RP_RD_STRM
mdefine_line|#define MPI_SCSIDEVPAGE1_RP_RD_STRM                     (0x00000020)
DECL|macro|MPI_SCSIDEVPAGE1_RP_RTI
mdefine_line|#define MPI_SCSIDEVPAGE1_RP_RTI                         (0x00000040)
DECL|macro|MPI_SCSIDEVPAGE1_RP_PCOMP_EN
mdefine_line|#define MPI_SCSIDEVPAGE1_RP_PCOMP_EN                    (0x00000080)
DECL|macro|MPI_SCSIDEVPAGE1_RP_MIN_SYNC_PERIOD_MASK
mdefine_line|#define MPI_SCSIDEVPAGE1_RP_MIN_SYNC_PERIOD_MASK        (0x0000FF00)
DECL|macro|MPI_SCSIDEVPAGE1_RP_MAX_SYNC_OFFSET_MASK
mdefine_line|#define MPI_SCSIDEVPAGE1_RP_MAX_SYNC_OFFSET_MASK        (0x00FF0000)
DECL|macro|MPI_SCSIDEVPAGE1_RP_WIDE
mdefine_line|#define MPI_SCSIDEVPAGE1_RP_WIDE                        (0x20000000)
DECL|macro|MPI_SCSIDEVPAGE1_RP_AIP
mdefine_line|#define MPI_SCSIDEVPAGE1_RP_AIP                         (0x80000000)
DECL|macro|MPI_SCSIDEVPAGE1_CONF_WDTR_DISALLOWED
mdefine_line|#define MPI_SCSIDEVPAGE1_CONF_WDTR_DISALLOWED           (0x00000002)
DECL|macro|MPI_SCSIDEVPAGE1_CONF_SDTR_DISALLOWED
mdefine_line|#define MPI_SCSIDEVPAGE1_CONF_SDTR_DISALLOWED           (0x00000004)
DECL|macro|MPI_SCSIDEVPAGE1_CONF_EXTENDED_PARAMS_ENABLE
mdefine_line|#define MPI_SCSIDEVPAGE1_CONF_EXTENDED_PARAMS_ENABLE    (0x00000008)
DECL|struct|_CONFIG_PAGE_SCSI_DEVICE_2
r_typedef
r_struct
id|_CONFIG_PAGE_SCSI_DEVICE_2
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|DomainValidation
id|U32
id|DomainValidation
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|ParityPipeSelect
id|U32
id|ParityPipeSelect
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|DataPipeSelect
id|U32
id|DataPipeSelect
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|typedef|fCONFIG_PAGE_SCSI_DEVICE_2
DECL|typedef|PTR_CONFIG_PAGE_SCSI_DEVICE_2
)brace
id|fCONFIG_PAGE_SCSI_DEVICE_2
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_SCSI_DEVICE_2
comma
DECL|typedef|SCSIDevicePage2_t
DECL|typedef|pSCSIDevicePage2_t
id|SCSIDevicePage2_t
comma
id|MPI_POINTER
id|pSCSIDevicePage2_t
suffix:semicolon
DECL|macro|MPI_SCSIDEVPAGE2_PAGEVERSION
mdefine_line|#define MPI_SCSIDEVPAGE2_PAGEVERSION                    (0x01)
DECL|macro|MPI_SCSIDEVPAGE2_DV_ISI_ENABLE
mdefine_line|#define MPI_SCSIDEVPAGE2_DV_ISI_ENABLE                  (0x00000010)
DECL|macro|MPI_SCSIDEVPAGE2_DV_SECONDARY_DRIVER_ENABLE
mdefine_line|#define MPI_SCSIDEVPAGE2_DV_SECONDARY_DRIVER_ENABLE     (0x00000020)
DECL|macro|MPI_SCSIDEVPAGE2_DV_SLEW_RATE_CTRL
mdefine_line|#define MPI_SCSIDEVPAGE2_DV_SLEW_RATE_CTRL              (0x00000380)
DECL|macro|MPI_SCSIDEVPAGE2_DV_PRIM_DRIVE_STR_CTRL
mdefine_line|#define MPI_SCSIDEVPAGE2_DV_PRIM_DRIVE_STR_CTRL         (0x00001C00)
DECL|macro|MPI_SCSIDEVPAGE2_DV_SECOND_DRIVE_STR_CTRL
mdefine_line|#define MPI_SCSIDEVPAGE2_DV_SECOND_DRIVE_STR_CTRL       (0x0000E000)
DECL|macro|MPI_SCSIDEVPAGE2_DV_XCLKH_ST
mdefine_line|#define MPI_SCSIDEVPAGE2_DV_XCLKH_ST                    (0x10000000)
DECL|macro|MPI_SCSIDEVPAGE2_DV_XCLKS_ST
mdefine_line|#define MPI_SCSIDEVPAGE2_DV_XCLKS_ST                    (0x20000000)
DECL|macro|MPI_SCSIDEVPAGE2_DV_XCLKH_DT
mdefine_line|#define MPI_SCSIDEVPAGE2_DV_XCLKH_DT                    (0x40000000)
DECL|macro|MPI_SCSIDEVPAGE2_DV_XCLKS_DT
mdefine_line|#define MPI_SCSIDEVPAGE2_DV_XCLKS_DT                    (0x80000000)
DECL|macro|MPI_SCSIDEVPAGE2_PPS_PPS_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_PPS_PPS_MASK                   (0x00000003)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_0_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_0_PL_SELECT_MASK       (0x00000003)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_1_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_1_PL_SELECT_MASK       (0x0000000C)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_2_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_2_PL_SELECT_MASK       (0x00000030)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_3_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_3_PL_SELECT_MASK       (0x000000C0)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_4_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_4_PL_SELECT_MASK       (0x00000300)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_5_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_5_PL_SELECT_MASK       (0x00000C00)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_6_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_6_PL_SELECT_MASK       (0x00003000)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_7_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_7_PL_SELECT_MASK       (0x0000C000)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_8_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_8_PL_SELECT_MASK       (0x00030000)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_9_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_9_PL_SELECT_MASK       (0x000C0000)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_10_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_10_PL_SELECT_MASK      (0x00300000)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_11_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_11_PL_SELECT_MASK      (0x00C00000)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_12_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_12_PL_SELECT_MASK      (0x03000000)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_13_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_13_PL_SELECT_MASK      (0x0C000000)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_14_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_14_PL_SELECT_MASK      (0x30000000)
DECL|macro|MPI_SCSIDEVPAGE2_DPS_BIT_15_PL_SELECT_MASK
mdefine_line|#define MPI_SCSIDEVPAGE2_DPS_BIT_15_PL_SELECT_MASK      (0xC0000000)
DECL|struct|_CONFIG_PAGE_SCSI_DEVICE_3
r_typedef
r_struct
id|_CONFIG_PAGE_SCSI_DEVICE_3
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|MsgRejectCount
id|U16
id|MsgRejectCount
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|PhaseErrorCount
id|U16
id|PhaseErrorCount
suffix:semicolon
multiline_comment|/* 06h */
DECL|member|ParityErrorCount
id|U16
id|ParityErrorCount
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|Reserved
id|U16
id|Reserved
suffix:semicolon
multiline_comment|/* 0Ah */
DECL|typedef|fCONFIG_PAGE_SCSI_DEVICE_3
DECL|typedef|PTR_CONFIG_PAGE_SCSI_DEVICE_3
)brace
id|fCONFIG_PAGE_SCSI_DEVICE_3
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_SCSI_DEVICE_3
comma
DECL|typedef|SCSIDevicePage3_t
DECL|typedef|pSCSIDevicePage3_t
id|SCSIDevicePage3_t
comma
id|MPI_POINTER
id|pSCSIDevicePage3_t
suffix:semicolon
DECL|macro|MPI_SCSIDEVPAGE3_PAGEVERSION
mdefine_line|#define MPI_SCSIDEVPAGE3_PAGEVERSION                    (0x00)
DECL|macro|MPI_SCSIDEVPAGE3_MAX_COUNTER
mdefine_line|#define MPI_SCSIDEVPAGE3_MAX_COUNTER                    (0xFFFE)
DECL|macro|MPI_SCSIDEVPAGE3_UNSUPPORTED_COUNTER
mdefine_line|#define MPI_SCSIDEVPAGE3_UNSUPPORTED_COUNTER            (0xFFFF)
multiline_comment|/****************************************************************************&n;*   FC Port Config Pages&n;****************************************************************************/
DECL|struct|_CONFIG_PAGE_FC_PORT_0
r_typedef
r_struct
id|_CONFIG_PAGE_FC_PORT_0
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Flags
id|U32
id|Flags
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|MPIPortNumber
id|U8
id|MPIPortNumber
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|LinkType
id|U8
id|LinkType
suffix:semicolon
multiline_comment|/* 09h */
DECL|member|PortState
id|U8
id|PortState
suffix:semicolon
multiline_comment|/* 0Ah */
DECL|member|Reserved
id|U8
id|Reserved
suffix:semicolon
multiline_comment|/* 0Bh */
DECL|member|PortIdentifier
id|U32
id|PortIdentifier
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|member|WWNN
id|U64
id|WWNN
suffix:semicolon
multiline_comment|/* 10h */
DECL|member|WWPN
id|U64
id|WWPN
suffix:semicolon
multiline_comment|/* 18h */
DECL|member|SupportedServiceClass
id|U32
id|SupportedServiceClass
suffix:semicolon
multiline_comment|/* 20h */
DECL|member|SupportedSpeeds
id|U32
id|SupportedSpeeds
suffix:semicolon
multiline_comment|/* 24h */
DECL|member|CurrentSpeed
id|U32
id|CurrentSpeed
suffix:semicolon
multiline_comment|/* 28h */
DECL|member|MaxFrameSize
id|U32
id|MaxFrameSize
suffix:semicolon
multiline_comment|/* 2Ch */
DECL|member|FabricWWNN
id|U64
id|FabricWWNN
suffix:semicolon
multiline_comment|/* 30h */
DECL|member|FabricWWPN
id|U64
id|FabricWWPN
suffix:semicolon
multiline_comment|/* 38h */
DECL|member|DiscoveredPortsCount
id|U32
id|DiscoveredPortsCount
suffix:semicolon
multiline_comment|/* 40h */
DECL|member|MaxInitiators
id|U32
id|MaxInitiators
suffix:semicolon
multiline_comment|/* 44h */
DECL|member|MaxAliasesSupported
id|U8
id|MaxAliasesSupported
suffix:semicolon
multiline_comment|/* 48h */
DECL|member|MaxHardAliasesSupported
id|U8
id|MaxHardAliasesSupported
suffix:semicolon
multiline_comment|/* 49h */
DECL|member|NumCurrentAliases
id|U8
id|NumCurrentAliases
suffix:semicolon
multiline_comment|/* 4Ah */
DECL|member|Reserved1
id|U8
id|Reserved1
suffix:semicolon
multiline_comment|/* 4Bh */
DECL|typedef|fCONFIG_PAGE_FC_PORT_0
DECL|typedef|PTR_CONFIG_PAGE_FC_PORT_0
)brace
id|fCONFIG_PAGE_FC_PORT_0
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_PORT_0
comma
DECL|typedef|FCPortPage0_t
DECL|typedef|pFCPortPage0_t
id|FCPortPage0_t
comma
id|MPI_POINTER
id|pFCPortPage0_t
suffix:semicolon
DECL|macro|MPI_FCPORTPAGE0_PAGEVERSION
mdefine_line|#define MPI_FCPORTPAGE0_PAGEVERSION                     (0x02)
DECL|macro|MPI_FCPORTPAGE0_FLAGS_PROT_MASK
mdefine_line|#define MPI_FCPORTPAGE0_FLAGS_PROT_MASK                 (0x0000000F)
DECL|macro|MPI_FCPORTPAGE0_FLAGS_PROT_FCP_INIT
mdefine_line|#define MPI_FCPORTPAGE0_FLAGS_PROT_FCP_INIT             (MPI_PORTFACTS_PROTOCOL_INITIATOR)
DECL|macro|MPI_FCPORTPAGE0_FLAGS_PROT_FCP_TARG
mdefine_line|#define MPI_FCPORTPAGE0_FLAGS_PROT_FCP_TARG             (MPI_PORTFACTS_PROTOCOL_TARGET)
DECL|macro|MPI_FCPORTPAGE0_FLAGS_PROT_LAN
mdefine_line|#define MPI_FCPORTPAGE0_FLAGS_PROT_LAN                  (MPI_PORTFACTS_PROTOCOL_LAN)
DECL|macro|MPI_FCPORTPAGE0_FLAGS_PROT_LOGBUSADDR
mdefine_line|#define MPI_FCPORTPAGE0_FLAGS_PROT_LOGBUSADDR           (MPI_PORTFACTS_PROTOCOL_LOGBUSADDR)
DECL|macro|MPI_FCPORTPAGE0_FLAGS_ALIAS_ALPA_SUPPORTED
mdefine_line|#define MPI_FCPORTPAGE0_FLAGS_ALIAS_ALPA_SUPPORTED      (0x00000010)
DECL|macro|MPI_FCPORTPAGE0_FLAGS_ALIAS_WWN_SUPPORTED
mdefine_line|#define MPI_FCPORTPAGE0_FLAGS_ALIAS_WWN_SUPPORTED       (0x00000020)
DECL|macro|MPI_FCPORTPAGE0_FLAGS_FABRIC_WWN_VALID
mdefine_line|#define MPI_FCPORTPAGE0_FLAGS_FABRIC_WWN_VALID          (0x00000030)
DECL|macro|MPI_FCPORTPAGE0_FLAGS_ATTACH_TYPE_MASK
mdefine_line|#define MPI_FCPORTPAGE0_FLAGS_ATTACH_TYPE_MASK          (0x00000F00)
DECL|macro|MPI_FCPORTPAGE0_FLAGS_ATTACH_NO_INIT
mdefine_line|#define MPI_FCPORTPAGE0_FLAGS_ATTACH_NO_INIT            (0x00000000)
DECL|macro|MPI_FCPORTPAGE0_FLAGS_ATTACH_POINT_TO_POINT
mdefine_line|#define MPI_FCPORTPAGE0_FLAGS_ATTACH_POINT_TO_POINT     (0x00000100)
DECL|macro|MPI_FCPORTPAGE0_FLAGS_ATTACH_PRIVATE_LOOP
mdefine_line|#define MPI_FCPORTPAGE0_FLAGS_ATTACH_PRIVATE_LOOP       (0x00000200)
DECL|macro|MPI_FCPORTPAGE0_FLAGS_ATTACH_FABRIC_DIRECT
mdefine_line|#define MPI_FCPORTPAGE0_FLAGS_ATTACH_FABRIC_DIRECT      (0x00000400)
DECL|macro|MPI_FCPORTPAGE0_FLAGS_ATTACH_PUBLIC_LOOP
mdefine_line|#define MPI_FCPORTPAGE0_FLAGS_ATTACH_PUBLIC_LOOP        (0x00000800)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_RESERVED
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_RESERVED                  (0x00)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_OTHER
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_OTHER                     (0x01)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_UNKNOWN
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_UNKNOWN                   (0x02)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_COPPER
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_COPPER                    (0x03)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_SINGLE_1300
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_SINGLE_1300               (0x04)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_SINGLE_1500
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_SINGLE_1500               (0x05)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_50_LASER_MULTI
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_50_LASER_MULTI            (0x06)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_50_LED_MULTI
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_50_LED_MULTI              (0x07)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_62_LASER_MULTI
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_62_LASER_MULTI            (0x08)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_62_LED_MULTI
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_62_LED_MULTI              (0x09)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_MULTI_LONG_WAVE
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_MULTI_LONG_WAVE           (0x0A)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_MULTI_SHORT_WAVE
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_MULTI_SHORT_WAVE          (0x0B)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_LASER_SHORT_WAVE
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_LASER_SHORT_WAVE          (0x0C)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_LED_SHORT_WAVE
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_LED_SHORT_WAVE            (0x0D)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_1300_LONG_WAVE
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_1300_LONG_WAVE            (0x0E)
DECL|macro|MPI_FCPORTPAGE0_LTYPE_1500_LONG_WAVE
mdefine_line|#define MPI_FCPORTPAGE0_LTYPE_1500_LONG_WAVE            (0x0F)
DECL|macro|MPI_FCPORTPAGE0_PORTSTATE_UNKNOWN
mdefine_line|#define MPI_FCPORTPAGE0_PORTSTATE_UNKNOWN               (0x01)      /*(SNIA)HBA_PORTSTATE_UNKNOWN       1 Unknown */
DECL|macro|MPI_FCPORTPAGE0_PORTSTATE_ONLINE
mdefine_line|#define MPI_FCPORTPAGE0_PORTSTATE_ONLINE                (0x02)      /*(SNIA)HBA_PORTSTATE_ONLINE        2 Operational */
DECL|macro|MPI_FCPORTPAGE0_PORTSTATE_OFFLINE
mdefine_line|#define MPI_FCPORTPAGE0_PORTSTATE_OFFLINE               (0x03)      /*(SNIA)HBA_PORTSTATE_OFFLINE       3 User Offline */
DECL|macro|MPI_FCPORTPAGE0_PORTSTATE_BYPASSED
mdefine_line|#define MPI_FCPORTPAGE0_PORTSTATE_BYPASSED              (0x04)      /*(SNIA)HBA_PORTSTATE_BYPASSED      4 Bypassed */
DECL|macro|MPI_FCPORTPAGE0_PORTSTATE_DIAGNOST
mdefine_line|#define MPI_FCPORTPAGE0_PORTSTATE_DIAGNOST              (0x05)      /*(SNIA)HBA_PORTSTATE_DIAGNOSTICS   5 In diagnostics mode */
DECL|macro|MPI_FCPORTPAGE0_PORTSTATE_LINKDOWN
mdefine_line|#define MPI_FCPORTPAGE0_PORTSTATE_LINKDOWN              (0x06)      /*(SNIA)HBA_PORTSTATE_LINKDOWN      6 Link Down */
DECL|macro|MPI_FCPORTPAGE0_PORTSTATE_ERROR
mdefine_line|#define MPI_FCPORTPAGE0_PORTSTATE_ERROR                 (0x07)      /*(SNIA)HBA_PORTSTATE_ERROR         7 Port Error */
DECL|macro|MPI_FCPORTPAGE0_PORTSTATE_LOOPBACK
mdefine_line|#define MPI_FCPORTPAGE0_PORTSTATE_LOOPBACK              (0x08)      /*(SNIA)HBA_PORTSTATE_LOOPBACK      8 Loopback */
DECL|macro|MPI_FCPORTPAGE0_SUPPORT_CLASS_1
mdefine_line|#define MPI_FCPORTPAGE0_SUPPORT_CLASS_1                 (0x00000001)
DECL|macro|MPI_FCPORTPAGE0_SUPPORT_CLASS_2
mdefine_line|#define MPI_FCPORTPAGE0_SUPPORT_CLASS_2                 (0x00000002)
DECL|macro|MPI_FCPORTPAGE0_SUPPORT_CLASS_3
mdefine_line|#define MPI_FCPORTPAGE0_SUPPORT_CLASS_3                 (0x00000004)
DECL|macro|MPI_FCPORTPAGE0_SUPPORT_1GBIT_SPEED
mdefine_line|#define MPI_FCPORTPAGE0_SUPPORT_1GBIT_SPEED             (0x00000001) /* (SNIA)HBA_PORTSPEED_1GBIT 1  1 GBit/sec  */
DECL|macro|MPI_FCPORTPAGE0_SUPPORT_2GBIT_SPEED
mdefine_line|#define MPI_FCPORTPAGE0_SUPPORT_2GBIT_SPEED             (0x00000002) /* (SNIA)HBA_PORTSPEED_2GBIT 2  2 GBit/sec  */
DECL|macro|MPI_FCPORTPAGE0_SUPPORT_10GBIT_SPEED
mdefine_line|#define MPI_FCPORTPAGE0_SUPPORT_10GBIT_SPEED            (0x00000004) /* (SNIA)HBA_PORTSPEED_10GBIT 4 10 GBit/sec */
DECL|macro|MPI_FCPORTPAGE0_CURRENT_SPEED_1GBIT
mdefine_line|#define MPI_FCPORTPAGE0_CURRENT_SPEED_1GBIT             MPI_FCPORTPAGE0_SUPPORT_1GBIT_SPEED
DECL|macro|MPI_FCPORTPAGE0_CURRENT_SPEED_2GBIT
mdefine_line|#define MPI_FCPORTPAGE0_CURRENT_SPEED_2GBIT             MPI_FCPORTPAGE0_SUPPORT_2GBIT_SPEED
DECL|macro|MPI_FCPORTPAGE0_CURRENT_SPEED_10GBIT
mdefine_line|#define MPI_FCPORTPAGE0_CURRENT_SPEED_10GBIT            MPI_FCPORTPAGE0_SUPPORT_10GBIT_SPEED
DECL|struct|_CONFIG_PAGE_FC_PORT_1
r_typedef
r_struct
id|_CONFIG_PAGE_FC_PORT_1
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Flags
id|U32
id|Flags
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|NoSEEPROMWWNN
id|U64
id|NoSEEPROMWWNN
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|NoSEEPROMWWPN
id|U64
id|NoSEEPROMWWPN
suffix:semicolon
multiline_comment|/* 10h */
DECL|member|HardALPA
id|U8
id|HardALPA
suffix:semicolon
multiline_comment|/* 18h */
DECL|member|LinkConfig
id|U8
id|LinkConfig
suffix:semicolon
multiline_comment|/* 19h */
DECL|member|TopologyConfig
id|U8
id|TopologyConfig
suffix:semicolon
multiline_comment|/* 1Ah */
DECL|member|AltConnector
id|U8
id|AltConnector
suffix:semicolon
multiline_comment|/* 1Bh */
DECL|member|NumRequestedAliases
id|U8
id|NumRequestedAliases
suffix:semicolon
multiline_comment|/* 1Ch */
DECL|member|Reserved1
id|U8
id|Reserved1
suffix:semicolon
multiline_comment|/* 1Dh */
DECL|member|Reserved2
id|U16
id|Reserved2
suffix:semicolon
multiline_comment|/* 1Eh */
DECL|typedef|fCONFIG_PAGE_FC_PORT_1
DECL|typedef|PTR_CONFIG_PAGE_FC_PORT_1
)brace
id|fCONFIG_PAGE_FC_PORT_1
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_PORT_1
comma
DECL|typedef|FCPortPage1_t
DECL|typedef|pFCPortPage1_t
id|FCPortPage1_t
comma
id|MPI_POINTER
id|pFCPortPage1_t
suffix:semicolon
DECL|macro|MPI_FCPORTPAGE1_PAGEVERSION
mdefine_line|#define MPI_FCPORTPAGE1_PAGEVERSION                     (0x04)
DECL|macro|MPI_FCPORTPAGE1_FLAGS_EXT_FCP_STATUS_EN
mdefine_line|#define MPI_FCPORTPAGE1_FLAGS_EXT_FCP_STATUS_EN         (0x08000000)
DECL|macro|MPI_FCPORTPAGE1_FLAGS_IMMEDIATE_ERROR_REPLY
mdefine_line|#define MPI_FCPORTPAGE1_FLAGS_IMMEDIATE_ERROR_REPLY     (0x04000000)
DECL|macro|MPI_FCPORTPAGE1_FLAGS_SORT_BY_DID
mdefine_line|#define MPI_FCPORTPAGE1_FLAGS_SORT_BY_DID               (0x00000001)
DECL|macro|MPI_FCPORTPAGE1_FLAGS_SORT_BY_WWN
mdefine_line|#define MPI_FCPORTPAGE1_FLAGS_SORT_BY_WWN               (0x00000000)
DECL|macro|MPI_FCPORTPAGE1_FLAGS_PROT_MASK
mdefine_line|#define MPI_FCPORTPAGE1_FLAGS_PROT_MASK                 (0xF0000000)
DECL|macro|MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT
mdefine_line|#define MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT                (28)
DECL|macro|MPI_FCPORTPAGE1_FLAGS_PROT_FCP_INIT
mdefine_line|#define MPI_FCPORTPAGE1_FLAGS_PROT_FCP_INIT             ((U32)MPI_PORTFACTS_PROTOCOL_INITIATOR &lt;&lt; MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT)
DECL|macro|MPI_FCPORTPAGE1_FLAGS_PROT_FCP_TARG
mdefine_line|#define MPI_FCPORTPAGE1_FLAGS_PROT_FCP_TARG             ((U32)MPI_PORTFACTS_PROTOCOL_TARGET &lt;&lt; MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT)
DECL|macro|MPI_FCPORTPAGE1_FLAGS_PROT_LAN
mdefine_line|#define MPI_FCPORTPAGE1_FLAGS_PROT_LAN                  ((U32)MPI_PORTFACTS_PROTOCOL_LAN &lt;&lt; MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT)
DECL|macro|MPI_FCPORTPAGE1_FLAGS_PROT_LOGBUSADDR
mdefine_line|#define MPI_FCPORTPAGE1_FLAGS_PROT_LOGBUSADDR           ((U32)MPI_PORTFACTS_PROTOCOL_LOGBUSADDR &lt;&lt; MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT)
DECL|macro|MPI_FCPORTPAGE1_HARD_ALPA_NOT_USED
mdefine_line|#define MPI_FCPORTPAGE1_HARD_ALPA_NOT_USED              (0xFF)
DECL|macro|MPI_FCPORTPAGE1_LCONFIG_SPEED_MASK
mdefine_line|#define MPI_FCPORTPAGE1_LCONFIG_SPEED_MASK              (0x0F)
DECL|macro|MPI_FCPORTPAGE1_LCONFIG_SPEED_1GIG
mdefine_line|#define MPI_FCPORTPAGE1_LCONFIG_SPEED_1GIG              (0x00)
DECL|macro|MPI_FCPORTPAGE1_LCONFIG_SPEED_2GIG
mdefine_line|#define MPI_FCPORTPAGE1_LCONFIG_SPEED_2GIG              (0x01)
DECL|macro|MPI_FCPORTPAGE1_LCONFIG_SPEED_4GIG
mdefine_line|#define MPI_FCPORTPAGE1_LCONFIG_SPEED_4GIG              (0x02)
DECL|macro|MPI_FCPORTPAGE1_LCONFIG_SPEED_10GIG
mdefine_line|#define MPI_FCPORTPAGE1_LCONFIG_SPEED_10GIG             (0x03)
DECL|macro|MPI_FCPORTPAGE1_LCONFIG_SPEED_AUTO
mdefine_line|#define MPI_FCPORTPAGE1_LCONFIG_SPEED_AUTO              (0x0F)
DECL|macro|MPI_FCPORTPAGE1_TOPOLOGY_MASK
mdefine_line|#define MPI_FCPORTPAGE1_TOPOLOGY_MASK                   (0x0F)
DECL|macro|MPI_FCPORTPAGE1_TOPOLOGY_NLPORT
mdefine_line|#define MPI_FCPORTPAGE1_TOPOLOGY_NLPORT                 (0x01)
DECL|macro|MPI_FCPORTPAGE1_TOPOLOGY_NPORT
mdefine_line|#define MPI_FCPORTPAGE1_TOPOLOGY_NPORT                  (0x02)
DECL|macro|MPI_FCPORTPAGE1_TOPOLOGY_AUTO
mdefine_line|#define MPI_FCPORTPAGE1_TOPOLOGY_AUTO                   (0x0F)
DECL|macro|MPI_FCPORTPAGE1_ALT_CONN_UNKNOWN
mdefine_line|#define MPI_FCPORTPAGE1_ALT_CONN_UNKNOWN                (0x00)
DECL|struct|_CONFIG_PAGE_FC_PORT_2
r_typedef
r_struct
id|_CONFIG_PAGE_FC_PORT_2
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|NumberActive
id|U8
id|NumberActive
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|ALPA
id|U8
id|ALPA
(braket
l_int|127
)braket
suffix:semicolon
multiline_comment|/* 05h */
DECL|typedef|fCONFIG_PAGE_FC_PORT_2
DECL|typedef|PTR_CONFIG_PAGE_FC_PORT_2
)brace
id|fCONFIG_PAGE_FC_PORT_2
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_PORT_2
comma
DECL|typedef|FCPortPage2_t
DECL|typedef|pFCPortPage2_t
id|FCPortPage2_t
comma
id|MPI_POINTER
id|pFCPortPage2_t
suffix:semicolon
DECL|macro|MPI_FCPORTPAGE2_PAGEVERSION
mdefine_line|#define MPI_FCPORTPAGE2_PAGEVERSION                     (0x01)
DECL|struct|_WWN_FORMAT
r_typedef
r_struct
id|_WWN_FORMAT
(brace
DECL|member|WWNN
id|U64
id|WWNN
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|WWPN
id|U64
id|WWPN
suffix:semicolon
multiline_comment|/* 08h */
DECL|typedef|WWN_FORMAT
DECL|typedef|PTR_WWN_FORMAT
)brace
id|WWN_FORMAT
comma
id|MPI_POINTER
id|PTR_WWN_FORMAT
comma
DECL|typedef|WWNFormat
DECL|typedef|pWWNFormat
id|WWNFormat
comma
id|MPI_POINTER
id|pWWNFormat
suffix:semicolon
DECL|union|_FC_PORT_PERSISTENT_PHYSICAL_ID
r_typedef
r_union
id|_FC_PORT_PERSISTENT_PHYSICAL_ID
(brace
DECL|member|WWN
id|WWN_FORMAT
id|WWN
suffix:semicolon
DECL|member|Did
id|U32
id|Did
suffix:semicolon
DECL|typedef|FC_PORT_PERSISTENT_PHYSICAL_ID
DECL|typedef|PTR_FC_PORT_PERSISTENT_PHYSICAL_ID
)brace
id|FC_PORT_PERSISTENT_PHYSICAL_ID
comma
id|MPI_POINTER
id|PTR_FC_PORT_PERSISTENT_PHYSICAL_ID
comma
DECL|typedef|PersistentPhysicalId_t
DECL|typedef|pPersistentPhysicalId_t
id|PersistentPhysicalId_t
comma
id|MPI_POINTER
id|pPersistentPhysicalId_t
suffix:semicolon
DECL|struct|_FC_PORT_PERSISTENT
r_typedef
r_struct
id|_FC_PORT_PERSISTENT
(brace
DECL|member|PhysicalIdentifier
id|FC_PORT_PERSISTENT_PHYSICAL_ID
id|PhysicalIdentifier
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|TargetID
id|U8
id|TargetID
suffix:semicolon
multiline_comment|/* 10h */
DECL|member|Bus
id|U8
id|Bus
suffix:semicolon
multiline_comment|/* 11h */
DECL|member|Flags
id|U16
id|Flags
suffix:semicolon
multiline_comment|/* 12h */
DECL|typedef|FC_PORT_PERSISTENT
DECL|typedef|PTR_FC_PORT_PERSISTENT
)brace
id|FC_PORT_PERSISTENT
comma
id|MPI_POINTER
id|PTR_FC_PORT_PERSISTENT
comma
DECL|typedef|PersistentData_t
DECL|typedef|pPersistentData_t
id|PersistentData_t
comma
id|MPI_POINTER
id|pPersistentData_t
suffix:semicolon
DECL|macro|MPI_PERSISTENT_FLAGS_SHIFT
mdefine_line|#define MPI_PERSISTENT_FLAGS_SHIFT                      (16)
DECL|macro|MPI_PERSISTENT_FLAGS_ENTRY_VALID
mdefine_line|#define MPI_PERSISTENT_FLAGS_ENTRY_VALID                (0x0001)
DECL|macro|MPI_PERSISTENT_FLAGS_SCAN_ID
mdefine_line|#define MPI_PERSISTENT_FLAGS_SCAN_ID                    (0x0002)
DECL|macro|MPI_PERSISTENT_FLAGS_SCAN_LUNS
mdefine_line|#define MPI_PERSISTENT_FLAGS_SCAN_LUNS                  (0x0004)
DECL|macro|MPI_PERSISTENT_FLAGS_BOOT_DEVICE
mdefine_line|#define MPI_PERSISTENT_FLAGS_BOOT_DEVICE                (0x0008)
DECL|macro|MPI_PERSISTENT_FLAGS_BY_DID
mdefine_line|#define MPI_PERSISTENT_FLAGS_BY_DID                     (0x0080)
multiline_comment|/*&n; * Host code (drivers, BIOS, utilities, etc.) should leave this define set to&n; * one and check Header.PageLength at runtime.&n; */
macro_line|#ifndef MPI_FC_PORT_PAGE_3_ENTRY_MAX
DECL|macro|MPI_FC_PORT_PAGE_3_ENTRY_MAX
mdefine_line|#define MPI_FC_PORT_PAGE_3_ENTRY_MAX        (1)
macro_line|#endif
DECL|struct|_CONFIG_PAGE_FC_PORT_3
r_typedef
r_struct
id|_CONFIG_PAGE_FC_PORT_3
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Entry
id|FC_PORT_PERSISTENT
id|Entry
(braket
id|MPI_FC_PORT_PAGE_3_ENTRY_MAX
)braket
suffix:semicolon
multiline_comment|/* 04h */
DECL|typedef|fCONFIG_PAGE_FC_PORT_3
DECL|typedef|PTR_CONFIG_PAGE_FC_PORT_3
)brace
id|fCONFIG_PAGE_FC_PORT_3
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_PORT_3
comma
DECL|typedef|FCPortPage3_t
DECL|typedef|pFCPortPage3_t
id|FCPortPage3_t
comma
id|MPI_POINTER
id|pFCPortPage3_t
suffix:semicolon
DECL|macro|MPI_FCPORTPAGE3_PAGEVERSION
mdefine_line|#define MPI_FCPORTPAGE3_PAGEVERSION                     (0x01)
DECL|struct|_CONFIG_PAGE_FC_PORT_4
r_typedef
r_struct
id|_CONFIG_PAGE_FC_PORT_4
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|PortFlags
id|U32
id|PortFlags
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|PortSettings
id|U32
id|PortSettings
suffix:semicolon
multiline_comment|/* 08h */
DECL|typedef|fCONFIG_PAGE_FC_PORT_4
DECL|typedef|PTR_CONFIG_PAGE_FC_PORT_4
)brace
id|fCONFIG_PAGE_FC_PORT_4
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_PORT_4
comma
DECL|typedef|FCPortPage4_t
DECL|typedef|pFCPortPage4_t
id|FCPortPage4_t
comma
id|MPI_POINTER
id|pFCPortPage4_t
suffix:semicolon
DECL|macro|MPI_FCPORTPAGE4_PAGEVERSION
mdefine_line|#define MPI_FCPORTPAGE4_PAGEVERSION                     (0x00)
DECL|macro|MPI_FCPORTPAGE4_PORT_FLAGS_ALTERNATE_CHS
mdefine_line|#define MPI_FCPORTPAGE4_PORT_FLAGS_ALTERNATE_CHS        (0x00000008)
DECL|macro|MPI_FCPORTPAGE4_PORT_MASK_INIT_HBA
mdefine_line|#define MPI_FCPORTPAGE4_PORT_MASK_INIT_HBA              (0x00000030)
DECL|macro|MPI_FCPORTPAGE4_PORT_DISABLE_INIT_HBA
mdefine_line|#define MPI_FCPORTPAGE4_PORT_DISABLE_INIT_HBA           (0x00000000)
DECL|macro|MPI_FCPORTPAGE4_PORT_BIOS_INIT_HBA
mdefine_line|#define MPI_FCPORTPAGE4_PORT_BIOS_INIT_HBA              (0x00000010)
DECL|macro|MPI_FCPORTPAGE4_PORT_OS_INIT_HBA
mdefine_line|#define MPI_FCPORTPAGE4_PORT_OS_INIT_HBA                (0x00000020)
DECL|macro|MPI_FCPORTPAGE4_PORT_BIOS_OS_INIT_HBA
mdefine_line|#define MPI_FCPORTPAGE4_PORT_BIOS_OS_INIT_HBA           (0x00000030)
DECL|macro|MPI_FCPORTPAGE4_PORT_REMOVABLE_MEDIA
mdefine_line|#define MPI_FCPORTPAGE4_PORT_REMOVABLE_MEDIA            (0x000000C0)
DECL|macro|MPI_FCPORTPAGE4_PORT_SPINUP_DELAY_MASK
mdefine_line|#define MPI_FCPORTPAGE4_PORT_SPINUP_DELAY_MASK          (0x00000F00)
DECL|struct|_CONFIG_PAGE_FC_PORT_5_ALIAS_INFO
r_typedef
r_struct
id|_CONFIG_PAGE_FC_PORT_5_ALIAS_INFO
(brace
DECL|member|Flags
id|U8
id|Flags
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|AliasAlpa
id|U8
id|AliasAlpa
suffix:semicolon
multiline_comment|/* 01h */
DECL|member|Reserved
id|U16
id|Reserved
suffix:semicolon
multiline_comment|/* 02h */
DECL|member|AliasWWNN
id|U64
id|AliasWWNN
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|AliasWWPN
id|U64
id|AliasWWPN
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|typedef|fCONFIG_PAGE_FC_PORT_5_ALIAS_INFO
)brace
id|fCONFIG_PAGE_FC_PORT_5_ALIAS_INFO
comma
DECL|typedef|PTR_CONFIG_PAGE_FC_PORT_5_ALIAS_INFO
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_PORT_5_ALIAS_INFO
comma
DECL|typedef|FcPortPage5AliasInfo_t
DECL|typedef|pFcPortPage5AliasInfo_t
id|FcPortPage5AliasInfo_t
comma
id|MPI_POINTER
id|pFcPortPage5AliasInfo_t
suffix:semicolon
DECL|struct|_CONFIG_PAGE_FC_PORT_5
r_typedef
r_struct
id|_CONFIG_PAGE_FC_PORT_5
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|AliasInfo
id|fCONFIG_PAGE_FC_PORT_5_ALIAS_INFO
id|AliasInfo
suffix:semicolon
multiline_comment|/* 04h */
DECL|typedef|fCONFIG_PAGE_FC_PORT_5
DECL|typedef|PTR_CONFIG_PAGE_FC_PORT_5
)brace
id|fCONFIG_PAGE_FC_PORT_5
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_PORT_5
comma
DECL|typedef|FCPortPage5_t
DECL|typedef|pFCPortPage5_t
id|FCPortPage5_t
comma
id|MPI_POINTER
id|pFCPortPage5_t
suffix:semicolon
DECL|macro|MPI_FCPORTPAGE5_PAGEVERSION
mdefine_line|#define MPI_FCPORTPAGE5_PAGEVERSION                     (0x01)
DECL|macro|MPI_FCPORTPAGE5_FLAGS_ALPA_ACQUIRED
mdefine_line|#define MPI_FCPORTPAGE5_FLAGS_ALPA_ACQUIRED             (0x01)
DECL|macro|MPI_FCPORTPAGE5_FLAGS_HARD_ALPA
mdefine_line|#define MPI_FCPORTPAGE5_FLAGS_HARD_ALPA                 (0x02)
DECL|macro|MPI_FCPORTPAGE5_FLAGS_HARD_WWNN
mdefine_line|#define MPI_FCPORTPAGE5_FLAGS_HARD_WWNN                 (0x04)
DECL|macro|MPI_FCPORTPAGE5_FLAGS_HARD_WWPN
mdefine_line|#define MPI_FCPORTPAGE5_FLAGS_HARD_WWPN                 (0x08)
DECL|struct|_CONFIG_PAGE_FC_PORT_6
r_typedef
r_struct
id|_CONFIG_PAGE_FC_PORT_6
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Reserved
id|U32
id|Reserved
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|TimeSinceReset
id|U64
id|TimeSinceReset
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|TxFrames
id|U64
id|TxFrames
suffix:semicolon
multiline_comment|/* 10h */
DECL|member|RxFrames
id|U64
id|RxFrames
suffix:semicolon
multiline_comment|/* 18h */
DECL|member|TxWords
id|U64
id|TxWords
suffix:semicolon
multiline_comment|/* 20h */
DECL|member|RxWords
id|U64
id|RxWords
suffix:semicolon
multiline_comment|/* 28h */
DECL|member|LipCount
id|U64
id|LipCount
suffix:semicolon
multiline_comment|/* 30h */
DECL|member|NosCount
id|U64
id|NosCount
suffix:semicolon
multiline_comment|/* 38h */
DECL|member|ErrorFrames
id|U64
id|ErrorFrames
suffix:semicolon
multiline_comment|/* 40h */
DECL|member|DumpedFrames
id|U64
id|DumpedFrames
suffix:semicolon
multiline_comment|/* 48h */
DECL|member|LinkFailureCount
id|U64
id|LinkFailureCount
suffix:semicolon
multiline_comment|/* 50h */
DECL|member|LossOfSyncCount
id|U64
id|LossOfSyncCount
suffix:semicolon
multiline_comment|/* 58h */
DECL|member|LossOfSignalCount
id|U64
id|LossOfSignalCount
suffix:semicolon
multiline_comment|/* 60h */
DECL|member|PrimativeSeqErrCount
id|U64
id|PrimativeSeqErrCount
suffix:semicolon
multiline_comment|/* 68h */
DECL|member|InvalidTxWordCount
id|U64
id|InvalidTxWordCount
suffix:semicolon
multiline_comment|/* 70h */
DECL|member|InvalidCrcCount
id|U64
id|InvalidCrcCount
suffix:semicolon
multiline_comment|/* 78h */
DECL|member|FcpInitiatorIoCount
id|U64
id|FcpInitiatorIoCount
suffix:semicolon
multiline_comment|/* 80h */
DECL|typedef|fCONFIG_PAGE_FC_PORT_6
DECL|typedef|PTR_CONFIG_PAGE_FC_PORT_6
)brace
id|fCONFIG_PAGE_FC_PORT_6
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_PORT_6
comma
DECL|typedef|FCPortPage6_t
DECL|typedef|pFCPortPage6_t
id|FCPortPage6_t
comma
id|MPI_POINTER
id|pFCPortPage6_t
suffix:semicolon
DECL|macro|MPI_FCPORTPAGE6_PAGEVERSION
mdefine_line|#define MPI_FCPORTPAGE6_PAGEVERSION                     (0x00)
DECL|struct|_CONFIG_PAGE_FC_PORT_7
r_typedef
r_struct
id|_CONFIG_PAGE_FC_PORT_7
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Reserved
id|U32
id|Reserved
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|PortSymbolicName
id|U8
id|PortSymbolicName
(braket
l_int|256
)braket
suffix:semicolon
multiline_comment|/* 08h */
DECL|typedef|fCONFIG_PAGE_FC_PORT_7
DECL|typedef|PTR_CONFIG_PAGE_FC_PORT_7
)brace
id|fCONFIG_PAGE_FC_PORT_7
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_PORT_7
comma
DECL|typedef|FCPortPage7_t
DECL|typedef|pFCPortPage7_t
id|FCPortPage7_t
comma
id|MPI_POINTER
id|pFCPortPage7_t
suffix:semicolon
DECL|macro|MPI_FCPORTPAGE7_PAGEVERSION
mdefine_line|#define MPI_FCPORTPAGE7_PAGEVERSION                     (0x00)
DECL|struct|_CONFIG_PAGE_FC_PORT_8
r_typedef
r_struct
id|_CONFIG_PAGE_FC_PORT_8
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|BitVector
id|U32
id|BitVector
(braket
l_int|8
)braket
suffix:semicolon
multiline_comment|/* 04h */
DECL|typedef|fCONFIG_PAGE_FC_PORT_8
DECL|typedef|PTR_CONFIG_PAGE_FC_PORT_8
)brace
id|fCONFIG_PAGE_FC_PORT_8
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_PORT_8
comma
DECL|typedef|FCPortPage8_t
DECL|typedef|pFCPortPage8_t
id|FCPortPage8_t
comma
id|MPI_POINTER
id|pFCPortPage8_t
suffix:semicolon
DECL|macro|MPI_FCPORTPAGE8_PAGEVERSION
mdefine_line|#define MPI_FCPORTPAGE8_PAGEVERSION                     (0x00)
DECL|struct|_CONFIG_PAGE_FC_PORT_9
r_typedef
r_struct
id|_CONFIG_PAGE_FC_PORT_9
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Reserved
id|U32
id|Reserved
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|GlobalWWPN
id|U64
id|GlobalWWPN
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|GlobalWWNN
id|U64
id|GlobalWWNN
suffix:semicolon
multiline_comment|/* 10h */
DECL|member|UnitType
id|U32
id|UnitType
suffix:semicolon
multiline_comment|/* 18h */
DECL|member|PhysicalPortNumber
id|U32
id|PhysicalPortNumber
suffix:semicolon
multiline_comment|/* 1Ch */
DECL|member|NumAttachedNodes
id|U32
id|NumAttachedNodes
suffix:semicolon
multiline_comment|/* 20h */
DECL|member|IPVersion
id|U16
id|IPVersion
suffix:semicolon
multiline_comment|/* 24h */
DECL|member|UDPPortNumber
id|U16
id|UDPPortNumber
suffix:semicolon
multiline_comment|/* 26h */
DECL|member|IPAddress
id|U8
id|IPAddress
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 28h */
DECL|member|Reserved1
id|U16
id|Reserved1
suffix:semicolon
multiline_comment|/* 38h */
DECL|member|TopologyDiscoveryFlags
id|U16
id|TopologyDiscoveryFlags
suffix:semicolon
multiline_comment|/* 3Ah */
DECL|typedef|fCONFIG_PAGE_FC_PORT_9
DECL|typedef|PTR_CONFIG_PAGE_FC_PORT_9
)brace
id|fCONFIG_PAGE_FC_PORT_9
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_PORT_9
comma
DECL|typedef|FCPortPage9_t
DECL|typedef|pFCPortPage9_t
id|FCPortPage9_t
comma
id|MPI_POINTER
id|pFCPortPage9_t
suffix:semicolon
DECL|macro|MPI_FCPORTPAGE9_PAGEVERSION
mdefine_line|#define MPI_FCPORTPAGE9_PAGEVERSION                     (0x00)
DECL|struct|_CONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA
r_typedef
r_struct
id|_CONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA
(brace
DECL|member|Id
id|U8
id|Id
suffix:semicolon
multiline_comment|/* 10h */
DECL|member|ExtId
id|U8
id|ExtId
suffix:semicolon
multiline_comment|/* 11h */
DECL|member|Connector
id|U8
id|Connector
suffix:semicolon
multiline_comment|/* 12h */
DECL|member|Transceiver
id|U8
id|Transceiver
(braket
l_int|8
)braket
suffix:semicolon
multiline_comment|/* 13h */
DECL|member|Encoding
id|U8
id|Encoding
suffix:semicolon
multiline_comment|/* 1Bh */
DECL|member|BitRate_100mbs
id|U8
id|BitRate_100mbs
suffix:semicolon
multiline_comment|/* 1Ch */
DECL|member|Reserved1
id|U8
id|Reserved1
suffix:semicolon
multiline_comment|/* 1Dh */
DECL|member|Length9u_km
id|U8
id|Length9u_km
suffix:semicolon
multiline_comment|/* 1Eh */
DECL|member|Length9u_100m
id|U8
id|Length9u_100m
suffix:semicolon
multiline_comment|/* 1Fh */
DECL|member|Length50u_10m
id|U8
id|Length50u_10m
suffix:semicolon
multiline_comment|/* 20h */
DECL|member|Length62p5u_10m
id|U8
id|Length62p5u_10m
suffix:semicolon
multiline_comment|/* 21h */
DECL|member|LengthCopper_m
id|U8
id|LengthCopper_m
suffix:semicolon
multiline_comment|/* 22h */
DECL|member|Reseverved2
id|U8
id|Reseverved2
suffix:semicolon
multiline_comment|/* 22h */
DECL|member|VendorName
id|U8
id|VendorName
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 24h */
DECL|member|Reserved3
id|U8
id|Reserved3
suffix:semicolon
multiline_comment|/* 34h */
DECL|member|VendorOUI
id|U8
id|VendorOUI
(braket
l_int|3
)braket
suffix:semicolon
multiline_comment|/* 35h */
DECL|member|VendorPN
id|U8
id|VendorPN
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 38h */
DECL|member|VendorRev
id|U8
id|VendorRev
(braket
l_int|4
)braket
suffix:semicolon
multiline_comment|/* 48h */
DECL|member|Reserved4
id|U16
id|Reserved4
suffix:semicolon
multiline_comment|/* 4Ch */
DECL|member|Reserved5
id|U8
id|Reserved5
suffix:semicolon
multiline_comment|/* 4Eh */
DECL|member|CC_BASE
id|U8
id|CC_BASE
suffix:semicolon
multiline_comment|/* 4Fh */
DECL|typedef|fCONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA
)brace
id|fCONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA
comma
DECL|typedef|PTR_CONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA
comma
DECL|typedef|FCPortPage10BaseSfpData_t
DECL|typedef|pFCPortPage10BaseSfpData_t
id|FCPortPage10BaseSfpData_t
comma
id|MPI_POINTER
id|pFCPortPage10BaseSfpData_t
suffix:semicolon
DECL|macro|MPI_FCPORT10_BASE_ID_UNKNOWN
mdefine_line|#define MPI_FCPORT10_BASE_ID_UNKNOWN        (0x00)
DECL|macro|MPI_FCPORT10_BASE_ID_GBIC
mdefine_line|#define MPI_FCPORT10_BASE_ID_GBIC           (0x01)
DECL|macro|MPI_FCPORT10_BASE_ID_FIXED
mdefine_line|#define MPI_FCPORT10_BASE_ID_FIXED          (0x02)
DECL|macro|MPI_FCPORT10_BASE_ID_SFP
mdefine_line|#define MPI_FCPORT10_BASE_ID_SFP            (0x03)
DECL|macro|MPI_FCPORT10_BASE_ID_SFP_MIN
mdefine_line|#define MPI_FCPORT10_BASE_ID_SFP_MIN        (0x04)
DECL|macro|MPI_FCPORT10_BASE_ID_SFP_MAX
mdefine_line|#define MPI_FCPORT10_BASE_ID_SFP_MAX        (0x7F)
DECL|macro|MPI_FCPORT10_BASE_ID_VEND_SPEC_MASK
mdefine_line|#define MPI_FCPORT10_BASE_ID_VEND_SPEC_MASK (0x80)
DECL|macro|MPI_FCPORT10_BASE_EXTID_UNKNOWN
mdefine_line|#define MPI_FCPORT10_BASE_EXTID_UNKNOWN     (0x00)
DECL|macro|MPI_FCPORT10_BASE_EXTID_MODDEF1
mdefine_line|#define MPI_FCPORT10_BASE_EXTID_MODDEF1     (0x01)
DECL|macro|MPI_FCPORT10_BASE_EXTID_MODDEF2
mdefine_line|#define MPI_FCPORT10_BASE_EXTID_MODDEF2     (0x02)
DECL|macro|MPI_FCPORT10_BASE_EXTID_MODDEF3
mdefine_line|#define MPI_FCPORT10_BASE_EXTID_MODDEF3     (0x03)
DECL|macro|MPI_FCPORT10_BASE_EXTID_SEEPROM
mdefine_line|#define MPI_FCPORT10_BASE_EXTID_SEEPROM     (0x04)
DECL|macro|MPI_FCPORT10_BASE_EXTID_MODDEF5
mdefine_line|#define MPI_FCPORT10_BASE_EXTID_MODDEF5     (0x05)
DECL|macro|MPI_FCPORT10_BASE_EXTID_MODDEF6
mdefine_line|#define MPI_FCPORT10_BASE_EXTID_MODDEF6     (0x06)
DECL|macro|MPI_FCPORT10_BASE_EXTID_MODDEF7
mdefine_line|#define MPI_FCPORT10_BASE_EXTID_MODDEF7     (0x07)
DECL|macro|MPI_FCPORT10_BASE_EXTID_VNDSPC_MASK
mdefine_line|#define MPI_FCPORT10_BASE_EXTID_VNDSPC_MASK (0x80)
DECL|macro|MPI_FCPORT10_BASE_CONN_UNKNOWN
mdefine_line|#define MPI_FCPORT10_BASE_CONN_UNKNOWN      (0x00)
DECL|macro|MPI_FCPORT10_BASE_CONN_SC
mdefine_line|#define MPI_FCPORT10_BASE_CONN_SC           (0x01)
DECL|macro|MPI_FCPORT10_BASE_CONN_COPPER1
mdefine_line|#define MPI_FCPORT10_BASE_CONN_COPPER1      (0x02)
DECL|macro|MPI_FCPORT10_BASE_CONN_COPPER2
mdefine_line|#define MPI_FCPORT10_BASE_CONN_COPPER2      (0x03)
DECL|macro|MPI_FCPORT10_BASE_CONN_BNC_TNC
mdefine_line|#define MPI_FCPORT10_BASE_CONN_BNC_TNC      (0x04)
DECL|macro|MPI_FCPORT10_BASE_CONN_COAXIAL
mdefine_line|#define MPI_FCPORT10_BASE_CONN_COAXIAL      (0x05)
DECL|macro|MPI_FCPORT10_BASE_CONN_FIBERJACK
mdefine_line|#define MPI_FCPORT10_BASE_CONN_FIBERJACK    (0x06)
DECL|macro|MPI_FCPORT10_BASE_CONN_LC
mdefine_line|#define MPI_FCPORT10_BASE_CONN_LC           (0x07)
DECL|macro|MPI_FCPORT10_BASE_CONN_MT_RJ
mdefine_line|#define MPI_FCPORT10_BASE_CONN_MT_RJ        (0x08)
DECL|macro|MPI_FCPORT10_BASE_CONN_MU
mdefine_line|#define MPI_FCPORT10_BASE_CONN_MU           (0x09)
DECL|macro|MPI_FCPORT10_BASE_CONN_SG
mdefine_line|#define MPI_FCPORT10_BASE_CONN_SG           (0x0A)
DECL|macro|MPI_FCPORT10_BASE_CONN_OPT_PIGT
mdefine_line|#define MPI_FCPORT10_BASE_CONN_OPT_PIGT     (0x0B)
DECL|macro|MPI_FCPORT10_BASE_CONN_RSV1_MIN
mdefine_line|#define MPI_FCPORT10_BASE_CONN_RSV1_MIN     (0x0C)
DECL|macro|MPI_FCPORT10_BASE_CONN_RSV1_MAX
mdefine_line|#define MPI_FCPORT10_BASE_CONN_RSV1_MAX     (0x1F)
DECL|macro|MPI_FCPORT10_BASE_CONN_HSSDC_II
mdefine_line|#define MPI_FCPORT10_BASE_CONN_HSSDC_II     (0x20)
DECL|macro|MPI_FCPORT10_BASE_CONN_CPR_PIGT
mdefine_line|#define MPI_FCPORT10_BASE_CONN_CPR_PIGT     (0x21)
DECL|macro|MPI_FCPORT10_BASE_CONN_RSV2_MIN
mdefine_line|#define MPI_FCPORT10_BASE_CONN_RSV2_MIN     (0x22)
DECL|macro|MPI_FCPORT10_BASE_CONN_RSV2_MAX
mdefine_line|#define MPI_FCPORT10_BASE_CONN_RSV2_MAX     (0x7F)
DECL|macro|MPI_FCPORT10_BASE_CONN_VNDSPC_MASK
mdefine_line|#define MPI_FCPORT10_BASE_CONN_VNDSPC_MASK  (0x80)
DECL|macro|MPI_FCPORT10_BASE_ENCODE_UNSPEC
mdefine_line|#define MPI_FCPORT10_BASE_ENCODE_UNSPEC     (0x00)
DECL|macro|MPI_FCPORT10_BASE_ENCODE_8B10B
mdefine_line|#define MPI_FCPORT10_BASE_ENCODE_8B10B      (0x01)
DECL|macro|MPI_FCPORT10_BASE_ENCODE_4B5B
mdefine_line|#define MPI_FCPORT10_BASE_ENCODE_4B5B       (0x02)
DECL|macro|MPI_FCPORT10_BASE_ENCODE_NRZ
mdefine_line|#define MPI_FCPORT10_BASE_ENCODE_NRZ        (0x03)
DECL|macro|MPI_FCPORT10_BASE_ENCODE_MANCHESTER
mdefine_line|#define MPI_FCPORT10_BASE_ENCODE_MANCHESTER (0x04)
DECL|struct|_CONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA
r_typedef
r_struct
id|_CONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA
(brace
DECL|member|Options
id|U8
id|Options
(braket
l_int|2
)braket
suffix:semicolon
multiline_comment|/* 50h */
DECL|member|BitRateMax
id|U8
id|BitRateMax
suffix:semicolon
multiline_comment|/* 52h */
DECL|member|BitRateMin
id|U8
id|BitRateMin
suffix:semicolon
multiline_comment|/* 53h */
DECL|member|VendorSN
id|U8
id|VendorSN
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 54h */
DECL|member|DateCode
id|U8
id|DateCode
(braket
l_int|8
)braket
suffix:semicolon
multiline_comment|/* 64h */
DECL|member|Reserved5
id|U8
id|Reserved5
(braket
l_int|3
)braket
suffix:semicolon
multiline_comment|/* 6Ch */
DECL|member|CC_EXT
id|U8
id|CC_EXT
suffix:semicolon
multiline_comment|/* 6Fh */
DECL|typedef|fCONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA
)brace
id|fCONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA
comma
DECL|typedef|PTR_CONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA
comma
DECL|typedef|FCPortPage10ExtendedSfpData_t
DECL|typedef|pFCPortPage10ExtendedSfpData_t
id|FCPortPage10ExtendedSfpData_t
comma
id|MPI_POINTER
id|pFCPortPage10ExtendedSfpData_t
suffix:semicolon
DECL|macro|MPI_FCPORT10_EXT_OPTION1_RATESEL
mdefine_line|#define MPI_FCPORT10_EXT_OPTION1_RATESEL    (0x20)
DECL|macro|MPI_FCPORT10_EXT_OPTION1_TX_DISABLE
mdefine_line|#define MPI_FCPORT10_EXT_OPTION1_TX_DISABLE (0x10)
DECL|macro|MPI_FCPORT10_EXT_OPTION1_TX_FAULT
mdefine_line|#define MPI_FCPORT10_EXT_OPTION1_TX_FAULT   (0x08)
DECL|macro|MPI_FCPORT10_EXT_OPTION1_LOS_INVERT
mdefine_line|#define MPI_FCPORT10_EXT_OPTION1_LOS_INVERT (0x04)
DECL|macro|MPI_FCPORT10_EXT_OPTION1_LOS
mdefine_line|#define MPI_FCPORT10_EXT_OPTION1_LOS        (0x02)
DECL|struct|_CONFIG_PAGE_FC_PORT_10
r_typedef
r_struct
id|_CONFIG_PAGE_FC_PORT_10
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Flags
id|U8
id|Flags
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|Reserved1
id|U8
id|Reserved1
suffix:semicolon
multiline_comment|/* 05h */
DECL|member|Reserved2
id|U16
id|Reserved2
suffix:semicolon
multiline_comment|/* 06h */
DECL|member|HwConfig1
id|U32
id|HwConfig1
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|HwConfig2
id|U32
id|HwConfig2
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|member|Base
id|fCONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA
id|Base
suffix:semicolon
multiline_comment|/* 10h */
DECL|member|Extended
id|fCONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA
id|Extended
suffix:semicolon
multiline_comment|/* 50h */
DECL|member|VendorSpecific
id|U8
id|VendorSpecific
(braket
l_int|32
)braket
suffix:semicolon
multiline_comment|/* 70h */
DECL|typedef|fCONFIG_PAGE_FC_PORT_10
DECL|typedef|PTR_CONFIG_PAGE_FC_PORT_10
)brace
id|fCONFIG_PAGE_FC_PORT_10
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_PORT_10
comma
DECL|typedef|FCPortPage10_t
DECL|typedef|pFCPortPage10_t
id|FCPortPage10_t
comma
id|MPI_POINTER
id|pFCPortPage10_t
suffix:semicolon
DECL|macro|MPI_FCPORTPAGE10_PAGEVERSION
mdefine_line|#define MPI_FCPORTPAGE10_PAGEVERSION                    (0x00)
multiline_comment|/* standard MODDEF pin definitions (from GBIC spec.) */
DECL|macro|MPI_FCPORTPAGE10_FLAGS_MODDEF_MASK
mdefine_line|#define MPI_FCPORTPAGE10_FLAGS_MODDEF_MASK              (0x00000007)
DECL|macro|MPI_FCPORTPAGE10_FLAGS_MODDEF2
mdefine_line|#define MPI_FCPORTPAGE10_FLAGS_MODDEF2                  (0x00000001)
DECL|macro|MPI_FCPORTPAGE10_FLAGS_MODDEF1
mdefine_line|#define MPI_FCPORTPAGE10_FLAGS_MODDEF1                  (0x00000002)
DECL|macro|MPI_FCPORTPAGE10_FLAGS_MODDEF0
mdefine_line|#define MPI_FCPORTPAGE10_FLAGS_MODDEF0                  (0x00000004)
DECL|macro|MPI_FCPORTPAGE10_FLAGS_MODDEF_NOGBIC
mdefine_line|#define MPI_FCPORTPAGE10_FLAGS_MODDEF_NOGBIC            (0x00000007)
DECL|macro|MPI_FCPORTPAGE10_FLAGS_MODDEF_CPR_IEEE_CX
mdefine_line|#define MPI_FCPORTPAGE10_FLAGS_MODDEF_CPR_IEEE_CX       (0x00000006)
DECL|macro|MPI_FCPORTPAGE10_FLAGS_MODDEF_COPPER
mdefine_line|#define MPI_FCPORTPAGE10_FLAGS_MODDEF_COPPER            (0x00000005)
DECL|macro|MPI_FCPORTPAGE10_FLAGS_MODDEF_OPTICAL_LW
mdefine_line|#define MPI_FCPORTPAGE10_FLAGS_MODDEF_OPTICAL_LW        (0x00000004)
DECL|macro|MPI_FCPORTPAGE10_FLAGS_MODDEF_SEEPROM
mdefine_line|#define MPI_FCPORTPAGE10_FLAGS_MODDEF_SEEPROM           (0x00000003)
DECL|macro|MPI_FCPORTPAGE10_FLAGS_MODDEF_SW_OPTICAL
mdefine_line|#define MPI_FCPORTPAGE10_FLAGS_MODDEF_SW_OPTICAL        (0x00000002)
DECL|macro|MPI_FCPORTPAGE10_FLAGS_MODDEF_LX_IEEE_OPT_LW
mdefine_line|#define MPI_FCPORTPAGE10_FLAGS_MODDEF_LX_IEEE_OPT_LW    (0x00000001)
DECL|macro|MPI_FCPORTPAGE10_FLAGS_MODDEF_SX_IEEE_OPT_SW
mdefine_line|#define MPI_FCPORTPAGE10_FLAGS_MODDEF_SX_IEEE_OPT_SW    (0x00000000)
DECL|macro|MPI_FCPORTPAGE10_FLAGS_CC_BASE_OK
mdefine_line|#define MPI_FCPORTPAGE10_FLAGS_CC_BASE_OK               (0x00000010)
DECL|macro|MPI_FCPORTPAGE10_FLAGS_CC_EXT_OK
mdefine_line|#define MPI_FCPORTPAGE10_FLAGS_CC_EXT_OK                (0x00000020)
multiline_comment|/****************************************************************************&n;*   FC Device Config Pages&n;****************************************************************************/
DECL|struct|_CONFIG_PAGE_FC_DEVICE_0
r_typedef
r_struct
id|_CONFIG_PAGE_FC_DEVICE_0
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|WWNN
id|U64
id|WWNN
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|WWPN
id|U64
id|WWPN
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|member|PortIdentifier
id|U32
id|PortIdentifier
suffix:semicolon
multiline_comment|/* 14h */
DECL|member|Protocol
id|U8
id|Protocol
suffix:semicolon
multiline_comment|/* 18h */
DECL|member|Flags
id|U8
id|Flags
suffix:semicolon
multiline_comment|/* 19h */
DECL|member|BBCredit
id|U16
id|BBCredit
suffix:semicolon
multiline_comment|/* 1Ah */
DECL|member|MaxRxFrameSize
id|U16
id|MaxRxFrameSize
suffix:semicolon
multiline_comment|/* 1Ch */
DECL|member|Reserved1
id|U8
id|Reserved1
suffix:semicolon
multiline_comment|/* 1Eh */
DECL|member|PortNumber
id|U8
id|PortNumber
suffix:semicolon
multiline_comment|/* 1Fh */
DECL|member|FcPhLowestVersion
id|U8
id|FcPhLowestVersion
suffix:semicolon
multiline_comment|/* 20h */
DECL|member|FcPhHighestVersion
id|U8
id|FcPhHighestVersion
suffix:semicolon
multiline_comment|/* 21h */
DECL|member|CurrentTargetID
id|U8
id|CurrentTargetID
suffix:semicolon
multiline_comment|/* 22h */
DECL|member|CurrentBus
id|U8
id|CurrentBus
suffix:semicolon
multiline_comment|/* 23h */
DECL|typedef|fCONFIG_PAGE_FC_DEVICE_0
DECL|typedef|PTR_CONFIG_PAGE_FC_DEVICE_0
)brace
id|fCONFIG_PAGE_FC_DEVICE_0
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_FC_DEVICE_0
comma
DECL|typedef|FCDevicePage0_t
DECL|typedef|pFCDevicePage0_t
id|FCDevicePage0_t
comma
id|MPI_POINTER
id|pFCDevicePage0_t
suffix:semicolon
DECL|macro|MPI_FC_DEVICE_PAGE0_PAGEVERSION
mdefine_line|#define MPI_FC_DEVICE_PAGE0_PAGEVERSION                 (0x02)
DECL|macro|MPI_FC_DEVICE_PAGE0_FLAGS_TARGETID_BUS_VALID
mdefine_line|#define MPI_FC_DEVICE_PAGE0_FLAGS_TARGETID_BUS_VALID    (0x01)
DECL|macro|MPI_FC_DEVICE_PAGE0_PROT_IP
mdefine_line|#define MPI_FC_DEVICE_PAGE0_PROT_IP                     (0x01)
DECL|macro|MPI_FC_DEVICE_PAGE0_PROT_FCP_TARGET
mdefine_line|#define MPI_FC_DEVICE_PAGE0_PROT_FCP_TARGET             (0x02)
DECL|macro|MPI_FC_DEVICE_PAGE0_PROT_FCP_INITIATOR
mdefine_line|#define MPI_FC_DEVICE_PAGE0_PROT_FCP_INITIATOR          (0x04)
DECL|macro|MPI_FC_DEVICE_PAGE0_PGAD_PORT_MASK
mdefine_line|#define MPI_FC_DEVICE_PAGE0_PGAD_PORT_MASK      (MPI_FC_DEVICE_PGAD_PORT_MASK)
DECL|macro|MPI_FC_DEVICE_PAGE0_PGAD_FORM_MASK
mdefine_line|#define MPI_FC_DEVICE_PAGE0_PGAD_FORM_MASK      (MPI_FC_DEVICE_PGAD_FORM_MASK)
DECL|macro|MPI_FC_DEVICE_PAGE0_PGAD_FORM_NEXT_DID
mdefine_line|#define MPI_FC_DEVICE_PAGE0_PGAD_FORM_NEXT_DID  (MPI_FC_DEVICE_PGAD_FORM_NEXT_DID)
DECL|macro|MPI_FC_DEVICE_PAGE0_PGAD_FORM_BUS_TID
mdefine_line|#define MPI_FC_DEVICE_PAGE0_PGAD_FORM_BUS_TID   (MPI_FC_DEVICE_PGAD_FORM_BUS_TID)
DECL|macro|MPI_FC_DEVICE_PAGE0_PGAD_DID_MASK
mdefine_line|#define MPI_FC_DEVICE_PAGE0_PGAD_DID_MASK       (MPI_FC_DEVICE_PGAD_ND_DID_MASK)
DECL|macro|MPI_FC_DEVICE_PAGE0_PGAD_BUS_MASK
mdefine_line|#define MPI_FC_DEVICE_PAGE0_PGAD_BUS_MASK       (MPI_FC_DEVICE_PGAD_BT_BUS_MASK)
DECL|macro|MPI_FC_DEVICE_PAGE0_PGAD_BUS_SHIFT
mdefine_line|#define MPI_FC_DEVICE_PAGE0_PGAD_BUS_SHIFT      (MPI_FC_DEVICE_PGAD_BT_BUS_SHIFT)
DECL|macro|MPI_FC_DEVICE_PAGE0_PGAD_TID_MASK
mdefine_line|#define MPI_FC_DEVICE_PAGE0_PGAD_TID_MASK       (MPI_FC_DEVICE_PGAD_BT_TID_MASK)
multiline_comment|/****************************************************************************&n;*   RAID Volume Config Pages&n;****************************************************************************/
DECL|struct|_RAID_VOL0_PHYS_DISK
r_typedef
r_struct
id|_RAID_VOL0_PHYS_DISK
(brace
DECL|member|Reserved
id|U16
id|Reserved
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|PhysDiskMap
id|U8
id|PhysDiskMap
suffix:semicolon
multiline_comment|/* 02h */
DECL|member|PhysDiskNum
id|U8
id|PhysDiskNum
suffix:semicolon
multiline_comment|/* 03h */
DECL|typedef|RAID_VOL0_PHYS_DISK
DECL|typedef|PTR_RAID_VOL0_PHYS_DISK
)brace
id|RAID_VOL0_PHYS_DISK
comma
id|MPI_POINTER
id|PTR_RAID_VOL0_PHYS_DISK
comma
DECL|typedef|RaidVol0PhysDisk_t
DECL|typedef|pRaidVol0PhysDisk_t
id|RaidVol0PhysDisk_t
comma
id|MPI_POINTER
id|pRaidVol0PhysDisk_t
suffix:semicolon
DECL|macro|MPI_RAIDVOL0_PHYSDISK_PRIMARY
mdefine_line|#define MPI_RAIDVOL0_PHYSDISK_PRIMARY                   (0x01)
DECL|macro|MPI_RAIDVOL0_PHYSDISK_SECONDARY
mdefine_line|#define MPI_RAIDVOL0_PHYSDISK_SECONDARY                 (0x02)
DECL|struct|_RAID_VOL0_STATUS
r_typedef
r_struct
id|_RAID_VOL0_STATUS
(brace
DECL|member|Flags
id|U8
id|Flags
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|State
id|U8
id|State
suffix:semicolon
multiline_comment|/* 01h */
DECL|member|Reserved
id|U16
id|Reserved
suffix:semicolon
multiline_comment|/* 02h */
DECL|typedef|RAID_VOL0_STATUS
DECL|typedef|PTR_RAID_VOL0_STATUS
)brace
id|RAID_VOL0_STATUS
comma
id|MPI_POINTER
id|PTR_RAID_VOL0_STATUS
comma
DECL|typedef|RaidVol0Status_t
DECL|typedef|pRaidVol0Status_t
id|RaidVol0Status_t
comma
id|MPI_POINTER
id|pRaidVol0Status_t
suffix:semicolon
multiline_comment|/* RAID Volume Page 0 VolumeStatus defines */
DECL|macro|MPI_RAIDVOL0_STATUS_FLAG_ENABLED
mdefine_line|#define MPI_RAIDVOL0_STATUS_FLAG_ENABLED                (0x01)
DECL|macro|MPI_RAIDVOL0_STATUS_FLAG_QUIESCED
mdefine_line|#define MPI_RAIDVOL0_STATUS_FLAG_QUIESCED               (0x02)
DECL|macro|MPI_RAIDVOL0_STATUS_FLAG_RESYNC_IN_PROGRESS
mdefine_line|#define MPI_RAIDVOL0_STATUS_FLAG_RESYNC_IN_PROGRESS     (0x04)
DECL|macro|MPI_RAIDVOL0_STATUS_FLAG_VOLUME_INACTIVE
mdefine_line|#define MPI_RAIDVOL0_STATUS_FLAG_VOLUME_INACTIVE        (0x08)
DECL|macro|MPI_RAIDVOL0_STATUS_STATE_OPTIMAL
mdefine_line|#define MPI_RAIDVOL0_STATUS_STATE_OPTIMAL               (0x00)
DECL|macro|MPI_RAIDVOL0_STATUS_STATE_DEGRADED
mdefine_line|#define MPI_RAIDVOL0_STATUS_STATE_DEGRADED              (0x01)
DECL|macro|MPI_RAIDVOL0_STATUS_STATE_FAILED
mdefine_line|#define MPI_RAIDVOL0_STATUS_STATE_FAILED                (0x02)
DECL|struct|_RAID_VOL0_SETTINGS
r_typedef
r_struct
id|_RAID_VOL0_SETTINGS
(brace
DECL|member|Settings
id|U16
id|Settings
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|HotSparePool
id|U8
id|HotSparePool
suffix:semicolon
multiline_comment|/* 01h */
multiline_comment|/* MPI_RAID_HOT_SPARE_POOL_ */
DECL|member|Reserved
id|U8
id|Reserved
suffix:semicolon
multiline_comment|/* 02h */
DECL|typedef|RAID_VOL0_SETTINGS
DECL|typedef|PTR_RAID_VOL0_SETTINGS
)brace
id|RAID_VOL0_SETTINGS
comma
id|MPI_POINTER
id|PTR_RAID_VOL0_SETTINGS
comma
DECL|typedef|RaidVol0Settings
DECL|typedef|pRaidVol0Settings
id|RaidVol0Settings
comma
id|MPI_POINTER
id|pRaidVol0Settings
suffix:semicolon
multiline_comment|/* RAID Volume Page 0 VolumeSettings defines */
DECL|macro|MPI_RAIDVOL0_SETTING_WRITE_CACHING_ENABLE
mdefine_line|#define MPI_RAIDVOL0_SETTING_WRITE_CACHING_ENABLE       (0x0001)
DECL|macro|MPI_RAIDVOL0_SETTING_OFFLINE_ON_SMART
mdefine_line|#define MPI_RAIDVOL0_SETTING_OFFLINE_ON_SMART           (0x0002)
DECL|macro|MPI_RAIDVOL0_SETTING_AUTO_CONFIGURE
mdefine_line|#define MPI_RAIDVOL0_SETTING_AUTO_CONFIGURE             (0x0004)
DECL|macro|MPI_RAIDVOL0_SETTING_PRIORITY_RESYNC
mdefine_line|#define MPI_RAIDVOL0_SETTING_PRIORITY_RESYNC            (0x0008)
DECL|macro|MPI_RAIDVOL0_SETTING_USE_PRODUCT_ID_SUFFIX
mdefine_line|#define MPI_RAIDVOL0_SETTING_USE_PRODUCT_ID_SUFFIX      (0x0010)
DECL|macro|MPI_RAIDVOL0_SETTING_USE_DEFAULTS
mdefine_line|#define MPI_RAIDVOL0_SETTING_USE_DEFAULTS               (0x8000)
multiline_comment|/* RAID Volume Page 0 HotSparePool defines, also used in RAID Physical Disk */
DECL|macro|MPI_RAID_HOT_SPARE_POOL_0
mdefine_line|#define MPI_RAID_HOT_SPARE_POOL_0                       (0x01)
DECL|macro|MPI_RAID_HOT_SPARE_POOL_1
mdefine_line|#define MPI_RAID_HOT_SPARE_POOL_1                       (0x02)
DECL|macro|MPI_RAID_HOT_SPARE_POOL_2
mdefine_line|#define MPI_RAID_HOT_SPARE_POOL_2                       (0x04)
DECL|macro|MPI_RAID_HOT_SPARE_POOL_3
mdefine_line|#define MPI_RAID_HOT_SPARE_POOL_3                       (0x08)
DECL|macro|MPI_RAID_HOT_SPARE_POOL_4
mdefine_line|#define MPI_RAID_HOT_SPARE_POOL_4                       (0x10)
DECL|macro|MPI_RAID_HOT_SPARE_POOL_5
mdefine_line|#define MPI_RAID_HOT_SPARE_POOL_5                       (0x20)
DECL|macro|MPI_RAID_HOT_SPARE_POOL_6
mdefine_line|#define MPI_RAID_HOT_SPARE_POOL_6                       (0x40)
DECL|macro|MPI_RAID_HOT_SPARE_POOL_7
mdefine_line|#define MPI_RAID_HOT_SPARE_POOL_7                       (0x80)
multiline_comment|/*&n; * Host code (drivers, BIOS, utilities, etc.) should leave this define set to&n; * one and check Header.PageLength at runtime.&n; */
macro_line|#ifndef MPI_RAID_VOL_PAGE_0_PHYSDISK_MAX
DECL|macro|MPI_RAID_VOL_PAGE_0_PHYSDISK_MAX
mdefine_line|#define MPI_RAID_VOL_PAGE_0_PHYSDISK_MAX        (1)
macro_line|#endif
DECL|struct|_CONFIG_PAGE_RAID_VOL_0
r_typedef
r_struct
id|_CONFIG_PAGE_RAID_VOL_0
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|VolumeID
id|U8
id|VolumeID
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|VolumeBus
id|U8
id|VolumeBus
suffix:semicolon
multiline_comment|/* 05h */
DECL|member|VolumeIOC
id|U8
id|VolumeIOC
suffix:semicolon
multiline_comment|/* 06h */
DECL|member|VolumeType
id|U8
id|VolumeType
suffix:semicolon
multiline_comment|/* 07h */
multiline_comment|/* MPI_RAID_VOL_TYPE_ */
DECL|member|VolumeStatus
id|RAID_VOL0_STATUS
id|VolumeStatus
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|VolumeSettings
id|RAID_VOL0_SETTINGS
id|VolumeSettings
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|member|MaxLBA
id|U32
id|MaxLBA
suffix:semicolon
multiline_comment|/* 10h */
DECL|member|Reserved1
id|U32
id|Reserved1
suffix:semicolon
multiline_comment|/* 14h */
DECL|member|StripeSize
id|U32
id|StripeSize
suffix:semicolon
multiline_comment|/* 18h */
DECL|member|Reserved2
id|U32
id|Reserved2
suffix:semicolon
multiline_comment|/* 1Ch */
DECL|member|Reserved3
id|U32
id|Reserved3
suffix:semicolon
multiline_comment|/* 20h */
DECL|member|NumPhysDisks
id|U8
id|NumPhysDisks
suffix:semicolon
multiline_comment|/* 24h */
DECL|member|Reserved4
id|U8
id|Reserved4
suffix:semicolon
multiline_comment|/* 25h */
DECL|member|Reserved5
id|U16
id|Reserved5
suffix:semicolon
multiline_comment|/* 26h */
DECL|member|PhysDisk
id|RAID_VOL0_PHYS_DISK
id|PhysDisk
(braket
id|MPI_RAID_VOL_PAGE_0_PHYSDISK_MAX
)braket
suffix:semicolon
multiline_comment|/* 28h */
DECL|typedef|fCONFIG_PAGE_RAID_VOL_0
DECL|typedef|PTR_CONFIG_PAGE_RAID_VOL_0
)brace
id|fCONFIG_PAGE_RAID_VOL_0
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_RAID_VOL_0
comma
DECL|typedef|RaidVolumePage0_t
DECL|typedef|pRaidVolumePage0_t
id|RaidVolumePage0_t
comma
id|MPI_POINTER
id|pRaidVolumePage0_t
suffix:semicolon
DECL|macro|MPI_RAIDVOLPAGE0_PAGEVERSION
mdefine_line|#define MPI_RAIDVOLPAGE0_PAGEVERSION                    (0x01)
multiline_comment|/****************************************************************************&n;*   RAID Physical Disk Config Pages&n;****************************************************************************/
DECL|struct|_RAID_PHYS_DISK0_ERROR_DATA
r_typedef
r_struct
id|_RAID_PHYS_DISK0_ERROR_DATA
(brace
DECL|member|ErrorCdbByte
id|U8
id|ErrorCdbByte
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|ErrorSenseKey
id|U8
id|ErrorSenseKey
suffix:semicolon
multiline_comment|/* 01h */
DECL|member|Reserved
id|U16
id|Reserved
suffix:semicolon
multiline_comment|/* 02h */
DECL|member|ErrorCount
id|U16
id|ErrorCount
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|ErrorASC
id|U8
id|ErrorASC
suffix:semicolon
multiline_comment|/* 06h */
DECL|member|ErrorASCQ
id|U8
id|ErrorASCQ
suffix:semicolon
multiline_comment|/* 07h */
DECL|member|SmartCount
id|U16
id|SmartCount
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|SmartASC
id|U8
id|SmartASC
suffix:semicolon
multiline_comment|/* 0Ah */
DECL|member|SmartASCQ
id|U8
id|SmartASCQ
suffix:semicolon
multiline_comment|/* 0Bh */
DECL|typedef|RAID_PHYS_DISK0_ERROR_DATA
DECL|typedef|PTR_RAID_PHYS_DISK0_ERROR_DATA
)brace
id|RAID_PHYS_DISK0_ERROR_DATA
comma
id|MPI_POINTER
id|PTR_RAID_PHYS_DISK0_ERROR_DATA
comma
DECL|typedef|RaidPhysDisk0ErrorData_t
DECL|typedef|pRaidPhysDisk0ErrorData_t
id|RaidPhysDisk0ErrorData_t
comma
id|MPI_POINTER
id|pRaidPhysDisk0ErrorData_t
suffix:semicolon
DECL|struct|_RAID_PHYS_DISK_INQUIRY_DATA
r_typedef
r_struct
id|_RAID_PHYS_DISK_INQUIRY_DATA
(brace
DECL|member|VendorID
id|U8
id|VendorID
(braket
l_int|8
)braket
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|ProductID
id|U8
id|ProductID
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|ProductRevLevel
id|U8
id|ProductRevLevel
(braket
l_int|4
)braket
suffix:semicolon
multiline_comment|/* 18h */
DECL|member|Info
id|U8
id|Info
(braket
l_int|32
)braket
suffix:semicolon
multiline_comment|/* 1Ch */
DECL|typedef|RAID_PHYS_DISK0_INQUIRY_DATA
DECL|typedef|PTR_RAID_PHYS_DISK0_INQUIRY_DATA
)brace
id|RAID_PHYS_DISK0_INQUIRY_DATA
comma
id|MPI_POINTER
id|PTR_RAID_PHYS_DISK0_INQUIRY_DATA
comma
DECL|typedef|RaidPhysDisk0InquiryData
DECL|typedef|pRaidPhysDisk0InquiryData
id|RaidPhysDisk0InquiryData
comma
id|MPI_POINTER
id|pRaidPhysDisk0InquiryData
suffix:semicolon
DECL|struct|_RAID_PHYS_DISK0_SETTINGS
r_typedef
r_struct
id|_RAID_PHYS_DISK0_SETTINGS
(brace
DECL|member|SepID
id|U8
id|SepID
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|SepBus
id|U8
id|SepBus
suffix:semicolon
multiline_comment|/* 01h */
DECL|member|HotSparePool
id|U8
id|HotSparePool
suffix:semicolon
multiline_comment|/* 02h */
multiline_comment|/* MPI_RAID_HOT_SPARE_POOL_ */
DECL|member|PhysDiskSettings
id|U8
id|PhysDiskSettings
suffix:semicolon
multiline_comment|/* 03h */
DECL|typedef|RAID_PHYS_DISK0_SETTINGS
DECL|typedef|PTR_RAID_PHYS_DISK0_SETTINGS
)brace
id|RAID_PHYS_DISK0_SETTINGS
comma
id|MPI_POINTER
id|PTR_RAID_PHYS_DISK0_SETTINGS
comma
DECL|typedef|RaidPhysDiskSettings_t
DECL|typedef|pRaidPhysDiskSettings_t
id|RaidPhysDiskSettings_t
comma
id|MPI_POINTER
id|pRaidPhysDiskSettings_t
suffix:semicolon
DECL|struct|_RAID_PHYS_DISK0_STATUS
r_typedef
r_struct
id|_RAID_PHYS_DISK0_STATUS
(brace
DECL|member|Flags
id|U8
id|Flags
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|State
id|U8
id|State
suffix:semicolon
multiline_comment|/* 01h */
DECL|member|Reserved
id|U16
id|Reserved
suffix:semicolon
multiline_comment|/* 02h */
DECL|typedef|RAID_PHYS_DISK0_STATUS
DECL|typedef|PTR_RAID_PHYS_DISK0_STATUS
)brace
id|RAID_PHYS_DISK0_STATUS
comma
id|MPI_POINTER
id|PTR_RAID_PHYS_DISK0_STATUS
comma
DECL|typedef|RaidPhysDiskStatus_t
DECL|typedef|pRaidPhysDiskStatus_t
id|RaidPhysDiskStatus_t
comma
id|MPI_POINTER
id|pRaidPhysDiskStatus_t
suffix:semicolon
multiline_comment|/* RAID Volume 2 IM Physical Disk DiskStatus flags */
DECL|macro|MPI_PHYSDISK0_STATUS_FLAG_OUT_OF_SYNC
mdefine_line|#define MPI_PHYSDISK0_STATUS_FLAG_OUT_OF_SYNC           (0x01)
DECL|macro|MPI_PHYSDISK0_STATUS_FLAG_QUIESCED
mdefine_line|#define MPI_PHYSDISK0_STATUS_FLAG_QUIESCED              (0x02)
DECL|macro|MPI_PHYSDISK0_STATUS_ONLINE
mdefine_line|#define MPI_PHYSDISK0_STATUS_ONLINE                     (0x00)
DECL|macro|MPI_PHYSDISK0_STATUS_MISSING
mdefine_line|#define MPI_PHYSDISK0_STATUS_MISSING                    (0x01)
DECL|macro|MPI_PHYSDISK0_STATUS_NOT_COMPATIBLE
mdefine_line|#define MPI_PHYSDISK0_STATUS_NOT_COMPATIBLE             (0x02)
DECL|macro|MPI_PHYSDISK0_STATUS_FAILED
mdefine_line|#define MPI_PHYSDISK0_STATUS_FAILED                     (0x03)
DECL|macro|MPI_PHYSDISK0_STATUS_INITIALIZING
mdefine_line|#define MPI_PHYSDISK0_STATUS_INITIALIZING               (0x04)
DECL|macro|MPI_PHYSDISK0_STATUS_OFFLINE_REQUESTED
mdefine_line|#define MPI_PHYSDISK0_STATUS_OFFLINE_REQUESTED          (0x05)
DECL|macro|MPI_PHYSDISK0_STATUS_FAILED_REQUESTED
mdefine_line|#define MPI_PHYSDISK0_STATUS_FAILED_REQUESTED           (0x06)
DECL|macro|MPI_PHYSDISK0_STATUS_OTHER_OFFLINE
mdefine_line|#define MPI_PHYSDISK0_STATUS_OTHER_OFFLINE              (0xFF)
DECL|struct|_CONFIG_PAGE_RAID_PHYS_DISK_0
r_typedef
r_struct
id|_CONFIG_PAGE_RAID_PHYS_DISK_0
(brace
DECL|member|Header
id|fCONFIG_PAGE_HEADER
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|PhysDiskID
id|U8
id|PhysDiskID
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|PhysDiskBus
id|U8
id|PhysDiskBus
suffix:semicolon
multiline_comment|/* 05h */
DECL|member|PhysDiskIOC
id|U8
id|PhysDiskIOC
suffix:semicolon
multiline_comment|/* 06h */
DECL|member|PhysDiskNum
id|U8
id|PhysDiskNum
suffix:semicolon
multiline_comment|/* 07h */
DECL|member|PhysDiskSettings
id|RAID_PHYS_DISK0_SETTINGS
id|PhysDiskSettings
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|Reserved1
id|U32
id|Reserved1
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|member|Reserved2
id|U32
id|Reserved2
suffix:semicolon
multiline_comment|/* 10h */
DECL|member|Reserved3
id|U32
id|Reserved3
suffix:semicolon
multiline_comment|/* 14h */
DECL|member|DiskIdentifier
id|U8
id|DiskIdentifier
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 18h */
DECL|member|InquiryData
id|RAID_PHYS_DISK0_INQUIRY_DATA
id|InquiryData
suffix:semicolon
multiline_comment|/* 28h */
DECL|member|PhysDiskStatus
id|RAID_PHYS_DISK0_STATUS
id|PhysDiskStatus
suffix:semicolon
multiline_comment|/* 64h */
DECL|member|MaxLBA
id|U32
id|MaxLBA
suffix:semicolon
multiline_comment|/* 68h */
DECL|member|ErrorData
id|RAID_PHYS_DISK0_ERROR_DATA
id|ErrorData
suffix:semicolon
multiline_comment|/* 6Ch */
DECL|typedef|fCONFIG_PAGE_RAID_PHYS_DISK_0
DECL|typedef|PTR_CONFIG_PAGE_RAID_PHYS_DISK_0
)brace
id|fCONFIG_PAGE_RAID_PHYS_DISK_0
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_RAID_PHYS_DISK_0
comma
DECL|typedef|RaidPhysDiskPage0_t
DECL|typedef|pRaidPhysDiskPage0_t
id|RaidPhysDiskPage0_t
comma
id|MPI_POINTER
id|pRaidPhysDiskPage0_t
suffix:semicolon
DECL|macro|MPI_RAIDPHYSDISKPAGE0_PAGEVERSION
mdefine_line|#define MPI_RAIDPHYSDISKPAGE0_PAGEVERSION           (0x00)
multiline_comment|/****************************************************************************&n;*   LAN Config Pages&n;****************************************************************************/
DECL|struct|_CONFIG_PAGE_LAN_0
r_typedef
r_struct
id|_CONFIG_PAGE_LAN_0
(brace
DECL|member|Header
id|ConfigPageHeader_t
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|TxRxModes
id|U16
id|TxRxModes
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|Reserved
id|U16
id|Reserved
suffix:semicolon
multiline_comment|/* 06h */
DECL|member|PacketPrePad
id|U32
id|PacketPrePad
suffix:semicolon
multiline_comment|/* 08h */
DECL|typedef|fCONFIG_PAGE_LAN_0
DECL|typedef|PTR_CONFIG_PAGE_LAN_0
)brace
id|fCONFIG_PAGE_LAN_0
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_LAN_0
comma
DECL|typedef|LANPage0_t
DECL|typedef|pLANPage0_t
id|LANPage0_t
comma
id|MPI_POINTER
id|pLANPage0_t
suffix:semicolon
DECL|macro|MPI_LAN_PAGE0_PAGEVERSION
mdefine_line|#define MPI_LAN_PAGE0_PAGEVERSION                       (0x01)
DECL|macro|MPI_LAN_PAGE0_RETURN_LOOPBACK
mdefine_line|#define MPI_LAN_PAGE0_RETURN_LOOPBACK                   (0x0000)
DECL|macro|MPI_LAN_PAGE0_SUPPRESS_LOOPBACK
mdefine_line|#define MPI_LAN_PAGE0_SUPPRESS_LOOPBACK                 (0x0001)
DECL|macro|MPI_LAN_PAGE0_LOOPBACK_MASK
mdefine_line|#define MPI_LAN_PAGE0_LOOPBACK_MASK                     (0x0001)
DECL|struct|_CONFIG_PAGE_LAN_1
r_typedef
r_struct
id|_CONFIG_PAGE_LAN_1
(brace
DECL|member|Header
id|ConfigPageHeader_t
id|Header
suffix:semicolon
multiline_comment|/* 00h */
DECL|member|Reserved
id|U16
id|Reserved
suffix:semicolon
multiline_comment|/* 04h */
DECL|member|CurrentDeviceState
id|U8
id|CurrentDeviceState
suffix:semicolon
multiline_comment|/* 06h */
DECL|member|Reserved1
id|U8
id|Reserved1
suffix:semicolon
multiline_comment|/* 07h */
DECL|member|MinPacketSize
id|U32
id|MinPacketSize
suffix:semicolon
multiline_comment|/* 08h */
DECL|member|MaxPacketSize
id|U32
id|MaxPacketSize
suffix:semicolon
multiline_comment|/* 0Ch */
DECL|member|HardwareAddressLow
id|U32
id|HardwareAddressLow
suffix:semicolon
multiline_comment|/* 10h */
DECL|member|HardwareAddressHigh
id|U32
id|HardwareAddressHigh
suffix:semicolon
multiline_comment|/* 14h */
DECL|member|MaxWireSpeedLow
id|U32
id|MaxWireSpeedLow
suffix:semicolon
multiline_comment|/* 18h */
DECL|member|MaxWireSpeedHigh
id|U32
id|MaxWireSpeedHigh
suffix:semicolon
multiline_comment|/* 1Ch */
DECL|member|BucketsRemaining
id|U32
id|BucketsRemaining
suffix:semicolon
multiline_comment|/* 20h */
DECL|member|MaxReplySize
id|U32
id|MaxReplySize
suffix:semicolon
multiline_comment|/* 24h */
DECL|member|NegWireSpeedLow
id|U32
id|NegWireSpeedLow
suffix:semicolon
multiline_comment|/* 28h */
DECL|member|NegWireSpeedHigh
id|U32
id|NegWireSpeedHigh
suffix:semicolon
multiline_comment|/* 2Ch */
DECL|typedef|fCONFIG_PAGE_LAN_1
DECL|typedef|PTR_CONFIG_PAGE_LAN_1
)brace
id|fCONFIG_PAGE_LAN_1
comma
id|MPI_POINTER
id|PTR_CONFIG_PAGE_LAN_1
comma
DECL|typedef|LANPage1_t
DECL|typedef|pLANPage1_t
id|LANPage1_t
comma
id|MPI_POINTER
id|pLANPage1_t
suffix:semicolon
DECL|macro|MPI_LAN_PAGE1_PAGEVERSION
mdefine_line|#define MPI_LAN_PAGE1_PAGEVERSION                       (0x03)
DECL|macro|MPI_LAN_PAGE1_DEV_STATE_RESET
mdefine_line|#define MPI_LAN_PAGE1_DEV_STATE_RESET                   (0x00)
DECL|macro|MPI_LAN_PAGE1_DEV_STATE_OPERATIONAL
mdefine_line|#define MPI_LAN_PAGE1_DEV_STATE_OPERATIONAL             (0x01)
macro_line|#endif
eof
