
*** Running vivado
    with args -log riscv_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
Command: synth_design -top riscv_top -part xc7a35tcpg236-1 -fanout_limit 600 -directive FewerCarryChains
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 387.727 ; gain = 98.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [E:/code/HDL/CPU_RISCV/src/riscv_top.v:4]
	Parameter SIM bound to: 0 - type: integer 
	Parameter SYS_CLK_FREQ bound to: 85000000 - type: integer 
	Parameter UART_BAUD_RATE bound to: 115200 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [e:/code/cpu0/cpu0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [e:/code/cpu0/cpu0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [E:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [E:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [E:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 17 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [E:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [E:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [e:/code/cpu0/cpu0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [e:/code/cpu0/cpu0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
WARNING: [Synth 8-350] instance 'PLL' of module 'clk_wiz_0' requires 4 connections, but only 3 given [E:/code/HDL/CPU_RISCV/src/riscv_top.v:28]
INFO: [Synth 8-6157] synthesizing module 'ram' [E:/code/HDL/CPU_RISCV/src/ram.v:3]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_port_ram_sync' [E:/code/HDL/CPU_RISCV/src/common/block_ram/block_ram.v:62]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram_sync' (6#1) [E:/code/HDL/CPU_RISCV/src/common/block_ram/block_ram.v:62]
INFO: [Synth 8-6155] done synthesizing module 'ram' (7#1) [E:/code/HDL/CPU_RISCV/src/ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/code/HDL/CPU_RISCV/src/cpu.v:5]
INFO: [Synth 8-6157] synthesizing module 'Ctrl' [E:/code/HDL/CPU_RISCV/src/core/Ctrl.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl' (8#1) [E:/code/HDL/CPU_RISCV/src/core/Ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'Memory_Ctrl' [E:/code/HDL/CPU_RISCV/src/core/Memory_Ctrl.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Memory_Ctrl' (9#1) [E:/code/HDL/CPU_RISCV/src/core/Memory_Ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'IF' [E:/code/HDL/CPU_RISCV/src/core/IFU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'IF' (10#1) [E:/code/HDL/CPU_RISCV/src/core/IFU.v:4]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/code/HDL/CPU_RISCV/src/core/IDU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (11#1) [E:/code/HDL/CPU_RISCV/src/core/IDU.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID' [E:/code/HDL/CPU_RISCV/src/core/IDU.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ID' (12#1) [E:/code/HDL/CPU_RISCV/src/core/IDU.v:39]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [E:/code/HDL/CPU_RISCV/src/core/Regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (13#1) [E:/code/HDL/CPU_RISCV/src/core/Regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/code/HDL/CPU_RISCV/src/core/EXU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (14#1) [E:/code/HDL/CPU_RISCV/src/core/EXU.v:3]
INFO: [Synth 8-6157] synthesizing module 'EX' [E:/code/HDL/CPU_RISCV/src/core/EXU.v:74]
INFO: [Synth 8-6155] done synthesizing module 'EX' (15#1) [E:/code/HDL/CPU_RISCV/src/core/EXU.v:74]
INFO: [Synth 8-6157] synthesizing module 'MA' [E:/code/HDL/CPU_RISCV/src/core/MAU.v:60]
INFO: [Synth 8-6155] done synthesizing module 'MA' (16#1) [E:/code/HDL/CPU_RISCV/src/core/MAU.v:60]
INFO: [Synth 8-6157] synthesizing module 'WB' [E:/code/HDL/CPU_RISCV/src/core/WBU.v:42]
INFO: [Synth 8-6155] done synthesizing module 'WB' (17#1) [E:/code/HDL/CPU_RISCV/src/core/WBU.v:42]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (18#1) [E:/code/HDL/CPU_RISCV/src/cpu.v:5]
INFO: [Synth 8-6157] synthesizing module 'hci' [E:/code/HDL/CPU_RISCV/src/hci.v:30]
	Parameter SYS_CLK_FREQ bound to: 85000000 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OP_ECHO bound to: 8'b00000000 
	Parameter OP_CPU_REG_RD bound to: 8'b00000001 
	Parameter OP_CPU_REG_WR bound to: 8'b00000010 
	Parameter OP_DBG_BRK bound to: 8'b00000011 
	Parameter OP_DBG_RUN bound to: 8'b00000100 
	Parameter OP_IO_IN bound to: 8'b00000101 
	Parameter OP_QUERY_DBG_BRK bound to: 8'b00000111 
	Parameter OP_QUERY_ERR_CODE bound to: 8'b00001000 
	Parameter OP_MEM_RD bound to: 8'b00001001 
	Parameter OP_MEM_WR bound to: 8'b00001010 
	Parameter OP_DISABLE bound to: 8'b00001011 
	Parameter DBG_UART_PARITY_ERR bound to: 0 - type: integer 
	Parameter DBG_UNKNOWN_OPCODE bound to: 1 - type: integer 
	Parameter S_DISABLED bound to: 5'b00000 
	Parameter S_DECODE bound to: 5'b00001 
	Parameter S_ECHO_STG_0 bound to: 5'b00010 
	Parameter S_ECHO_STG_1 bound to: 5'b00011 
	Parameter S_IO_IN_STG_0 bound to: 5'b00100 
	Parameter S_IO_IN_STG_1 bound to: 5'b00101 
	Parameter S_CPU_REG_RD_STG0 bound to: 5'b00110 
	Parameter S_CPU_REG_RD_STG1 bound to: 5'b00111 
	Parameter S_QUERY_ERR_CODE bound to: 5'b01000 
	Parameter S_MEM_RD_STG_0 bound to: 5'b01001 
	Parameter S_MEM_RD_STG_1 bound to: 5'b01010 
	Parameter S_MEM_WR_STG_0 bound to: 5'b01011 
	Parameter S_MEM_WR_STG_1 bound to: 5'b01100 
	Parameter S_DISABLE bound to: 5'b10000 
	Parameter IO_IN_BUF_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [E:/code/HDL/CPU_RISCV/src/common/fifo/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (19#1) [E:/code/HDL/CPU_RISCV/src/common/fifo/fifo.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart' [E:/code/HDL/CPU_RISCV/src/common/uart/uart.v:28]
	Parameter SYS_CLK_FREQ bound to: 85000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_clk' [E:/code/HDL/CPU_RISCV/src/common/uart/uart_baud_clk.v:29]
	Parameter SYS_CLK_FREQ bound to: 85000000 - type: integer 
	Parameter BAUD bound to: 115200 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter CLKS_PER_OVERSAMPLE_TICK bound to: 16'b0000000000101110 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_clk' (20#1) [E:/code/HDL/CPU_RISCV/src/common/uart/uart_baud_clk.v:29]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [E:/code/HDL/CPU_RISCV/src/common/uart/uart_rx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/code/HDL/CPU_RISCV/src/common/uart/uart_rx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (21#1) [E:/code/HDL/CPU_RISCV/src/common/uart/uart_rx.v:28]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [E:/code/HDL/CPU_RISCV/src/common/uart/uart_tx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/code/HDL/CPU_RISCV/src/common/uart/uart_tx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (22#1) [E:/code/HDL/CPU_RISCV/src/common/uart/uart_tx.v:28]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [E:/code/HDL/CPU_RISCV/src/common/fifo/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (22#1) [E:/code/HDL/CPU_RISCV/src/common/fifo/fifo.v:27]
INFO: [Synth 8-6155] done synthesizing module 'uart' (23#1) [E:/code/HDL/CPU_RISCV/src/common/uart/uart.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [E:/code/HDL/CPU_RISCV/src/hci.v:200]
INFO: [Synth 8-155] case statement is not full and has no default [E:/code/HDL/CPU_RISCV/src/hci.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [E:/code/HDL/CPU_RISCV/src/hci.v:252]
INFO: [Synth 8-155] case statement is not full and has no default [E:/code/HDL/CPU_RISCV/src/hci.v:267]
INFO: [Synth 8-6155] done synthesizing module 'hci' (24#1) [E:/code/HDL/CPU_RISCV/src/hci.v:30]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (25#1) [E:/code/HDL/CPU_RISCV/src/riscv_top.v:4]
WARNING: [Synth 8-3331] design WB has unconnected port stall[2]
WARNING: [Synth 8-3331] design WB has unconnected port stall[1]
WARNING: [Synth 8-3331] design WB has unconnected port stall[0]
WARNING: [Synth 8-3331] design MA has unconnected port stall[4]
WARNING: [Synth 8-3331] design MA has unconnected port stall[2]
WARNING: [Synth 8-3331] design MA has unconnected port stall[1]
WARNING: [Synth 8-3331] design MA has unconnected port stall[0]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[4]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[3]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[0]
WARNING: [Synth 8-3331] design ID has unconnected port inst[0]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[4]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[3]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[2]
WARNING: [Synth 8-3331] design Memory_Ctrl has unconnected port mem_width[2]
WARNING: [Synth 8-3331] design Ctrl has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 497.734 ; gain = 208.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 497.734 ; gain = 208.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 497.734 ; gain = 208.523
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/code/cpu0/cpu0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [e:/code/cpu0/cpu0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'PLL/inst'
Parsing XDC File [e:/code/cpu0/cpu0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [e:/code/cpu0/cpu0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/code/cpu0/cpu0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/code/HDL/CPU_RISCV/src/Basys-3-Master.xdc]
Finished Parsing XDC File [E:/code/HDL/CPU_RISCV/src/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/code/HDL/CPU_RISCV/src/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/code/cpu0/cpu0.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/code/cpu0/cpu0.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/code/cpu0/cpu0.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 909.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 909.438 ; gain = 620.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 909.438 ; gain = 620.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for PLL. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PLL/inst. (constraint file  E:/code/cpu0/cpu0.runs/synth_1/dont_touch.xdc, line 10).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 909.438 ; gain = 620.227
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sta_reg' in module 'Memory_Ctrl'
INFO: [Synth 8-5544] ROM "ram_wr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sta" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sta" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'stall_req_reg' into 'ram_inst_re_reg' [E:/code/HDL/CPU_RISCV/src/core/IFU.v:52]
WARNING: [Synth 8-6014] Unused sequential element stall_req_reg was removed.  [E:/code/HDL/CPU_RISCV/src/core/IFU.v:52]
INFO: [Synth 8-802] inferred FSM for state register 'sta_reg' in module 'IF'
INFO: [Synth 8-5546] ROM "icache_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sta0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ma_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ma_re" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/code/HDL/CPU_RISCV/src/core/EXU.v:106]
INFO: [Synth 8-802] inferred FSM for state register 'sta_reg' in module 'MA'
INFO: [Synth 8-5544] ROM "sta" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "baud_clk_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_data_bit_idx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'hci'
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_err_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hci_io_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE1 |                             0010 |                               10
                 iSTATE0 |                             0100 |                               01
                 iSTATE2 |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sta_reg' using encoding 'one-hot' in module 'Memory_Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               10
                 iSTATE0 |                               10 |                               01
                 iSTATE2 |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sta_reg' using encoding 'sequential' in module 'IF'
WARNING: [Synth 8-327] inferring latch for variable 'reg1_reg' [E:/code/HDL/CPU_RISCV/src/core/IDU.v:195]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_reg' [E:/code/HDL/CPU_RISCV/src/core/IDU.v:210]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                  iSTATE |                               10 |                               01
                 iSTATE2 |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sta_reg' using encoding 'sequential' in module 'MA'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'q_state_reg' in module 'fsm20EDA3A18700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'q_state_reg' in module 'fsm20EDA39CA100'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                S_DECODE |                             0000 |                            00001
            S_ECHO_STG_0 |                             0001 |                            00010
            S_ECHO_STG_1 |                             0010 |                            00011
           S_IO_IN_STG_0 |                             0011 |                            00100
           S_IO_IN_STG_1 |                             0100 |                            00101
        S_QUERY_ERR_CODE |                             0101 |                            01000
          S_MEM_RD_STG_0 |                             0110 |                            01001
          S_MEM_RD_STG_1 |                             0111 |                            01010
          S_MEM_WR_STG_0 |                             1000 |                            01011
          S_MEM_WR_STG_1 |                             1001 |                            01100
       S_CPU_REG_RD_STG0 |                             1010 |                            00110
       S_CPU_REG_RD_STG1 |                             1011 |                            00111
                  iSTATE |                             1100 |                            10000
              S_DISABLED |                             1101 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'q_state_reg' using encoding 'sequential' in module 'hci'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 909.438 ; gain = 620.227
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         3|
|2     |IF__GB0                |           1|     27934|
|3     |IF__GB1                |           1|     10080|
|4     |IF__GB2                |           1|     19660|
|5     |IF__GB3                |           1|     22301|
|6     |IF__GB4                |           1|     27764|
|7     |cpu__GC0               |           1|      7021|
|8     |riscv_top__GC0         |           1|      3220|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 7     
	   3 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 6     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	              136 Bit    Registers := 64    
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---RAMs : 
	            1024K Bit         RAMs := 1     
	               8K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    136 Bit        Muxes := 64    
	   4 Input    136 Bit        Muxes := 64    
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 32    
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 12    
	   4 Input     17 Bit        Muxes := 2     
	   5 Input     17 Bit        Muxes := 1     
	  14 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 15    
	   6 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 13    
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module riscv_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module IF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
+---Registers : 
	              136 Bit    Registers := 64    
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    136 Bit        Muxes := 64    
	   4 Input    136 Bit        Muxes := 64    
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module Memory_Ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 8     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ID 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module RegFile 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module MA 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
Module WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module single_port_ram_sync 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
Module ram 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module uart_baud_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 6     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 7     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module uart 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module hci 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 10    
	   4 Input     17 Bit        Muxes := 2     
	   5 Input     17 Bit        Muxes := 1     
	  14 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "uart_baud_clk_blk/baud_clk_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
RAM Pipeline Warning: Read Address Register Found For RAM ram0/ram_bram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_6/\ram_ctrl0/cnt_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_0/i_0/ram0/ram_bram/ram_reg_mux_sel' (FD) to 'i_0/i_0/ram0/ram_bram/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_0/i_0/ram0/ram_bram/ram_reg_mux_sel__0' (FD) to 'i_0/i_0/ram0/ram_bram/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_0/i_0/ram0/ram_bram/ram_reg_mux_sel__1' (FD) to 'i_0/i_0/ram0/ram_bram/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_0/i_0/ram0/ram_bram/ram_reg_mux_sel__2' (FD) to 'i_0/i_0/ram0/ram_bram/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_0/i_0/ram0/ram_bram/ram_reg_mux_sel__3' (FD) to 'i_0/i_0/ram0/ram_bram/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_0/i_0/ram0/ram_bram/ram_reg_mux_sel__4' (FD) to 'i_0/i_0/ram0/ram_bram/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'i_0/i_0/ram0/ram_bram/ram_reg_mux_sel__5' (FD) to 'i_0/i_0/ram0/ram_bram/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[0]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[1]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[2]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[3]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[4]' (FDSE) to 'pc_reg[4]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[5]' (FDSE) to 'pc_reg[5]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[6]' (FDSE) to 'pc_reg[6]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[7]' (FDSE) to 'pc_reg[7]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[8]' (FDSE) to 'pc_reg[8]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[9]' (FDSE) to 'pc_reg[9]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[10]' (FDSE) to 'pc_reg[10]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[11]' (FDSE) to 'pc_reg[11]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[12]' (FDSE) to 'pc_reg[12]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[13]' (FDSE) to 'pc_reg[13]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[14]' (FDSE) to 'pc_reg[14]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[15]' (FDSE) to 'pc_reg[15]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[16]' (FDSE) to 'pc_reg[16]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[17]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[18]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[19]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[20]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[21]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[22]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[23]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[24]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[25]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[26]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[27]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[28]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[29]' (FDSE) to 'ram_inst_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'ram_inst_addr_reg[30]' (FDSE) to 'ram_inst_addr_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:01 . Memory (MB): peak = 909.438 ; gain = 620.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|single_port_ram_sync: | ram_reg    | 128 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object                                  | Inference | Size (Depth x Width) | Primitives                   | 
+------------+---------------------------------------------+-----------+----------------------+------------------------------+
|riscv_top   | regfile0/registers_reg                      | Implied   | 32 x 32              | RAM32M x 12                  | 
|riscv_top   | hci0/io_in_fifo/q_data_array_reg            | Implied   | 1 K x 8              | RAM64X1D x 32  RAM64M x 32   | 
|riscv_top   | hci0/uart_blk/uart_tx_fifo/q_data_array_reg | Implied   | 1 K x 8              | RAM64X1D x 32  RAM64M x 32   | 
|riscv_top   | hci0/uart_blk/uart_rx_fifo/q_data_array_reg | Implied   | 8 x 8                | RAM32M x 2                   | 
+------------+---------------------------------------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/i_0/ram0/ram_bram/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         3|
|2     |IF__GB0                |           1|      5318|
|3     |IF__GB1                |           1|      4032|
|4     |IF__GB2                |           1|      2535|
|5     |IF__GB3                |           1|      2329|
|6     |IF__GB4                |           1|      3937|
|7     |cpu__GC0               |           1|      4226|
|8     |riscv_top__GC0         |           1|      2054|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:11 . Memory (MB): peak = 909.438 ; gain = 620.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:04 . Memory (MB): peak = 1413.125 ; gain = 1123.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|single_port_ram_sync: | ram_reg    | 128 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+---------------------------------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object                                  | Inference | Size (Depth x Width) | Primitives                   | 
+------------+---------------------------------------------+-----------+----------------------+------------------------------+
|riscv_top   | hci0/io_in_fifo/q_data_array_reg            | Implied   | 1 K x 8              | RAM64X1D x 32  RAM64M x 32   | 
|riscv_top   | regfile0/registers_reg                      | Implied   | 32 x 32              | RAM32M x 12                  | 
|riscv_top   | hci0/uart_blk/uart_rx_fifo/q_data_array_reg | Implied   | 8 x 8                | RAM32M x 2                   | 
|riscv_top   | hci0/uart_blk/uart_tx_fifo/q_data_array_reg | Implied   | 1 K x 8              | RAM64X1D x 32  RAM64M x 32   | 
+------------+---------------------------------------------+-----------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         3|
|2     |IF__GB2                |           1|      2463|
|3     |IF__GB3                |           1|      2265|
|4     |riscv_top_GT0          |           1|     19048|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/hci0/io_in_fifo/q_rd_ptr_reg_rep[5]' (FDRE) to 'i_0/hci0/io_in_fifo/q_rd_ptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/io_in_fifo/q_rd_ptr_reg_rep[3]' (FDRE) to 'i_0/hci0/io_in_fifo/q_rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/io_in_fifo/q_rd_ptr_reg_rep[0]' (FDRE) to 'i_0/hci0/io_in_fifo/q_rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/io_in_fifo/q_rd_ptr_reg_rep[1]' (FDRE) to 'i_0/hci0/io_in_fifo/q_rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/io_in_fifo/q_rd_ptr_reg_rep[2]' (FDRE) to 'i_0/hci0/io_in_fifo/q_rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/io_in_fifo/q_rd_ptr_reg_rep[4]' (FDRE) to 'i_0/hci0/io_in_fifo/q_rd_ptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/io_in_fifo/q_rd_ptr_reg_rep[7]' (FDRE) to 'i_0/hci0/io_in_fifo/q_rd_ptr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/io_in_fifo/q_rd_ptr_reg_rep[6]' (FDRE) to 'i_0/hci0/io_in_fifo/q_rd_ptr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/io_in_fifo/q_rd_ptr_reg_rep[8]' (FDRE) to 'i_0/hci0/io_in_fifo/q_rd_ptr_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/io_in_fifo/q_rd_ptr_reg_rep[9]' (FDRE) to 'i_0/hci0/io_in_fifo/q_rd_ptr_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[5]' (FDRE) to 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[3]' (FDRE) to 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[0]' (FDRE) to 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[1]' (FDRE) to 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[2]' (FDRE) to 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[4]' (FDRE) to 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[6]' (FDRE) to 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[7]' (FDRE) to 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[8]' (FDRE) to 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[9]' (FDRE) to 'i_0/hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[9]'
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:02:24 . Memory (MB): peak = 1413.125 ; gain = 1123.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         3|
|2     |IF__GB2                |           1|      2416|
|3     |IF__GB3                |           1|      2186|
|4     |riscv_top_GT0          |           1|     10974|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:02:27 . Memory (MB): peak = 1413.125 ; gain = 1123.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:02:27 . Memory (MB): peak = 1413.125 ; gain = 1123.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:29 . Memory (MB): peak = 1413.125 ; gain = 1123.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:02:29 . Memory (MB): peak = 1413.125 ; gain = 1123.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:02:29 . Memory (MB): peak = 1413.125 ; gain = 1123.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:02:29 . Memory (MB): peak = 1413.125 ; gain = 1123.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |    80|
|3     |LUT1       |    24|
|4     |LUT2       |   150|
|5     |LUT3       |   250|
|6     |LUT4       |   321|
|7     |LUT5       |   364|
|8     |LUT6       |  3300|
|9     |MUXF7      |  1150|
|10    |MUXF8      |   519|
|11    |PLLE2_ADV  |     1|
|12    |RAM32M     |    14|
|13    |RAM64M     |    64|
|14    |RAM64X1D   |    64|
|15    |RAMB36E1   |    16|
|16    |RAMB36E1_1 |    16|
|17    |FDCE       |    59|
|18    |FDPE       |     6|
|19    |FDRE       |  9120|
|20    |FDSE       |    20|
|21    |LDC        |    64|
|22    |IBUF       |     3|
|23    |OBUF       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------+---------------------+------+
|      |Instance                |Module               |Cells |
+------+------------------------+---------------------+------+
|1     |top                     |                     | 15611|
|2     |  PLL                   |clk_wiz_0            |     4|
|3     |    inst                |clk_wiz_0_clk_wiz    |     4|
|4     |  cpu0                  |cpu                  | 14598|
|5     |    regfile0            |RegFile              |    12|
|6     |    ex0                 |EX                   |    16|
|7     |    id0                 |ID                   |   196|
|8     |    id_ex0              |ID_EX                |   620|
|9     |    if0                 |IF                   | 12647|
|10    |    if_id0              |IF_ID                |   314|
|11    |    ma0                 |MA                   |   214|
|12    |    ram_ctrl0           |Memory_Ctrl          |   534|
|13    |    wb0                 |WB                   |    45|
|14    |  hci0                  |hci                  |   952|
|15    |    io_in_fifo          |fifo                 |   216|
|16    |    uart_blk            |uart                 |   521|
|17    |      uart_baud_clk_blk |uart_baud_clk        |    44|
|18    |      uart_rx_blk       |uart_rx              |    51|
|19    |      uart_rx_fifo      |fifo__parameterized0 |   134|
|20    |      uart_tx_blk       |uart_tx              |    57|
|21    |      uart_tx_fifo      |fifo_0               |   233|
|22    |  ram0                  |ram                  |    49|
|23    |    ram_bram            |single_port_ram_sync |    49|
+------+------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:02:29 . Memory (MB): peak = 1413.125 ; gain = 1123.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:02:19 . Memory (MB): peak = 1413.125 ; gain = 712.211
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:02:30 . Memory (MB): peak = 1413.125 ; gain = 1123.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1991 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'riscv_top' is not ideal for floorplanning, since the cellview 'IF' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  LDC => LDCE: 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
293 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:34 . Memory (MB): peak = 1413.125 ; gain = 1135.391
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/code/cpu0/cpu0.runs/synth_1/riscv_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_top_utilization_synth.rpt -pb riscv_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1413.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan  5 11:44:40 2019...
