
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e44  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002f50  08002f50  00012f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f74  08002f74  00020160  2**0
                  CONTENTS
  4 .ARM          00000000  08002f74  08002f74  00020160  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002f74  08002f74  00020160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f74  08002f74  00012f74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f78  08002f78  00012f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000160  20000000  08002f7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  20000160  080030dc  00020160  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000254  080030dc  00020254  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020160  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009c91  00000000  00000000  00020189  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bcf  00000000  00000000  00029e1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  0002b9f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000980  00000000  00000000  0002c458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016afb  00000000  00000000  0002cdd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b504  00000000  00000000  000438d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082956  00000000  00000000  0004edd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d172d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029c8  00000000  00000000  000d1780  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000160 	.word	0x20000160
 8000128:	00000000 	.word	0x00000000
 800012c:	08002f38 	.word	0x08002f38

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000164 	.word	0x20000164
 8000148:	08002f38 	.word	0x08002f38

0800014c <updateLedBuffer_0>:

int red_counter_buffer_temp = DEFAULT_RED_COUNTER;
int amber_counter_buffer_temp = DEFAULT_AMBER_COUNTER;
int green_counter_buffer_temp = DEFAULT_GREEN_COUNTER;

void updateLedBuffer_0(int num) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	led_buffer_0[0] = num / 10;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	4a0d      	ldr	r2, [pc, #52]	; (800018c <updateLedBuffer_0+0x40>)
 8000158:	fb82 1203 	smull	r1, r2, r2, r3
 800015c:	1092      	asrs	r2, r2, #2
 800015e:	17db      	asrs	r3, r3, #31
 8000160:	1ad3      	subs	r3, r2, r3
 8000162:	4a0b      	ldr	r2, [pc, #44]	; (8000190 <updateLedBuffer_0+0x44>)
 8000164:	6013      	str	r3, [r2, #0]
	led_buffer_0[1] = num % 10;
 8000166:	6879      	ldr	r1, [r7, #4]
 8000168:	4b08      	ldr	r3, [pc, #32]	; (800018c <updateLedBuffer_0+0x40>)
 800016a:	fb83 2301 	smull	r2, r3, r3, r1
 800016e:	109a      	asrs	r2, r3, #2
 8000170:	17cb      	asrs	r3, r1, #31
 8000172:	1ad2      	subs	r2, r2, r3
 8000174:	4613      	mov	r3, r2
 8000176:	009b      	lsls	r3, r3, #2
 8000178:	4413      	add	r3, r2
 800017a:	005b      	lsls	r3, r3, #1
 800017c:	1aca      	subs	r2, r1, r3
 800017e:	4b04      	ldr	r3, [pc, #16]	; (8000190 <updateLedBuffer_0+0x44>)
 8000180:	605a      	str	r2, [r3, #4]
}
 8000182:	bf00      	nop
 8000184:	370c      	adds	r7, #12
 8000186:	46bd      	mov	sp, r7
 8000188:	bc80      	pop	{r7}
 800018a:	4770      	bx	lr
 800018c:	66666667 	.word	0x66666667
 8000190:	2000018c 	.word	0x2000018c

08000194 <updateLedBuffer_1>:

void updateLedBuffer_1(int num) {
 8000194:	b480      	push	{r7}
 8000196:	b083      	sub	sp, #12
 8000198:	af00      	add	r7, sp, #0
 800019a:	6078      	str	r0, [r7, #4]
	led_buffer_1[0] = num / 10;
 800019c:	687b      	ldr	r3, [r7, #4]
 800019e:	4a0d      	ldr	r2, [pc, #52]	; (80001d4 <updateLedBuffer_1+0x40>)
 80001a0:	fb82 1203 	smull	r1, r2, r2, r3
 80001a4:	1092      	asrs	r2, r2, #2
 80001a6:	17db      	asrs	r3, r3, #31
 80001a8:	1ad3      	subs	r3, r2, r3
 80001aa:	4a0b      	ldr	r2, [pc, #44]	; (80001d8 <updateLedBuffer_1+0x44>)
 80001ac:	6013      	str	r3, [r2, #0]
	led_buffer_1[1] = num % 10;
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	4b08      	ldr	r3, [pc, #32]	; (80001d4 <updateLedBuffer_1+0x40>)
 80001b2:	fb83 2301 	smull	r2, r3, r3, r1
 80001b6:	109a      	asrs	r2, r3, #2
 80001b8:	17cb      	asrs	r3, r1, #31
 80001ba:	1ad2      	subs	r2, r2, r3
 80001bc:	4613      	mov	r3, r2
 80001be:	009b      	lsls	r3, r3, #2
 80001c0:	4413      	add	r3, r2
 80001c2:	005b      	lsls	r3, r3, #1
 80001c4:	1aca      	subs	r2, r1, r3
 80001c6:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <updateLedBuffer_1+0x44>)
 80001c8:	605a      	str	r2, [r3, #4]
}
 80001ca:	bf00      	nop
 80001cc:	370c      	adds	r7, #12
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bc80      	pop	{r7}
 80001d2:	4770      	bx	lr
 80001d4:	66666667 	.word	0x66666667
 80001d8:	20000194 	.word	0x20000194

080001dc <get_red_counter_buffer>:

int get_red_counter_buffer(void) {
 80001dc:	b480      	push	{r7}
 80001de:	af00      	add	r7, sp, #0
	return red_counter_buffer;
 80001e0:	4b02      	ldr	r3, [pc, #8]	; (80001ec <get_red_counter_buffer+0x10>)
 80001e2:	681b      	ldr	r3, [r3, #0]
}
 80001e4:	4618      	mov	r0, r3
 80001e6:	46bd      	mov	sp, r7
 80001e8:	bc80      	pop	{r7}
 80001ea:	4770      	bx	lr
 80001ec:	20000004 	.word	0x20000004

080001f0 <get_amber_counter_buffer>:

int get_amber_counter_buffer(void) {
 80001f0:	b480      	push	{r7}
 80001f2:	af00      	add	r7, sp, #0
	return amber_counter_buffer;
 80001f4:	4b02      	ldr	r3, [pc, #8]	; (8000200 <get_amber_counter_buffer+0x10>)
 80001f6:	681b      	ldr	r3, [r3, #0]
}
 80001f8:	4618      	mov	r0, r3
 80001fa:	46bd      	mov	sp, r7
 80001fc:	bc80      	pop	{r7}
 80001fe:	4770      	bx	lr
 8000200:	20000008 	.word	0x20000008

08000204 <get_green_counter_buffer>:

int get_green_counter_buffer(void) {
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0
	return green_counter_buffer;
 8000208:	4b02      	ldr	r3, [pc, #8]	; (8000214 <get_green_counter_buffer+0x10>)
 800020a:	681b      	ldr	r3, [r3, #0]
}
 800020c:	4618      	mov	r0, r3
 800020e:	46bd      	mov	sp, r7
 8000210:	bc80      	pop	{r7}
 8000212:	4770      	bx	lr
 8000214:	2000000c 	.word	0x2000000c

08000218 <balanceCounterInMode>:

void balanceCounterInMode(int mode) {
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
	// Priority: RED -> GREEN -> AMBER & Ensure not change the lastest modified_color counter
	switch (mode) {
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	2b03      	cmp	r3, #3
 8000224:	d019      	beq.n	800025a <balanceCounterInMode+0x42>
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	2b03      	cmp	r3, #3
 800022a:	dc2c      	bgt.n	8000286 <balanceCounterInMode+0x6e>
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	2b01      	cmp	r3, #1
 8000230:	d003      	beq.n	800023a <balanceCounterInMode+0x22>
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	2b02      	cmp	r3, #2
 8000236:	d008      	beq.n	800024a <balanceCounterInMode+0x32>
			} else {
				amber_counter_buffer = red_counter_buffer - green_counter_buffer;
			}
			break;
		default:
			break;
 8000238:	e025      	b.n	8000286 <balanceCounterInMode+0x6e>
			green_counter_buffer = red_counter_buffer - amber_counter_buffer;
 800023a:	4b26      	ldr	r3, [pc, #152]	; (80002d4 <balanceCounterInMode+0xbc>)
 800023c:	681a      	ldr	r2, [r3, #0]
 800023e:	4b26      	ldr	r3, [pc, #152]	; (80002d8 <balanceCounterInMode+0xc0>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	1ad3      	subs	r3, r2, r3
 8000244:	4a25      	ldr	r2, [pc, #148]	; (80002dc <balanceCounterInMode+0xc4>)
 8000246:	6013      	str	r3, [r2, #0]
			break;
 8000248:	e01e      	b.n	8000288 <balanceCounterInMode+0x70>
			green_counter_buffer = red_counter_buffer - amber_counter_buffer;
 800024a:	4b22      	ldr	r3, [pc, #136]	; (80002d4 <balanceCounterInMode+0xbc>)
 800024c:	681a      	ldr	r2, [r3, #0]
 800024e:	4b22      	ldr	r3, [pc, #136]	; (80002d8 <balanceCounterInMode+0xc0>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	1ad3      	subs	r3, r2, r3
 8000254:	4a21      	ldr	r2, [pc, #132]	; (80002dc <balanceCounterInMode+0xc4>)
 8000256:	6013      	str	r3, [r2, #0]
			break;
 8000258:	e016      	b.n	8000288 <balanceCounterInMode+0x70>
			if (green_counter_buffer >= red_counter_buffer) {
 800025a:	4b20      	ldr	r3, [pc, #128]	; (80002dc <balanceCounterInMode+0xc4>)
 800025c:	681a      	ldr	r2, [r3, #0]
 800025e:	4b1d      	ldr	r3, [pc, #116]	; (80002d4 <balanceCounterInMode+0xbc>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	429a      	cmp	r2, r3
 8000264:	db07      	blt.n	8000276 <balanceCounterInMode+0x5e>
				red_counter_buffer = green_counter_buffer + amber_counter_buffer;
 8000266:	4b1d      	ldr	r3, [pc, #116]	; (80002dc <balanceCounterInMode+0xc4>)
 8000268:	681a      	ldr	r2, [r3, #0]
 800026a:	4b1b      	ldr	r3, [pc, #108]	; (80002d8 <balanceCounterInMode+0xc0>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	4413      	add	r3, r2
 8000270:	4a18      	ldr	r2, [pc, #96]	; (80002d4 <balanceCounterInMode+0xbc>)
 8000272:	6013      	str	r3, [r2, #0]
			break;
 8000274:	e008      	b.n	8000288 <balanceCounterInMode+0x70>
				amber_counter_buffer = red_counter_buffer - green_counter_buffer;
 8000276:	4b17      	ldr	r3, [pc, #92]	; (80002d4 <balanceCounterInMode+0xbc>)
 8000278:	681a      	ldr	r2, [r3, #0]
 800027a:	4b18      	ldr	r3, [pc, #96]	; (80002dc <balanceCounterInMode+0xc4>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	1ad3      	subs	r3, r2, r3
 8000280:	4a15      	ldr	r2, [pc, #84]	; (80002d8 <balanceCounterInMode+0xc0>)
 8000282:	6013      	str	r3, [r2, #0]
			break;
 8000284:	e000      	b.n	8000288 <balanceCounterInMode+0x70>
			break;
 8000286:	bf00      	nop
	}

	if (red_counter_buffer < 0 || amber_counter_buffer < 0 || green_counter_buffer < 0) {
 8000288:	4b12      	ldr	r3, [pc, #72]	; (80002d4 <balanceCounterInMode+0xbc>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	2b00      	cmp	r3, #0
 800028e:	db07      	blt.n	80002a0 <balanceCounterInMode+0x88>
 8000290:	4b11      	ldr	r3, [pc, #68]	; (80002d8 <balanceCounterInMode+0xc0>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	2b00      	cmp	r3, #0
 8000296:	db03      	blt.n	80002a0 <balanceCounterInMode+0x88>
 8000298:	4b10      	ldr	r3, [pc, #64]	; (80002dc <balanceCounterInMode+0xc4>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	2b00      	cmp	r3, #0
 800029e:	da08      	bge.n	80002b2 <balanceCounterInMode+0x9a>
		red_counter_buffer = DEFAULT_RED_COUNTER;
 80002a0:	4b0c      	ldr	r3, [pc, #48]	; (80002d4 <balanceCounterInMode+0xbc>)
 80002a2:	2205      	movs	r2, #5
 80002a4:	601a      	str	r2, [r3, #0]
		amber_counter_buffer = DEFAULT_AMBER_COUNTER;
 80002a6:	4b0c      	ldr	r3, [pc, #48]	; (80002d8 <balanceCounterInMode+0xc0>)
 80002a8:	2202      	movs	r2, #2
 80002aa:	601a      	str	r2, [r3, #0]
		green_counter_buffer = DEFAULT_GREEN_COUNTER;
 80002ac:	4b0b      	ldr	r3, [pc, #44]	; (80002dc <balanceCounterInMode+0xc4>)
 80002ae:	2203      	movs	r2, #3
 80002b0:	601a      	str	r2, [r3, #0]
	}

	// Update temp buffer
	red_counter_buffer_temp = red_counter_buffer;
 80002b2:	4b08      	ldr	r3, [pc, #32]	; (80002d4 <balanceCounterInMode+0xbc>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	4a0a      	ldr	r2, [pc, #40]	; (80002e0 <balanceCounterInMode+0xc8>)
 80002b8:	6013      	str	r3, [r2, #0]
	amber_counter_buffer_temp = amber_counter_buffer;
 80002ba:	4b07      	ldr	r3, [pc, #28]	; (80002d8 <balanceCounterInMode+0xc0>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4a09      	ldr	r2, [pc, #36]	; (80002e4 <balanceCounterInMode+0xcc>)
 80002c0:	6013      	str	r3, [r2, #0]
	green_counter_buffer_temp = green_counter_buffer;
 80002c2:	4b06      	ldr	r3, [pc, #24]	; (80002dc <balanceCounterInMode+0xc4>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	4a08      	ldr	r2, [pc, #32]	; (80002e8 <balanceCounterInMode+0xd0>)
 80002c8:	6013      	str	r3, [r2, #0]
}
 80002ca:	bf00      	nop
 80002cc:	370c      	adds	r7, #12
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bc80      	pop	{r7}
 80002d2:	4770      	bx	lr
 80002d4:	20000004 	.word	0x20000004
 80002d8:	20000008 	.word	0x20000008
 80002dc:	2000000c 	.word	0x2000000c
 80002e0:	20000010 	.word	0x20000010
 80002e4:	20000014 	.word	0x20000014
 80002e8:	20000018 	.word	0x20000018

080002ec <fsm_for_input_processing>:

void fsm_for_input_processing(void) {
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b082      	sub	sp, #8
 80002f0:	af00      	add	r7, sp, #0
	// Input_processing for button 1
	switch (button1State) {
 80002f2:	4bab      	ldr	r3, [pc, #684]	; (80005a0 <fsm_for_input_processing+0x2b4>)
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	2b02      	cmp	r3, #2
 80002f8:	d06e      	beq.n	80003d8 <fsm_for_input_processing+0xec>
 80002fa:	2b02      	cmp	r3, #2
 80002fc:	dc76      	bgt.n	80003ec <fsm_for_input_processing+0x100>
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d002      	beq.n	8000308 <fsm_for_input_processing+0x1c>
 8000302:	2b01      	cmp	r3, #1
 8000304:	d00e      	beq.n	8000324 <fsm_for_input_processing+0x38>
		case BUTTON_PRESSED_MORE_THAN_1S:
			if (!is_button_pressed(BUTTON_FOR_MODE)) {
				button1State = BUTTON_RELEASED;
			}
			break;
		default: break;
 8000306:	e071      	b.n	80003ec <fsm_for_input_processing+0x100>
			if (is_button_pressed(BUTTON_FOR_MODE)) {
 8000308:	2000      	movs	r0, #0
 800030a:	f000 fb39 	bl	8000980 <is_button_pressed>
 800030e:	4603      	mov	r3, r0
 8000310:	2b00      	cmp	r3, #0
 8000312:	d003      	beq.n	800031c <fsm_for_input_processing+0x30>
				button1State = BUTTON_PRESSED;
 8000314:	4ba2      	ldr	r3, [pc, #648]	; (80005a0 <fsm_for_input_processing+0x2b4>)
 8000316:	2201      	movs	r2, #1
 8000318:	701a      	strb	r2, [r3, #0]
			break;
 800031a:	e06c      	b.n	80003f6 <fsm_for_input_processing+0x10a>
			else button1_toggle_flag = 0;
 800031c:	4ba1      	ldr	r3, [pc, #644]	; (80005a4 <fsm_for_input_processing+0x2b8>)
 800031e:	2200      	movs	r2, #0
 8000320:	601a      	str	r2, [r3, #0]
			break;
 8000322:	e068      	b.n	80003f6 <fsm_for_input_processing+0x10a>
			if (checkTimerFlag(tmr_btn_press) && !button1_toggle_flag) {
 8000324:	2001      	movs	r0, #1
 8000326:	f001 fa53 	bl	80017d0 <checkTimerFlag>
 800032a:	4603      	mov	r3, r0
 800032c:	2b00      	cmp	r3, #0
 800032e:	d03f      	beq.n	80003b0 <fsm_for_input_processing+0xc4>
 8000330:	4b9c      	ldr	r3, [pc, #624]	; (80005a4 <fsm_for_input_processing+0x2b8>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	2b00      	cmp	r3, #0
 8000336:	d13b      	bne.n	80003b0 <fsm_for_input_processing+0xc4>
				resetTimer(tmr_btn_press);
 8000338:	2001      	movs	r0, #1
 800033a:	f001 fa1f 	bl	800177c <resetTimer>
				button1_toggle_flag = 1;
 800033e:	4b99      	ldr	r3, [pc, #612]	; (80005a4 <fsm_for_input_processing+0x2b8>)
 8000340:	2201      	movs	r2, #1
 8000342:	601a      	str	r2, [r3, #0]
				if (mode == N0_OF_MODES - 1) {
 8000344:	4b98      	ldr	r3, [pc, #608]	; (80005a8 <fsm_for_input_processing+0x2bc>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	1e5a      	subs	r2, r3, #1
 800034a:	4b98      	ldr	r3, [pc, #608]	; (80005ac <fsm_for_input_processing+0x2c0>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	429a      	cmp	r2, r3
 8000350:	d120      	bne.n	8000394 <fsm_for_input_processing+0xa8>
					led0_status = GREEN;
 8000352:	4b97      	ldr	r3, [pc, #604]	; (80005b0 <fsm_for_input_processing+0x2c4>)
 8000354:	2202      	movs	r2, #2
 8000356:	701a      	strb	r2, [r3, #0]
					led1_status = RED;
 8000358:	4b96      	ldr	r3, [pc, #600]	; (80005b4 <fsm_for_input_processing+0x2c8>)
 800035a:	2200      	movs	r2, #0
 800035c:	701a      	strb	r2, [r3, #0]
					red_counter_0 = red_counter_buffer;
 800035e:	4b96      	ldr	r3, [pc, #600]	; (80005b8 <fsm_for_input_processing+0x2cc>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	4a96      	ldr	r2, [pc, #600]	; (80005bc <fsm_for_input_processing+0x2d0>)
 8000364:	6013      	str	r3, [r2, #0]
					red_counter_1 = red_counter_buffer;
 8000366:	4b94      	ldr	r3, [pc, #592]	; (80005b8 <fsm_for_input_processing+0x2cc>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	4a95      	ldr	r2, [pc, #596]	; (80005c0 <fsm_for_input_processing+0x2d4>)
 800036c:	6013      	str	r3, [r2, #0]
					amber_counter_0 = amber_counter_buffer;
 800036e:	4b95      	ldr	r3, [pc, #596]	; (80005c4 <fsm_for_input_processing+0x2d8>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	4a95      	ldr	r2, [pc, #596]	; (80005c8 <fsm_for_input_processing+0x2dc>)
 8000374:	6013      	str	r3, [r2, #0]
					amber_counter_1 = amber_counter_buffer;
 8000376:	4b93      	ldr	r3, [pc, #588]	; (80005c4 <fsm_for_input_processing+0x2d8>)
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	4a94      	ldr	r2, [pc, #592]	; (80005cc <fsm_for_input_processing+0x2e0>)
 800037c:	6013      	str	r3, [r2, #0]
					green_counter_0 = green_counter_buffer;
 800037e:	4b94      	ldr	r3, [pc, #592]	; (80005d0 <fsm_for_input_processing+0x2e4>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	4a94      	ldr	r2, [pc, #592]	; (80005d4 <fsm_for_input_processing+0x2e8>)
 8000384:	6013      	str	r3, [r2, #0]
					green_counter_1 = green_counter_buffer;
 8000386:	4b92      	ldr	r3, [pc, #584]	; (80005d0 <fsm_for_input_processing+0x2e4>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	4a93      	ldr	r2, [pc, #588]	; (80005d8 <fsm_for_input_processing+0x2ec>)
 800038c:	6013      	str	r3, [r2, #0]
					resetTimer(tmr_traffic_clk);
 800038e:	2000      	movs	r0, #0
 8000390:	f001 f9f4 	bl	800177c <resetTimer>
				mode = (mode + 1) % N0_OF_MODES;
 8000394:	4b85      	ldr	r3, [pc, #532]	; (80005ac <fsm_for_input_processing+0x2c0>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	3301      	adds	r3, #1
 800039a:	4a83      	ldr	r2, [pc, #524]	; (80005a8 <fsm_for_input_processing+0x2bc>)
 800039c:	6812      	ldr	r2, [r2, #0]
 800039e:	fb93 f1f2 	sdiv	r1, r3, r2
 80003a2:	fb02 f201 	mul.w	r2, r2, r1
 80003a6:	1a9b      	subs	r3, r3, r2
 80003a8:	4a80      	ldr	r2, [pc, #512]	; (80005ac <fsm_for_input_processing+0x2c0>)
 80003aa:	6013      	str	r3, [r2, #0]
				clearAllLeds();
 80003ac:	f000 fc72 	bl	8000c94 <clearAllLeds>
			if (!is_button_pressed_1s(BUTTON_FOR_MODE)) {
 80003b0:	2000      	movs	r0, #0
 80003b2:	f000 faff 	bl	80009b4 <is_button_pressed_1s>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d103      	bne.n	80003c4 <fsm_for_input_processing+0xd8>
				button1State = BUTTON_RELEASED;
 80003bc:	4b78      	ldr	r3, [pc, #480]	; (80005a0 <fsm_for_input_processing+0x2b4>)
 80003be:	2200      	movs	r2, #0
 80003c0:	701a      	strb	r2, [r3, #0]
			break;
 80003c2:	e015      	b.n	80003f0 <fsm_for_input_processing+0x104>
				if (is_button_pressed_1s(BUTTON_FOR_MODE)) {
 80003c4:	2000      	movs	r0, #0
 80003c6:	f000 faf5 	bl	80009b4 <is_button_pressed_1s>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d00f      	beq.n	80003f0 <fsm_for_input_processing+0x104>
					button1State = BUTTON_PRESSED_MORE_THAN_1S;
 80003d0:	4b73      	ldr	r3, [pc, #460]	; (80005a0 <fsm_for_input_processing+0x2b4>)
 80003d2:	2202      	movs	r2, #2
 80003d4:	701a      	strb	r2, [r3, #0]
			break;
 80003d6:	e00b      	b.n	80003f0 <fsm_for_input_processing+0x104>
			if (!is_button_pressed(BUTTON_FOR_MODE)) {
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 fad1 	bl	8000980 <is_button_pressed>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d107      	bne.n	80003f4 <fsm_for_input_processing+0x108>
				button1State = BUTTON_RELEASED;
 80003e4:	4b6e      	ldr	r3, [pc, #440]	; (80005a0 <fsm_for_input_processing+0x2b4>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	701a      	strb	r2, [r3, #0]
			break;
 80003ea:	e003      	b.n	80003f4 <fsm_for_input_processing+0x108>
		default: break;
 80003ec:	bf00      	nop
 80003ee:	e002      	b.n	80003f6 <fsm_for_input_processing+0x10a>
			break;
 80003f0:	bf00      	nop
 80003f2:	e000      	b.n	80003f6 <fsm_for_input_processing+0x10a>
			break;
 80003f4:	bf00      	nop
	}

	// Input_processing for button 2
	switch (button2State) {
 80003f6:	4b79      	ldr	r3, [pc, #484]	; (80005dc <fsm_for_input_processing+0x2f0>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	2b02      	cmp	r3, #2
 80003fc:	f000 8088 	beq.w	8000510 <fsm_for_input_processing+0x224>
 8000400:	2b02      	cmp	r3, #2
 8000402:	f300 8110 	bgt.w	8000626 <fsm_for_input_processing+0x33a>
 8000406:	2b00      	cmp	r3, #0
 8000408:	d002      	beq.n	8000410 <fsm_for_input_processing+0x124>
 800040a:	2b01      	cmp	r3, #1
 800040c:	d06b      	beq.n	80004e6 <fsm_for_input_processing+0x1fa>
						break;
					default: break;
				}
			}
			break;
		default: break;
 800040e:	e10a      	b.n	8000626 <fsm_for_input_processing+0x33a>
			if (is_button_pressed(BUTTON_FOR_MODIFY)) {
 8000410:	2001      	movs	r0, #1
 8000412:	f000 fab5 	bl	8000980 <is_button_pressed>
 8000416:	4603      	mov	r3, r0
 8000418:	2b00      	cmp	r3, #0
 800041a:	d05c      	beq.n	80004d6 <fsm_for_input_processing+0x1ea>
				button2State = BUTTON_PRESSED;
 800041c:	4b6f      	ldr	r3, [pc, #444]	; (80005dc <fsm_for_input_processing+0x2f0>)
 800041e:	2201      	movs	r2, #1
 8000420:	701a      	strb	r2, [r3, #0]
				if (checkTimerFlag(tmr_btn_press) && !button2_toggle_flag) {
 8000422:	2001      	movs	r0, #1
 8000424:	f001 f9d4 	bl	80017d0 <checkTimerFlag>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d057      	beq.n	80004de <fsm_for_input_processing+0x1f2>
 800042e:	4b6c      	ldr	r3, [pc, #432]	; (80005e0 <fsm_for_input_processing+0x2f4>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	2b00      	cmp	r3, #0
 8000434:	d153      	bne.n	80004de <fsm_for_input_processing+0x1f2>
					resetTimer(tmr_btn_press);
 8000436:	2001      	movs	r0, #1
 8000438:	f001 f9a0 	bl	800177c <resetTimer>
					button2_toggle_flag = 1; // Ensure increase only one time
 800043c:	4b68      	ldr	r3, [pc, #416]	; (80005e0 <fsm_for_input_processing+0x2f4>)
 800043e:	2201      	movs	r2, #1
 8000440:	601a      	str	r2, [r3, #0]
					switch (mode) {
 8000442:	4b5a      	ldr	r3, [pc, #360]	; (80005ac <fsm_for_input_processing+0x2c0>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	2b03      	cmp	r3, #3
 8000448:	d030      	beq.n	80004ac <fsm_for_input_processing+0x1c0>
 800044a:	2b03      	cmp	r3, #3
 800044c:	dc49      	bgt.n	80004e2 <fsm_for_input_processing+0x1f6>
 800044e:	2b01      	cmp	r3, #1
 8000450:	d002      	beq.n	8000458 <fsm_for_input_processing+0x16c>
 8000452:	2b02      	cmp	r3, #2
 8000454:	d015      	beq.n	8000482 <fsm_for_input_processing+0x196>
						default: break;
 8000456:	e044      	b.n	80004e2 <fsm_for_input_processing+0x1f6>
							red_counter_buffer_temp = (red_counter_buffer_temp + 1) % 100;
 8000458:	4b62      	ldr	r3, [pc, #392]	; (80005e4 <fsm_for_input_processing+0x2f8>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	1c5a      	adds	r2, r3, #1
 800045e:	4b62      	ldr	r3, [pc, #392]	; (80005e8 <fsm_for_input_processing+0x2fc>)
 8000460:	fb83 1302 	smull	r1, r3, r3, r2
 8000464:	1159      	asrs	r1, r3, #5
 8000466:	17d3      	asrs	r3, r2, #31
 8000468:	1acb      	subs	r3, r1, r3
 800046a:	2164      	movs	r1, #100	; 0x64
 800046c:	fb01 f303 	mul.w	r3, r1, r3
 8000470:	1ad3      	subs	r3, r2, r3
 8000472:	4a5c      	ldr	r2, [pc, #368]	; (80005e4 <fsm_for_input_processing+0x2f8>)
 8000474:	6013      	str	r3, [r2, #0]
							updateLedBuffer_1(red_counter_buffer_temp);
 8000476:	4b5b      	ldr	r3, [pc, #364]	; (80005e4 <fsm_for_input_processing+0x2f8>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	4618      	mov	r0, r3
 800047c:	f7ff fe8a 	bl	8000194 <updateLedBuffer_1>
							break;
 8000480:	e030      	b.n	80004e4 <fsm_for_input_processing+0x1f8>
							amber_counter_buffer_temp = (amber_counter_buffer_temp + 1) % 100;
 8000482:	4b5a      	ldr	r3, [pc, #360]	; (80005ec <fsm_for_input_processing+0x300>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	1c5a      	adds	r2, r3, #1
 8000488:	4b57      	ldr	r3, [pc, #348]	; (80005e8 <fsm_for_input_processing+0x2fc>)
 800048a:	fb83 1302 	smull	r1, r3, r3, r2
 800048e:	1159      	asrs	r1, r3, #5
 8000490:	17d3      	asrs	r3, r2, #31
 8000492:	1acb      	subs	r3, r1, r3
 8000494:	2164      	movs	r1, #100	; 0x64
 8000496:	fb01 f303 	mul.w	r3, r1, r3
 800049a:	1ad3      	subs	r3, r2, r3
 800049c:	4a53      	ldr	r2, [pc, #332]	; (80005ec <fsm_for_input_processing+0x300>)
 800049e:	6013      	str	r3, [r2, #0]
							updateLedBuffer_1(amber_counter_buffer_temp);
 80004a0:	4b52      	ldr	r3, [pc, #328]	; (80005ec <fsm_for_input_processing+0x300>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	4618      	mov	r0, r3
 80004a6:	f7ff fe75 	bl	8000194 <updateLedBuffer_1>
							break;
 80004aa:	e01b      	b.n	80004e4 <fsm_for_input_processing+0x1f8>
							green_counter_buffer_temp = (green_counter_buffer_temp + 1) % 100;
 80004ac:	4b50      	ldr	r3, [pc, #320]	; (80005f0 <fsm_for_input_processing+0x304>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	1c5a      	adds	r2, r3, #1
 80004b2:	4b4d      	ldr	r3, [pc, #308]	; (80005e8 <fsm_for_input_processing+0x2fc>)
 80004b4:	fb83 1302 	smull	r1, r3, r3, r2
 80004b8:	1159      	asrs	r1, r3, #5
 80004ba:	17d3      	asrs	r3, r2, #31
 80004bc:	1acb      	subs	r3, r1, r3
 80004be:	2164      	movs	r1, #100	; 0x64
 80004c0:	fb01 f303 	mul.w	r3, r1, r3
 80004c4:	1ad3      	subs	r3, r2, r3
 80004c6:	4a4a      	ldr	r2, [pc, #296]	; (80005f0 <fsm_for_input_processing+0x304>)
 80004c8:	6013      	str	r3, [r2, #0]
							updateLedBuffer_1(green_counter_buffer_temp);
 80004ca:	4b49      	ldr	r3, [pc, #292]	; (80005f0 <fsm_for_input_processing+0x304>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	4618      	mov	r0, r3
 80004d0:	f7ff fe60 	bl	8000194 <updateLedBuffer_1>
							break;
 80004d4:	e006      	b.n	80004e4 <fsm_for_input_processing+0x1f8>
			else button2_toggle_flag = 0;
 80004d6:	4b42      	ldr	r3, [pc, #264]	; (80005e0 <fsm_for_input_processing+0x2f4>)
 80004d8:	2200      	movs	r2, #0
 80004da:	601a      	str	r2, [r3, #0]
			break;
 80004dc:	e0a6      	b.n	800062c <fsm_for_input_processing+0x340>
				}
 80004de:	bf00      	nop
 80004e0:	e0a4      	b.n	800062c <fsm_for_input_processing+0x340>
						default: break;
 80004e2:	bf00      	nop
			break;
 80004e4:	e0a2      	b.n	800062c <fsm_for_input_processing+0x340>
			if (!is_button_pressed_1s(BUTTON_FOR_MODIFY)) {
 80004e6:	2001      	movs	r0, #1
 80004e8:	f000 fa64 	bl	80009b4 <is_button_pressed_1s>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d103      	bne.n	80004fa <fsm_for_input_processing+0x20e>
				button2State = BUTTON_RELEASED;
 80004f2:	4b3a      	ldr	r3, [pc, #232]	; (80005dc <fsm_for_input_processing+0x2f0>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	701a      	strb	r2, [r3, #0]
			break;
 80004f8:	e097      	b.n	800062a <fsm_for_input_processing+0x33e>
				if (is_button_pressed_1s(BUTTON_FOR_MODIFY)) {
 80004fa:	2001      	movs	r0, #1
 80004fc:	f000 fa5a 	bl	80009b4 <is_button_pressed_1s>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	f000 8091 	beq.w	800062a <fsm_for_input_processing+0x33e>
					button2State = BUTTON_PRESSED_MORE_THAN_1S;
 8000508:	4b34      	ldr	r3, [pc, #208]	; (80005dc <fsm_for_input_processing+0x2f0>)
 800050a:	2202      	movs	r2, #2
 800050c:	701a      	strb	r2, [r3, #0]
			break;
 800050e:	e08c      	b.n	800062a <fsm_for_input_processing+0x33e>
			if (!is_button_pressed(BUTTON_FOR_MODIFY)) {
 8000510:	2001      	movs	r0, #1
 8000512:	f000 fa35 	bl	8000980 <is_button_pressed>
 8000516:	4603      	mov	r3, r0
 8000518:	2b00      	cmp	r3, #0
 800051a:	d102      	bne.n	8000522 <fsm_for_input_processing+0x236>
				button2State = BUTTON_RELEASED;
 800051c:	4b2f      	ldr	r3, [pc, #188]	; (80005dc <fsm_for_input_processing+0x2f0>)
 800051e:	2200      	movs	r2, #0
 8000520:	701a      	strb	r2, [r3, #0]
			if (checkTimerFlag(tmr_btn_hold)) {
 8000522:	2002      	movs	r0, #2
 8000524:	f001 f954 	bl	80017d0 <checkTimerFlag>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d077      	beq.n	800061e <fsm_for_input_processing+0x332>
				resetTimer(tmr_btn_hold);
 800052e:	2002      	movs	r0, #2
 8000530:	f001 f924 	bl	800177c <resetTimer>
				switch (mode) {
 8000534:	4b1d      	ldr	r3, [pc, #116]	; (80005ac <fsm_for_input_processing+0x2c0>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	2b03      	cmp	r3, #3
 800053a:	d05b      	beq.n	80005f4 <fsm_for_input_processing+0x308>
 800053c:	2b03      	cmp	r3, #3
 800053e:	dc70      	bgt.n	8000622 <fsm_for_input_processing+0x336>
 8000540:	2b01      	cmp	r3, #1
 8000542:	d002      	beq.n	800054a <fsm_for_input_processing+0x25e>
 8000544:	2b02      	cmp	r3, #2
 8000546:	d015      	beq.n	8000574 <fsm_for_input_processing+0x288>
					default: break;
 8000548:	e06b      	b.n	8000622 <fsm_for_input_processing+0x336>
						red_counter_buffer_temp = (red_counter_buffer_temp + 1) % 100;
 800054a:	4b26      	ldr	r3, [pc, #152]	; (80005e4 <fsm_for_input_processing+0x2f8>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	1c5a      	adds	r2, r3, #1
 8000550:	4b25      	ldr	r3, [pc, #148]	; (80005e8 <fsm_for_input_processing+0x2fc>)
 8000552:	fb83 1302 	smull	r1, r3, r3, r2
 8000556:	1159      	asrs	r1, r3, #5
 8000558:	17d3      	asrs	r3, r2, #31
 800055a:	1acb      	subs	r3, r1, r3
 800055c:	2164      	movs	r1, #100	; 0x64
 800055e:	fb01 f303 	mul.w	r3, r1, r3
 8000562:	1ad3      	subs	r3, r2, r3
 8000564:	4a1f      	ldr	r2, [pc, #124]	; (80005e4 <fsm_for_input_processing+0x2f8>)
 8000566:	6013      	str	r3, [r2, #0]
						updateLedBuffer_1(red_counter_buffer_temp);
 8000568:	4b1e      	ldr	r3, [pc, #120]	; (80005e4 <fsm_for_input_processing+0x2f8>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4618      	mov	r0, r3
 800056e:	f7ff fe11 	bl	8000194 <updateLedBuffer_1>
						break;
 8000572:	e057      	b.n	8000624 <fsm_for_input_processing+0x338>
						amber_counter_buffer_temp = (amber_counter_buffer_temp + 1) % 100;
 8000574:	4b1d      	ldr	r3, [pc, #116]	; (80005ec <fsm_for_input_processing+0x300>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	1c5a      	adds	r2, r3, #1
 800057a:	4b1b      	ldr	r3, [pc, #108]	; (80005e8 <fsm_for_input_processing+0x2fc>)
 800057c:	fb83 1302 	smull	r1, r3, r3, r2
 8000580:	1159      	asrs	r1, r3, #5
 8000582:	17d3      	asrs	r3, r2, #31
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	2164      	movs	r1, #100	; 0x64
 8000588:	fb01 f303 	mul.w	r3, r1, r3
 800058c:	1ad3      	subs	r3, r2, r3
 800058e:	4a17      	ldr	r2, [pc, #92]	; (80005ec <fsm_for_input_processing+0x300>)
 8000590:	6013      	str	r3, [r2, #0]
						updateLedBuffer_1(amber_counter_buffer_temp);
 8000592:	4b16      	ldr	r3, [pc, #88]	; (80005ec <fsm_for_input_processing+0x300>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	4618      	mov	r0, r3
 8000598:	f7ff fdfc 	bl	8000194 <updateLedBuffer_1>
						break;
 800059c:	e042      	b.n	8000624 <fsm_for_input_processing+0x338>
 800059e:	bf00      	nop
 80005a0:	20000188 	.word	0x20000188
 80005a4:	2000017c 	.word	0x2000017c
 80005a8:	20000000 	.word	0x20000000
 80005ac:	2000019c 	.word	0x2000019c
 80005b0:	20000134 	.word	0x20000134
 80005b4:	200001b8 	.word	0x200001b8
 80005b8:	20000004 	.word	0x20000004
 80005bc:	20000138 	.word	0x20000138
 80005c0:	20000144 	.word	0x20000144
 80005c4:	20000008 	.word	0x20000008
 80005c8:	2000013c 	.word	0x2000013c
 80005cc:	20000148 	.word	0x20000148
 80005d0:	2000000c 	.word	0x2000000c
 80005d4:	20000140 	.word	0x20000140
 80005d8:	2000014c 	.word	0x2000014c
 80005dc:	20000189 	.word	0x20000189
 80005e0:	20000180 	.word	0x20000180
 80005e4:	20000010 	.word	0x20000010
 80005e8:	51eb851f 	.word	0x51eb851f
 80005ec:	20000014 	.word	0x20000014
 80005f0:	20000018 	.word	0x20000018
						green_counter_buffer_temp = (green_counter_buffer_temp + 1) % 100;
 80005f4:	4b8b      	ldr	r3, [pc, #556]	; (8000824 <fsm_for_input_processing+0x538>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	1c5a      	adds	r2, r3, #1
 80005fa:	4b8b      	ldr	r3, [pc, #556]	; (8000828 <fsm_for_input_processing+0x53c>)
 80005fc:	fb83 1302 	smull	r1, r3, r3, r2
 8000600:	1159      	asrs	r1, r3, #5
 8000602:	17d3      	asrs	r3, r2, #31
 8000604:	1acb      	subs	r3, r1, r3
 8000606:	2164      	movs	r1, #100	; 0x64
 8000608:	fb01 f303 	mul.w	r3, r1, r3
 800060c:	1ad3      	subs	r3, r2, r3
 800060e:	4a85      	ldr	r2, [pc, #532]	; (8000824 <fsm_for_input_processing+0x538>)
 8000610:	6013      	str	r3, [r2, #0]
						updateLedBuffer_1(green_counter_buffer_temp);
 8000612:	4b84      	ldr	r3, [pc, #528]	; (8000824 <fsm_for_input_processing+0x538>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4618      	mov	r0, r3
 8000618:	f7ff fdbc 	bl	8000194 <updateLedBuffer_1>
						break;
 800061c:	e002      	b.n	8000624 <fsm_for_input_processing+0x338>
			}
 800061e:	bf00      	nop
 8000620:	e004      	b.n	800062c <fsm_for_input_processing+0x340>
					default: break;
 8000622:	bf00      	nop
			break;
 8000624:	e002      	b.n	800062c <fsm_for_input_processing+0x340>
		default: break;
 8000626:	bf00      	nop
 8000628:	e000      	b.n	800062c <fsm_for_input_processing+0x340>
			break;
 800062a:	bf00      	nop
	}

	// Input_processing for button 3
	switch (button3State) {
 800062c:	4b7f      	ldr	r3, [pc, #508]	; (800082c <fsm_for_input_processing+0x540>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	2b02      	cmp	r3, #2
 8000632:	d05e      	beq.n	80006f2 <fsm_for_input_processing+0x406>
 8000634:	2b02      	cmp	r3, #2
 8000636:	dc66      	bgt.n	8000706 <fsm_for_input_processing+0x41a>
 8000638:	2b00      	cmp	r3, #0
 800063a:	d002      	beq.n	8000642 <fsm_for_input_processing+0x356>
 800063c:	2b01      	cmp	r3, #1
 800063e:	d00e      	beq.n	800065e <fsm_for_input_processing+0x372>
		case BUTTON_PRESSED_MORE_THAN_1S:
			if (!is_button_pressed(BUTTON_FOR_CONFIRM)) {
				button3State = BUTTON_RELEASED;
			}
			break;
		default: break;
 8000640:	e061      	b.n	8000706 <fsm_for_input_processing+0x41a>
			if (is_button_pressed(BUTTON_FOR_CONFIRM)) {
 8000642:	2002      	movs	r0, #2
 8000644:	f000 f99c 	bl	8000980 <is_button_pressed>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d003      	beq.n	8000656 <fsm_for_input_processing+0x36a>
				button3State = BUTTON_PRESSED;
 800064e:	4b77      	ldr	r3, [pc, #476]	; (800082c <fsm_for_input_processing+0x540>)
 8000650:	2201      	movs	r2, #1
 8000652:	701a      	strb	r2, [r3, #0]
			break;
 8000654:	e05c      	b.n	8000710 <fsm_for_input_processing+0x424>
			else button3_toggle_flag = 0;
 8000656:	4b76      	ldr	r3, [pc, #472]	; (8000830 <fsm_for_input_processing+0x544>)
 8000658:	2200      	movs	r2, #0
 800065a:	601a      	str	r2, [r3, #0]
			break;
 800065c:	e058      	b.n	8000710 <fsm_for_input_processing+0x424>
			if (checkTimerFlag(tmr_btn_press) && !button3_toggle_flag) {
 800065e:	2001      	movs	r0, #1
 8000660:	f001 f8b6 	bl	80017d0 <checkTimerFlag>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d02c      	beq.n	80006c4 <fsm_for_input_processing+0x3d8>
 800066a:	4b71      	ldr	r3, [pc, #452]	; (8000830 <fsm_for_input_processing+0x544>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d128      	bne.n	80006c4 <fsm_for_input_processing+0x3d8>
				resetTimer(tmr_btn_press);
 8000672:	2001      	movs	r0, #1
 8000674:	f001 f882 	bl	800177c <resetTimer>
				button3_toggle_flag = 1;
 8000678:	4b6d      	ldr	r3, [pc, #436]	; (8000830 <fsm_for_input_processing+0x544>)
 800067a:	2201      	movs	r2, #1
 800067c:	601a      	str	r2, [r3, #0]
				switch (mode) {
 800067e:	4b6d      	ldr	r3, [pc, #436]	; (8000834 <fsm_for_input_processing+0x548>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	2b03      	cmp	r3, #3
 8000684:	d016      	beq.n	80006b4 <fsm_for_input_processing+0x3c8>
 8000686:	2b03      	cmp	r3, #3
 8000688:	dc1e      	bgt.n	80006c8 <fsm_for_input_processing+0x3dc>
 800068a:	2b01      	cmp	r3, #1
 800068c:	d002      	beq.n	8000694 <fsm_for_input_processing+0x3a8>
 800068e:	2b02      	cmp	r3, #2
 8000690:	d008      	beq.n	80006a4 <fsm_for_input_processing+0x3b8>
					default: break;
 8000692:	e019      	b.n	80006c8 <fsm_for_input_processing+0x3dc>
						red_counter_buffer = red_counter_buffer_temp;
 8000694:	4b68      	ldr	r3, [pc, #416]	; (8000838 <fsm_for_input_processing+0x54c>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a68      	ldr	r2, [pc, #416]	; (800083c <fsm_for_input_processing+0x550>)
 800069a:	6013      	str	r3, [r2, #0]
						balanceCounterInMode(1);
 800069c:	2001      	movs	r0, #1
 800069e:	f7ff fdbb 	bl	8000218 <balanceCounterInMode>
						break;
 80006a2:	e012      	b.n	80006ca <fsm_for_input_processing+0x3de>
						amber_counter_buffer = amber_counter_buffer_temp;
 80006a4:	4b66      	ldr	r3, [pc, #408]	; (8000840 <fsm_for_input_processing+0x554>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a66      	ldr	r2, [pc, #408]	; (8000844 <fsm_for_input_processing+0x558>)
 80006aa:	6013      	str	r3, [r2, #0]
						balanceCounterInMode(2);
 80006ac:	2002      	movs	r0, #2
 80006ae:	f7ff fdb3 	bl	8000218 <balanceCounterInMode>
						break;
 80006b2:	e00a      	b.n	80006ca <fsm_for_input_processing+0x3de>
						green_counter_buffer = green_counter_buffer_temp;
 80006b4:	4b5b      	ldr	r3, [pc, #364]	; (8000824 <fsm_for_input_processing+0x538>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a63      	ldr	r2, [pc, #396]	; (8000848 <fsm_for_input_processing+0x55c>)
 80006ba:	6013      	str	r3, [r2, #0]
						balanceCounterInMode(3);
 80006bc:	2003      	movs	r0, #3
 80006be:	f7ff fdab 	bl	8000218 <balanceCounterInMode>
						break;
 80006c2:	e002      	b.n	80006ca <fsm_for_input_processing+0x3de>
			}
 80006c4:	bf00      	nop
 80006c6:	e000      	b.n	80006ca <fsm_for_input_processing+0x3de>
					default: break;
 80006c8:	bf00      	nop
			if (!is_button_pressed_1s(BUTTON_FOR_CONFIRM)) {
 80006ca:	2002      	movs	r0, #2
 80006cc:	f000 f972 	bl	80009b4 <is_button_pressed_1s>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d103      	bne.n	80006de <fsm_for_input_processing+0x3f2>
				button3State = BUTTON_RELEASED;
 80006d6:	4b55      	ldr	r3, [pc, #340]	; (800082c <fsm_for_input_processing+0x540>)
 80006d8:	2200      	movs	r2, #0
 80006da:	701a      	strb	r2, [r3, #0]
			break;
 80006dc:	e015      	b.n	800070a <fsm_for_input_processing+0x41e>
				if (is_button_pressed_1s(BUTTON_FOR_CONFIRM)) {
 80006de:	2002      	movs	r0, #2
 80006e0:	f000 f968 	bl	80009b4 <is_button_pressed_1s>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d00f      	beq.n	800070a <fsm_for_input_processing+0x41e>
					button3State = BUTTON_PRESSED_MORE_THAN_1S;
 80006ea:	4b50      	ldr	r3, [pc, #320]	; (800082c <fsm_for_input_processing+0x540>)
 80006ec:	2202      	movs	r2, #2
 80006ee:	701a      	strb	r2, [r3, #0]
			break;
 80006f0:	e00b      	b.n	800070a <fsm_for_input_processing+0x41e>
			if (!is_button_pressed(BUTTON_FOR_CONFIRM)) {
 80006f2:	2002      	movs	r0, #2
 80006f4:	f000 f944 	bl	8000980 <is_button_pressed>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d107      	bne.n	800070e <fsm_for_input_processing+0x422>
				button3State = BUTTON_RELEASED;
 80006fe:	4b4b      	ldr	r3, [pc, #300]	; (800082c <fsm_for_input_processing+0x540>)
 8000700:	2200      	movs	r2, #0
 8000702:	701a      	strb	r2, [r3, #0]
			break;
 8000704:	e003      	b.n	800070e <fsm_for_input_processing+0x422>
		default: break;
 8000706:	bf00      	nop
 8000708:	e002      	b.n	8000710 <fsm_for_input_processing+0x424>
			break;
 800070a:	bf00      	nop
 800070c:	e000      	b.n	8000710 <fsm_for_input_processing+0x424>
			break;
 800070e:	bf00      	nop
	/* Input_processing for button 4
	 * + If pressed: 		act as an undo button
	 * + If long-pressed: 	act as a reset button
	 * */

	switch (button4State) {
 8000710:	4b4e      	ldr	r3, [pc, #312]	; (800084c <fsm_for_input_processing+0x560>)
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	2b02      	cmp	r3, #2
 8000716:	d06f      	beq.n	80007f8 <fsm_for_input_processing+0x50c>
 8000718:	2b02      	cmp	r3, #2
 800071a:	dc77      	bgt.n	800080c <fsm_for_input_processing+0x520>
 800071c:	2b00      	cmp	r3, #0
 800071e:	d002      	beq.n	8000726 <fsm_for_input_processing+0x43a>
 8000720:	2b01      	cmp	r3, #1
 8000722:	d047      	beq.n	80007b4 <fsm_for_input_processing+0x4c8>
		case BUTTON_PRESSED_MORE_THAN_1S:
			if (!is_button_pressed(BUTTON_FOR_RESET)) {
				button4State = BUTTON_RELEASED;
			}
			break;
		default: break;
 8000724:	e072      	b.n	800080c <fsm_for_input_processing+0x520>
			if (is_button_pressed(BUTTON_FOR_RESET)) {
 8000726:	2003      	movs	r0, #3
 8000728:	f000 f92a 	bl	8000980 <is_button_pressed>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d06e      	beq.n	8000810 <fsm_for_input_processing+0x524>
				button4State = BUTTON_PRESSED;
 8000732:	4b46      	ldr	r3, [pc, #280]	; (800084c <fsm_for_input_processing+0x560>)
 8000734:	2201      	movs	r2, #1
 8000736:	701a      	strb	r2, [r3, #0]
				switch (mode) {
 8000738:	4b3e      	ldr	r3, [pc, #248]	; (8000834 <fsm_for_input_processing+0x548>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	2b03      	cmp	r3, #3
 800073e:	d82b      	bhi.n	8000798 <fsm_for_input_processing+0x4ac>
 8000740:	a201      	add	r2, pc, #4	; (adr r2, 8000748 <fsm_for_input_processing+0x45c>)
 8000742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000746:	bf00      	nop
 8000748:	08000759 	.word	0x08000759
 800074c:	0800075d 	.word	0x0800075d
 8000750:	08000771 	.word	0x08000771
 8000754:	08000785 	.word	0x08000785
						resetState();
 8000758:	f000 fbc4 	bl	8000ee4 <resetState>
						red_counter_buffer_temp = red_counter_buffer;
 800075c:	4b37      	ldr	r3, [pc, #220]	; (800083c <fsm_for_input_processing+0x550>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a35      	ldr	r2, [pc, #212]	; (8000838 <fsm_for_input_processing+0x54c>)
 8000762:	6013      	str	r3, [r2, #0]
						updateLedBuffer_1(red_counter_buffer_temp);
 8000764:	4b34      	ldr	r3, [pc, #208]	; (8000838 <fsm_for_input_processing+0x54c>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4618      	mov	r0, r3
 800076a:	f7ff fd13 	bl	8000194 <updateLedBuffer_1>
						break;
 800076e:	e014      	b.n	800079a <fsm_for_input_processing+0x4ae>
						amber_counter_buffer_temp = amber_counter_buffer;
 8000770:	4b34      	ldr	r3, [pc, #208]	; (8000844 <fsm_for_input_processing+0x558>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a32      	ldr	r2, [pc, #200]	; (8000840 <fsm_for_input_processing+0x554>)
 8000776:	6013      	str	r3, [r2, #0]
						updateLedBuffer_1(amber_counter_buffer_temp);
 8000778:	4b31      	ldr	r3, [pc, #196]	; (8000840 <fsm_for_input_processing+0x554>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	4618      	mov	r0, r3
 800077e:	f7ff fd09 	bl	8000194 <updateLedBuffer_1>
						break;
 8000782:	e00a      	b.n	800079a <fsm_for_input_processing+0x4ae>
						green_counter_buffer_temp = green_counter_buffer;
 8000784:	4b30      	ldr	r3, [pc, #192]	; (8000848 <fsm_for_input_processing+0x55c>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a26      	ldr	r2, [pc, #152]	; (8000824 <fsm_for_input_processing+0x538>)
 800078a:	6013      	str	r3, [r2, #0]
						updateLedBuffer_1(green_counter_buffer_temp);
 800078c:	4b25      	ldr	r3, [pc, #148]	; (8000824 <fsm_for_input_processing+0x538>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4618      	mov	r0, r3
 8000792:	f7ff fcff 	bl	8000194 <updateLedBuffer_1>
						break;
 8000796:	e000      	b.n	800079a <fsm_for_input_processing+0x4ae>
					default: break;
 8000798:	bf00      	nop
				for (int i = 0; i < N0_OF_TIMERS; ++i) {
 800079a:	2300      	movs	r3, #0
 800079c:	607b      	str	r3, [r7, #4]
 800079e:	e005      	b.n	80007ac <fsm_for_input_processing+0x4c0>
					resetTimer(i);
 80007a0:	6878      	ldr	r0, [r7, #4]
 80007a2:	f000 ffeb 	bl	800177c <resetTimer>
				for (int i = 0; i < N0_OF_TIMERS; ++i) {
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	3301      	adds	r3, #1
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	2b05      	cmp	r3, #5
 80007b0:	ddf6      	ble.n	80007a0 <fsm_for_input_processing+0x4b4>
			break;
 80007b2:	e02d      	b.n	8000810 <fsm_for_input_processing+0x524>
			if (!is_button_pressed_1s(BUTTON_FOR_RESET)) {
 80007b4:	2003      	movs	r0, #3
 80007b6:	f000 f8fd 	bl	80009b4 <is_button_pressed_1s>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d103      	bne.n	80007c8 <fsm_for_input_processing+0x4dc>
				button4State = BUTTON_RELEASED;
 80007c0:	4b22      	ldr	r3, [pc, #136]	; (800084c <fsm_for_input_processing+0x560>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	701a      	strb	r2, [r3, #0]
			break;
 80007c6:	e025      	b.n	8000814 <fsm_for_input_processing+0x528>
				if (is_button_pressed_1s(BUTTON_FOR_RESET)) {
 80007c8:	2003      	movs	r0, #3
 80007ca:	f000 f8f3 	bl	80009b4 <is_button_pressed_1s>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d01f      	beq.n	8000814 <fsm_for_input_processing+0x528>
					button4State = BUTTON_PRESSED_MORE_THAN_1S;
 80007d4:	4b1d      	ldr	r3, [pc, #116]	; (800084c <fsm_for_input_processing+0x560>)
 80007d6:	2202      	movs	r2, #2
 80007d8:	701a      	strb	r2, [r3, #0]
					defaultState();
 80007da:	f000 faf3 	bl	8000dc4 <defaultState>
					for (int i = 0; i < N0_OF_TIMERS; ++i) {
 80007de:	2300      	movs	r3, #0
 80007e0:	603b      	str	r3, [r7, #0]
 80007e2:	e005      	b.n	80007f0 <fsm_for_input_processing+0x504>
						resetTimer(i);
 80007e4:	6838      	ldr	r0, [r7, #0]
 80007e6:	f000 ffc9 	bl	800177c <resetTimer>
					for (int i = 0; i < N0_OF_TIMERS; ++i) {
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	3301      	adds	r3, #1
 80007ee:	603b      	str	r3, [r7, #0]
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	2b05      	cmp	r3, #5
 80007f4:	ddf6      	ble.n	80007e4 <fsm_for_input_processing+0x4f8>
			break;
 80007f6:	e00d      	b.n	8000814 <fsm_for_input_processing+0x528>
			if (!is_button_pressed(BUTTON_FOR_RESET)) {
 80007f8:	2003      	movs	r0, #3
 80007fa:	f000 f8c1 	bl	8000980 <is_button_pressed>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d109      	bne.n	8000818 <fsm_for_input_processing+0x52c>
				button4State = BUTTON_RELEASED;
 8000804:	4b11      	ldr	r3, [pc, #68]	; (800084c <fsm_for_input_processing+0x560>)
 8000806:	2200      	movs	r2, #0
 8000808:	701a      	strb	r2, [r3, #0]
			break;
 800080a:	e005      	b.n	8000818 <fsm_for_input_processing+0x52c>
		default: break;
 800080c:	bf00      	nop
 800080e:	e004      	b.n	800081a <fsm_for_input_processing+0x52e>
			break;
 8000810:	bf00      	nop
 8000812:	e002      	b.n	800081a <fsm_for_input_processing+0x52e>
			break;
 8000814:	bf00      	nop
 8000816:	e000      	b.n	800081a <fsm_for_input_processing+0x52e>
			break;
 8000818:	bf00      	nop
	}
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	20000018 	.word	0x20000018
 8000828:	51eb851f 	.word	0x51eb851f
 800082c:	2000018a 	.word	0x2000018a
 8000830:	20000184 	.word	0x20000184
 8000834:	2000019c 	.word	0x2000019c
 8000838:	20000010 	.word	0x20000010
 800083c:	20000004 	.word	0x20000004
 8000840:	20000014 	.word	0x20000014
 8000844:	20000008 	.word	0x20000008
 8000848:	2000000c 	.word	0x2000000c
 800084c:	2000018b 	.word	0x2000018b

08000850 <button_reading>:
static GPIO_PinState debounceButtonBuffer2[N0_OF_BUTTONS];

static uint8_t flagForButtonPress1s[N0_OF_BUTTONS];
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];

void button_reading(void) {
 8000850:	b590      	push	{r4, r7, lr}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
	for (Button_t button_id = 0; button_id < N0_OF_BUTTONS; ++button_id) {
 8000856:	2300      	movs	r3, #0
 8000858:	71fb      	strb	r3, [r7, #7]
 800085a:	e07a      	b.n	8000952 <button_reading+0x102>

		debounceButtonBuffer2[button_id] = debounceButtonBuffer1[button_id];
 800085c:	79fa      	ldrb	r2, [r7, #7]
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	4940      	ldr	r1, [pc, #256]	; (8000964 <button_reading+0x114>)
 8000862:	5c89      	ldrb	r1, [r1, r2]
 8000864:	4a40      	ldr	r2, [pc, #256]	; (8000968 <button_reading+0x118>)
 8000866:	54d1      	strb	r1, [r2, r3]

		switch (button_id) {
 8000868:	79fb      	ldrb	r3, [r7, #7]
 800086a:	2b03      	cmp	r3, #3
 800086c:	d833      	bhi.n	80008d6 <button_reading+0x86>
 800086e:	a201      	add	r2, pc, #4	; (adr r2, 8000874 <button_reading+0x24>)
 8000870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000874:	08000885 	.word	0x08000885
 8000878:	08000899 	.word	0x08000899
 800087c:	080008ad 	.word	0x080008ad
 8000880:	080008c1 	.word	0x080008c1
			case 0: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin); break;
 8000884:	79fc      	ldrb	r4, [r7, #7]
 8000886:	2101      	movs	r1, #1
 8000888:	4838      	ldr	r0, [pc, #224]	; (800096c <button_reading+0x11c>)
 800088a:	f001 fb29 	bl	8001ee0 <HAL_GPIO_ReadPin>
 800088e:	4603      	mov	r3, r0
 8000890:	461a      	mov	r2, r3
 8000892:	4b34      	ldr	r3, [pc, #208]	; (8000964 <button_reading+0x114>)
 8000894:	551a      	strb	r2, [r3, r4]
 8000896:	e01f      	b.n	80008d8 <button_reading+0x88>
			case 1: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin); break;
 8000898:	79fc      	ldrb	r4, [r7, #7]
 800089a:	2102      	movs	r1, #2
 800089c:	4833      	ldr	r0, [pc, #204]	; (800096c <button_reading+0x11c>)
 800089e:	f001 fb1f 	bl	8001ee0 <HAL_GPIO_ReadPin>
 80008a2:	4603      	mov	r3, r0
 80008a4:	461a      	mov	r2, r3
 80008a6:	4b2f      	ldr	r3, [pc, #188]	; (8000964 <button_reading+0x114>)
 80008a8:	551a      	strb	r2, [r3, r4]
 80008aa:	e015      	b.n	80008d8 <button_reading+0x88>
			case 2: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin); break;
 80008ac:	79fc      	ldrb	r4, [r7, #7]
 80008ae:	2104      	movs	r1, #4
 80008b0:	482e      	ldr	r0, [pc, #184]	; (800096c <button_reading+0x11c>)
 80008b2:	f001 fb15 	bl	8001ee0 <HAL_GPIO_ReadPin>
 80008b6:	4603      	mov	r3, r0
 80008b8:	461a      	mov	r2, r3
 80008ba:	4b2a      	ldr	r3, [pc, #168]	; (8000964 <button_reading+0x114>)
 80008bc:	551a      	strb	r2, [r3, r4]
 80008be:	e00b      	b.n	80008d8 <button_reading+0x88>
			case 3: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(RESET_BUTTON_GPIO_Port, RESET_BUTTON_Pin); break;
 80008c0:	79fc      	ldrb	r4, [r7, #7]
 80008c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008c6:	482a      	ldr	r0, [pc, #168]	; (8000970 <button_reading+0x120>)
 80008c8:	f001 fb0a 	bl	8001ee0 <HAL_GPIO_ReadPin>
 80008cc:	4603      	mov	r3, r0
 80008ce:	461a      	mov	r2, r3
 80008d0:	4b24      	ldr	r3, [pc, #144]	; (8000964 <button_reading+0x114>)
 80008d2:	551a      	strb	r2, [r3, r4]
 80008d4:	e000      	b.n	80008d8 <button_reading+0x88>
			default:
				break;
 80008d6:	bf00      	nop
		}

		if (debounceButtonBuffer1[button_id] == debounceButtonBuffer2[button_id]) {
 80008d8:	79fb      	ldrb	r3, [r7, #7]
 80008da:	4a22      	ldr	r2, [pc, #136]	; (8000964 <button_reading+0x114>)
 80008dc:	5cd2      	ldrb	r2, [r2, r3]
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	4921      	ldr	r1, [pc, #132]	; (8000968 <button_reading+0x118>)
 80008e2:	5ccb      	ldrb	r3, [r1, r3]
 80008e4:	429a      	cmp	r2, r3
 80008e6:	d131      	bne.n	800094c <button_reading+0xfc>

			buttonBuffer[button_id] = debounceButtonBuffer1[button_id];
 80008e8:	79fa      	ldrb	r2, [r7, #7]
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	491d      	ldr	r1, [pc, #116]	; (8000964 <button_reading+0x114>)
 80008ee:	5c89      	ldrb	r1, [r1, r2]
 80008f0:	4a20      	ldr	r2, [pc, #128]	; (8000974 <button_reading+0x124>)
 80008f2:	54d1      	strb	r1, [r2, r3]

			if (buttonBuffer[button_id] == BUTTON_IS_PRESSED) {
 80008f4:	79fb      	ldrb	r3, [r7, #7]
 80008f6:	4a1f      	ldr	r2, [pc, #124]	; (8000974 <button_reading+0x124>)
 80008f8:	5cd3      	ldrb	r3, [r2, r3]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d11d      	bne.n	800093a <button_reading+0xea>
				if (flagForButtonPress1s[button_id] == 0) {
 80008fe:	79fb      	ldrb	r3, [r7, #7]
 8000900:	4a1d      	ldr	r2, [pc, #116]	; (8000978 <button_reading+0x128>)
 8000902:	5cd3      	ldrb	r3, [r2, r3]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d108      	bne.n	800091a <button_reading+0xca>
					--counterForButtonPress1s[button_id];
 8000908:	79fb      	ldrb	r3, [r7, #7]
 800090a:	4a1c      	ldr	r2, [pc, #112]	; (800097c <button_reading+0x12c>)
 800090c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000910:	3a01      	subs	r2, #1
 8000912:	b291      	uxth	r1, r2
 8000914:	4a19      	ldr	r2, [pc, #100]	; (800097c <button_reading+0x12c>)
 8000916:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				}
				if (counterForButtonPress1s[button_id] <= 0) {
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	4a17      	ldr	r2, [pc, #92]	; (800097c <button_reading+0x12c>)
 800091e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d112      	bne.n	800094c <button_reading+0xfc>
					flagForButtonPress1s[button_id] = 1;
 8000926:	79fb      	ldrb	r3, [r7, #7]
 8000928:	4a13      	ldr	r2, [pc, #76]	; (8000978 <button_reading+0x128>)
 800092a:	2101      	movs	r1, #1
 800092c:	54d1      	strb	r1, [r2, r3]
					counterForButtonPress1s[button_id] = DURATION_FOR_AUTO_INCREASE;
 800092e:	79fb      	ldrb	r3, [r7, #7]
 8000930:	4a12      	ldr	r2, [pc, #72]	; (800097c <button_reading+0x12c>)
 8000932:	2164      	movs	r1, #100	; 0x64
 8000934:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000938:	e008      	b.n	800094c <button_reading+0xfc>
				}
			} else { // Reset
				counterForButtonPress1s[button_id] = DURATION_FOR_AUTO_INCREASE;
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	4a0f      	ldr	r2, [pc, #60]	; (800097c <button_reading+0x12c>)
 800093e:	2164      	movs	r1, #100	; 0x64
 8000940:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				flagForButtonPress1s[button_id] = 0;
 8000944:	79fb      	ldrb	r3, [r7, #7]
 8000946:	4a0c      	ldr	r2, [pc, #48]	; (8000978 <button_reading+0x128>)
 8000948:	2100      	movs	r1, #0
 800094a:	54d1      	strb	r1, [r2, r3]
	for (Button_t button_id = 0; button_id < N0_OF_BUTTONS; ++button_id) {
 800094c:	79fb      	ldrb	r3, [r7, #7]
 800094e:	3301      	adds	r3, #1
 8000950:	71fb      	strb	r3, [r7, #7]
 8000952:	79fb      	ldrb	r3, [r7, #7]
 8000954:	2b03      	cmp	r3, #3
 8000956:	d981      	bls.n	800085c <button_reading+0xc>
			}
		}
	}
}
 8000958:	bf00      	nop
 800095a:	bf00      	nop
 800095c:	370c      	adds	r7, #12
 800095e:	46bd      	mov	sp, r7
 8000960:	bd90      	pop	{r4, r7, pc}
 8000962:	bf00      	nop
 8000964:	200001a4 	.word	0x200001a4
 8000968:	200001a8 	.word	0x200001a8
 800096c:	40010c00 	.word	0x40010c00
 8000970:	40010800 	.word	0x40010800
 8000974:	200001a0 	.word	0x200001a0
 8000978:	200001ac 	.word	0x200001ac
 800097c:	200001b0 	.word	0x200001b0

08000980 <is_button_pressed>:

unsigned char is_button_pressed(unsigned char index) {
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	4603      	mov	r3, r0
 8000988:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 800098a:	79fb      	ldrb	r3, [r7, #7]
 800098c:	2b03      	cmp	r3, #3
 800098e:	d901      	bls.n	8000994 <is_button_pressed+0x14>
 8000990:	2300      	movs	r3, #0
 8000992:	e007      	b.n	80009a4 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000994:	79fb      	ldrb	r3, [r7, #7]
 8000996:	4a06      	ldr	r2, [pc, #24]	; (80009b0 <is_button_pressed+0x30>)
 8000998:	5cd3      	ldrb	r3, [r2, r3]
 800099a:	2b00      	cmp	r3, #0
 800099c:	bf0c      	ite	eq
 800099e:	2301      	moveq	r3, #1
 80009a0:	2300      	movne	r3, #0
 80009a2:	b2db      	uxtb	r3, r3
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bc80      	pop	{r7}
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	200001a0 	.word	0x200001a0

080009b4 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index) {
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 80009be:	79fb      	ldrb	r3, [r7, #7]
 80009c0:	2b03      	cmp	r3, #3
 80009c2:	d901      	bls.n	80009c8 <is_button_pressed_1s+0x14>
 80009c4:	2300      	movs	r3, #0
 80009c6:	e007      	b.n	80009d8 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 80009c8:	79fb      	ldrb	r3, [r7, #7]
 80009ca:	4a06      	ldr	r2, [pc, #24]	; (80009e4 <is_button_pressed_1s+0x30>)
 80009cc:	5cd3      	ldrb	r3, [r2, r3]
 80009ce:	2b01      	cmp	r3, #1
 80009d0:	bf0c      	ite	eq
 80009d2:	2301      	moveq	r3, #1
 80009d4:	2300      	movne	r3, #0
 80009d6:	b2db      	uxtb	r3, r3
}
 80009d8:	4618      	mov	r0, r3
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	bc80      	pop	{r7}
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	200001ac 	.word	0x200001ac

080009e8 <display7SEG_0>:
int green_counter_0 = DEFAULT_GREEN_COUNTER;
int red_counter_1 = DEFAULT_RED_COUNTER;
int amber_counter_1 = DEFAULT_AMBER_COUNTER;
int green_counter_1 = DEFAULT_GREEN_COUNTER;

void display7SEG_0(int num) {
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(SEG_A_0_GPIO_Port, SEG_A_0_Pin, digitSegment[num][0]);
 80009f0:	4938      	ldr	r1, [pc, #224]	; (8000ad4 <display7SEG_0+0xec>)
 80009f2:	687a      	ldr	r2, [r7, #4]
 80009f4:	4613      	mov	r3, r2
 80009f6:	00db      	lsls	r3, r3, #3
 80009f8:	1a9b      	subs	r3, r3, r2
 80009fa:	009b      	lsls	r3, r3, #2
 80009fc:	440b      	add	r3, r1
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	461a      	mov	r2, r3
 8000a04:	2180      	movs	r1, #128	; 0x80
 8000a06:	4834      	ldr	r0, [pc, #208]	; (8000ad8 <display7SEG_0+0xf0>)
 8000a08:	f001 fa81 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_B_0_GPIO_Port, SEG_B_0_Pin, digitSegment[num][1]);
 8000a0c:	4931      	ldr	r1, [pc, #196]	; (8000ad4 <display7SEG_0+0xec>)
 8000a0e:	687a      	ldr	r2, [r7, #4]
 8000a10:	4613      	mov	r3, r2
 8000a12:	00db      	lsls	r3, r3, #3
 8000a14:	1a9b      	subs	r3, r3, r2
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	440b      	add	r3, r1
 8000a1a:	3304      	adds	r3, #4
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	b2db      	uxtb	r3, r3
 8000a20:	461a      	mov	r2, r3
 8000a22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a26:	482c      	ldr	r0, [pc, #176]	; (8000ad8 <display7SEG_0+0xf0>)
 8000a28:	f001 fa71 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_C_0_GPIO_Port, SEG_C_0_Pin, digitSegment[num][2]);
 8000a2c:	4929      	ldr	r1, [pc, #164]	; (8000ad4 <display7SEG_0+0xec>)
 8000a2e:	687a      	ldr	r2, [r7, #4]
 8000a30:	4613      	mov	r3, r2
 8000a32:	00db      	lsls	r3, r3, #3
 8000a34:	1a9b      	subs	r3, r3, r2
 8000a36:	009b      	lsls	r3, r3, #2
 8000a38:	440b      	add	r3, r1
 8000a3a:	3308      	adds	r3, #8
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	b2db      	uxtb	r3, r3
 8000a40:	461a      	mov	r2, r3
 8000a42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a46:	4824      	ldr	r0, [pc, #144]	; (8000ad8 <display7SEG_0+0xf0>)
 8000a48:	f001 fa61 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_D_0_GPIO_Port, SEG_D_0_Pin, digitSegment[num][3]);
 8000a4c:	4921      	ldr	r1, [pc, #132]	; (8000ad4 <display7SEG_0+0xec>)
 8000a4e:	687a      	ldr	r2, [r7, #4]
 8000a50:	4613      	mov	r3, r2
 8000a52:	00db      	lsls	r3, r3, #3
 8000a54:	1a9b      	subs	r3, r3, r2
 8000a56:	009b      	lsls	r3, r3, #2
 8000a58:	440b      	add	r3, r1
 8000a5a:	330c      	adds	r3, #12
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	b2db      	uxtb	r3, r3
 8000a60:	461a      	mov	r2, r3
 8000a62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a66:	481c      	ldr	r0, [pc, #112]	; (8000ad8 <display7SEG_0+0xf0>)
 8000a68:	f001 fa51 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_E_0_GPIO_Port, SEG_E_0_Pin, digitSegment[num][4]);
 8000a6c:	4919      	ldr	r1, [pc, #100]	; (8000ad4 <display7SEG_0+0xec>)
 8000a6e:	687a      	ldr	r2, [r7, #4]
 8000a70:	4613      	mov	r3, r2
 8000a72:	00db      	lsls	r3, r3, #3
 8000a74:	1a9b      	subs	r3, r3, r2
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	440b      	add	r3, r1
 8000a7a:	3310      	adds	r3, #16
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	461a      	mov	r2, r3
 8000a82:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a86:	4814      	ldr	r0, [pc, #80]	; (8000ad8 <display7SEG_0+0xf0>)
 8000a88:	f001 fa41 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_F_0_GPIO_Port, SEG_F_0_Pin, digitSegment[num][5]);
 8000a8c:	4911      	ldr	r1, [pc, #68]	; (8000ad4 <display7SEG_0+0xec>)
 8000a8e:	687a      	ldr	r2, [r7, #4]
 8000a90:	4613      	mov	r3, r2
 8000a92:	00db      	lsls	r3, r3, #3
 8000a94:	1a9b      	subs	r3, r3, r2
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	440b      	add	r3, r1
 8000a9a:	3314      	adds	r3, #20
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000aa6:	480c      	ldr	r0, [pc, #48]	; (8000ad8 <display7SEG_0+0xf0>)
 8000aa8:	f001 fa31 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_G_0_GPIO_Port, SEG_G_0_Pin, digitSegment[num][6]);
 8000aac:	4909      	ldr	r1, [pc, #36]	; (8000ad4 <display7SEG_0+0xec>)
 8000aae:	687a      	ldr	r2, [r7, #4]
 8000ab0:	4613      	mov	r3, r2
 8000ab2:	00db      	lsls	r3, r3, #3
 8000ab4:	1a9b      	subs	r3, r3, r2
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	440b      	add	r3, r1
 8000aba:	3318      	adds	r3, #24
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac6:	4804      	ldr	r0, [pc, #16]	; (8000ad8 <display7SEG_0+0xf0>)
 8000ac8:	f001 fa21 	bl	8001f0e <HAL_GPIO_WritePin>
}
 8000acc:	bf00      	nop
 8000ace:	3708      	adds	r7, #8
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	2000001c 	.word	0x2000001c
 8000ad8:	40010800 	.word	0x40010800

08000adc <display7SEG_1>:

void display7SEG_1(int num) {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(SEG_A_1_GPIO_Port, SEG_A_1_Pin, digitSegment[num][0]);
 8000ae4:	4939      	ldr	r1, [pc, #228]	; (8000bcc <display7SEG_1+0xf0>)
 8000ae6:	687a      	ldr	r2, [r7, #4]
 8000ae8:	4613      	mov	r3, r2
 8000aea:	00db      	lsls	r3, r3, #3
 8000aec:	1a9b      	subs	r3, r3, r2
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	440b      	add	r3, r1
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	b2db      	uxtb	r3, r3
 8000af6:	461a      	mov	r2, r3
 8000af8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000afc:	4834      	ldr	r0, [pc, #208]	; (8000bd0 <display7SEG_1+0xf4>)
 8000afe:	f001 fa06 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_B_1_GPIO_Port, SEG_B_1_Pin, digitSegment[num][1]);
 8000b02:	4932      	ldr	r1, [pc, #200]	; (8000bcc <display7SEG_1+0xf0>)
 8000b04:	687a      	ldr	r2, [r7, #4]
 8000b06:	4613      	mov	r3, r2
 8000b08:	00db      	lsls	r3, r3, #3
 8000b0a:	1a9b      	subs	r3, r3, r2
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	440b      	add	r3, r1
 8000b10:	3304      	adds	r3, #4
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	b2db      	uxtb	r3, r3
 8000b16:	461a      	mov	r2, r3
 8000b18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b1c:	482c      	ldr	r0, [pc, #176]	; (8000bd0 <display7SEG_1+0xf4>)
 8000b1e:	f001 f9f6 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_C_1_GPIO_Port, SEG_C_1_Pin, digitSegment[num][2]);
 8000b22:	492a      	ldr	r1, [pc, #168]	; (8000bcc <display7SEG_1+0xf0>)
 8000b24:	687a      	ldr	r2, [r7, #4]
 8000b26:	4613      	mov	r3, r2
 8000b28:	00db      	lsls	r3, r3, #3
 8000b2a:	1a9b      	subs	r3, r3, r2
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	440b      	add	r3, r1
 8000b30:	3308      	adds	r3, #8
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	461a      	mov	r2, r3
 8000b38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b3c:	4824      	ldr	r0, [pc, #144]	; (8000bd0 <display7SEG_1+0xf4>)
 8000b3e:	f001 f9e6 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_D_1_GPIO_Port, SEG_D_1_Pin, digitSegment[num][3]);
 8000b42:	4922      	ldr	r1, [pc, #136]	; (8000bcc <display7SEG_1+0xf0>)
 8000b44:	687a      	ldr	r2, [r7, #4]
 8000b46:	4613      	mov	r3, r2
 8000b48:	00db      	lsls	r3, r3, #3
 8000b4a:	1a9b      	subs	r3, r3, r2
 8000b4c:	009b      	lsls	r3, r3, #2
 8000b4e:	440b      	add	r3, r1
 8000b50:	330c      	adds	r3, #12
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	b2db      	uxtb	r3, r3
 8000b56:	461a      	mov	r2, r3
 8000b58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b5c:	481c      	ldr	r0, [pc, #112]	; (8000bd0 <display7SEG_1+0xf4>)
 8000b5e:	f001 f9d6 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_E_1_GPIO_Port, SEG_E_1_Pin, digitSegment[num][4]);
 8000b62:	491a      	ldr	r1, [pc, #104]	; (8000bcc <display7SEG_1+0xf0>)
 8000b64:	687a      	ldr	r2, [r7, #4]
 8000b66:	4613      	mov	r3, r2
 8000b68:	00db      	lsls	r3, r3, #3
 8000b6a:	1a9b      	subs	r3, r3, r2
 8000b6c:	009b      	lsls	r3, r3, #2
 8000b6e:	440b      	add	r3, r1
 8000b70:	3310      	adds	r3, #16
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	461a      	mov	r2, r3
 8000b78:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b7c:	4814      	ldr	r0, [pc, #80]	; (8000bd0 <display7SEG_1+0xf4>)
 8000b7e:	f001 f9c6 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_F_1_GPIO_Port, SEG_F_1_Pin, digitSegment[num][5]);
 8000b82:	4912      	ldr	r1, [pc, #72]	; (8000bcc <display7SEG_1+0xf0>)
 8000b84:	687a      	ldr	r2, [r7, #4]
 8000b86:	4613      	mov	r3, r2
 8000b88:	00db      	lsls	r3, r3, #3
 8000b8a:	1a9b      	subs	r3, r3, r2
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	440b      	add	r3, r1
 8000b90:	3314      	adds	r3, #20
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	461a      	mov	r2, r3
 8000b98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b9c:	480c      	ldr	r0, [pc, #48]	; (8000bd0 <display7SEG_1+0xf4>)
 8000b9e:	f001 f9b6 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_G_1_GPIO_Port, SEG_G_1_Pin, digitSegment[num][6]);
 8000ba2:	490a      	ldr	r1, [pc, #40]	; (8000bcc <display7SEG_1+0xf0>)
 8000ba4:	687a      	ldr	r2, [r7, #4]
 8000ba6:	4613      	mov	r3, r2
 8000ba8:	00db      	lsls	r3, r3, #3
 8000baa:	1a9b      	subs	r3, r3, r2
 8000bac:	009b      	lsls	r3, r3, #2
 8000bae:	440b      	add	r3, r1
 8000bb0:	3318      	adds	r3, #24
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bbc:	4804      	ldr	r0, [pc, #16]	; (8000bd0 <display7SEG_1+0xf4>)
 8000bbe:	f001 f9a6 	bl	8001f0e <HAL_GPIO_WritePin>
}
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	2000001c 	.word	0x2000001c
 8000bd0:	40010c00 	.word	0x40010c00

08000bd4 <update7SEG_0>:

void update7SEG_0(int index) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	// Turn off all EN0-1
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, OFF);
 8000bdc:	2201      	movs	r2, #1
 8000bde:	2110      	movs	r1, #16
 8000be0:	4812      	ldr	r0, [pc, #72]	; (8000c2c <update7SEG_0+0x58>)
 8000be2:	f001 f994 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, OFF);
 8000be6:	2201      	movs	r2, #1
 8000be8:	2120      	movs	r1, #32
 8000bea:	4810      	ldr	r0, [pc, #64]	; (8000c2c <update7SEG_0+0x58>)
 8000bec:	f001 f98f 	bl	8001f0e <HAL_GPIO_WritePin>

	display7SEG_0(led_buffer_0[index]);
 8000bf0:	4a0f      	ldr	r2, [pc, #60]	; (8000c30 <update7SEG_0+0x5c>)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff fef5 	bl	80009e8 <display7SEG_0>
	switch(index) {
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d003      	beq.n	8000c0c <update7SEG_0+0x38>
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d006      	beq.n	8000c18 <update7SEG_0+0x44>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, ON);
			break;
		case 1:
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, ON);
			break;
		default: break;
 8000c0a:	e00b      	b.n	8000c24 <update7SEG_0+0x50>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, ON);
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	2110      	movs	r1, #16
 8000c10:	4806      	ldr	r0, [pc, #24]	; (8000c2c <update7SEG_0+0x58>)
 8000c12:	f001 f97c 	bl	8001f0e <HAL_GPIO_WritePin>
			break;
 8000c16:	e005      	b.n	8000c24 <update7SEG_0+0x50>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, ON);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	2120      	movs	r1, #32
 8000c1c:	4803      	ldr	r0, [pc, #12]	; (8000c2c <update7SEG_0+0x58>)
 8000c1e:	f001 f976 	bl	8001f0e <HAL_GPIO_WritePin>
			break;
 8000c22:	bf00      	nop
	}

}
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	40010c00 	.word	0x40010c00
 8000c30:	2000018c 	.word	0x2000018c

08000c34 <update7SEG_1>:

void update7SEG_1(int index) {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, OFF);
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	2140      	movs	r1, #64	; 0x40
 8000c40:	4812      	ldr	r0, [pc, #72]	; (8000c8c <update7SEG_1+0x58>)
 8000c42:	f001 f964 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, OFF);
 8000c46:	2201      	movs	r2, #1
 8000c48:	2180      	movs	r1, #128	; 0x80
 8000c4a:	4810      	ldr	r0, [pc, #64]	; (8000c8c <update7SEG_1+0x58>)
 8000c4c:	f001 f95f 	bl	8001f0e <HAL_GPIO_WritePin>

	display7SEG_1(led_buffer_1[index]);
 8000c50:	4a0f      	ldr	r2, [pc, #60]	; (8000c90 <update7SEG_1+0x5c>)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff ff3f 	bl	8000adc <display7SEG_1>
	switch(index) {
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d003      	beq.n	8000c6c <update7SEG_1+0x38>
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d006      	beq.n	8000c78 <update7SEG_1+0x44>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, ON);
			break;
		case 1:
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, ON);
			break;
		default: break;
 8000c6a:	e00b      	b.n	8000c84 <update7SEG_1+0x50>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, ON);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	2140      	movs	r1, #64	; 0x40
 8000c70:	4806      	ldr	r0, [pc, #24]	; (8000c8c <update7SEG_1+0x58>)
 8000c72:	f001 f94c 	bl	8001f0e <HAL_GPIO_WritePin>
			break;
 8000c76:	e005      	b.n	8000c84 <update7SEG_1+0x50>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, ON);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2180      	movs	r1, #128	; 0x80
 8000c7c:	4803      	ldr	r0, [pc, #12]	; (8000c8c <update7SEG_1+0x58>)
 8000c7e:	f001 f946 	bl	8001f0e <HAL_GPIO_WritePin>
			break;
 8000c82:	bf00      	nop
	}
}
 8000c84:	bf00      	nop
 8000c86:	3708      	adds	r7, #8
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40010c00 	.word	0x40010c00
 8000c90:	20000194 	.word	0x20000194

08000c94 <clearAllLeds>:

void clearAllLeds(void) {
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, SET);
 8000c98:	2201      	movs	r2, #1
 8000c9a:	2102      	movs	r1, #2
 8000c9c:	480e      	ldr	r0, [pc, #56]	; (8000cd8 <clearAllLeds+0x44>)
 8000c9e:	f001 f936 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin, SET);
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	2104      	movs	r1, #4
 8000ca6:	480c      	ldr	r0, [pc, #48]	; (8000cd8 <clearAllLeds+0x44>)
 8000ca8:	f001 f931 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, SET);
 8000cac:	2201      	movs	r2, #1
 8000cae:	2108      	movs	r1, #8
 8000cb0:	4809      	ldr	r0, [pc, #36]	; (8000cd8 <clearAllLeds+0x44>)
 8000cb2:	f001 f92c 	bl	8001f0e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	2110      	movs	r1, #16
 8000cba:	4807      	ldr	r0, [pc, #28]	; (8000cd8 <clearAllLeds+0x44>)
 8000cbc:	f001 f927 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, SET);
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	2120      	movs	r1, #32
 8000cc4:	4804      	ldr	r0, [pc, #16]	; (8000cd8 <clearAllLeds+0x44>)
 8000cc6:	f001 f922 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000cca:	2201      	movs	r2, #1
 8000ccc:	2140      	movs	r1, #64	; 0x40
 8000cce:	4802      	ldr	r0, [pc, #8]	; (8000cd8 <clearAllLeds+0x44>)
 8000cd0:	f001 f91d 	bl	8001f0e <HAL_GPIO_WritePin>
}
 8000cd4:	bf00      	nop
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40010800 	.word	0x40010800

08000cdc <displayLED_0>:

void displayLED_0(int status) {
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, OFF);
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	2102      	movs	r1, #2
 8000ce8:	4818      	ldr	r0, [pc, #96]	; (8000d4c <displayLED_0+0x70>)
 8000cea:	f001 f910 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin, OFF);
 8000cee:	2201      	movs	r2, #1
 8000cf0:	2104      	movs	r1, #4
 8000cf2:	4816      	ldr	r0, [pc, #88]	; (8000d4c <displayLED_0+0x70>)
 8000cf4:	f001 f90b 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, OFF);
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	2108      	movs	r1, #8
 8000cfc:	4813      	ldr	r0, [pc, #76]	; (8000d4c <displayLED_0+0x70>)
 8000cfe:	f001 f906 	bl	8001f0e <HAL_GPIO_WritePin>

	switch (status) {
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	2b02      	cmp	r3, #2
 8000d06:	d015      	beq.n	8000d34 <displayLED_0+0x58>
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	dc18      	bgt.n	8000d40 <displayLED_0+0x64>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d003      	beq.n	8000d1c <displayLED_0+0x40>
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d006      	beq.n	8000d28 <displayLED_0+0x4c>
			HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, ON); break;
		case AMBER:
			HAL_GPIO_WritePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin, ON); break;
		case GREEN:
			HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, ON); break;
		default: break;
 8000d1a:	e011      	b.n	8000d40 <displayLED_0+0x64>
			HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, ON); break;
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2102      	movs	r1, #2
 8000d20:	480a      	ldr	r0, [pc, #40]	; (8000d4c <displayLED_0+0x70>)
 8000d22:	f001 f8f4 	bl	8001f0e <HAL_GPIO_WritePin>
 8000d26:	e00c      	b.n	8000d42 <displayLED_0+0x66>
			HAL_GPIO_WritePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin, ON); break;
 8000d28:	2200      	movs	r2, #0
 8000d2a:	2104      	movs	r1, #4
 8000d2c:	4807      	ldr	r0, [pc, #28]	; (8000d4c <displayLED_0+0x70>)
 8000d2e:	f001 f8ee 	bl	8001f0e <HAL_GPIO_WritePin>
 8000d32:	e006      	b.n	8000d42 <displayLED_0+0x66>
			HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, ON); break;
 8000d34:	2200      	movs	r2, #0
 8000d36:	2108      	movs	r1, #8
 8000d38:	4804      	ldr	r0, [pc, #16]	; (8000d4c <displayLED_0+0x70>)
 8000d3a:	f001 f8e8 	bl	8001f0e <HAL_GPIO_WritePin>
 8000d3e:	e000      	b.n	8000d42 <displayLED_0+0x66>
		default: break;
 8000d40:	bf00      	nop
	}
}
 8000d42:	bf00      	nop
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	40010800 	.word	0x40010800

08000d50 <displayLED_1>:

void displayLED_1(int status) {
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, OFF);
 8000d58:	2201      	movs	r2, #1
 8000d5a:	2110      	movs	r1, #16
 8000d5c:	4818      	ldr	r0, [pc, #96]	; (8000dc0 <displayLED_1+0x70>)
 8000d5e:	f001 f8d6 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, OFF);
 8000d62:	2201      	movs	r2, #1
 8000d64:	2120      	movs	r1, #32
 8000d66:	4816      	ldr	r0, [pc, #88]	; (8000dc0 <displayLED_1+0x70>)
 8000d68:	f001 f8d1 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, OFF);
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	2140      	movs	r1, #64	; 0x40
 8000d70:	4813      	ldr	r0, [pc, #76]	; (8000dc0 <displayLED_1+0x70>)
 8000d72:	f001 f8cc 	bl	8001f0e <HAL_GPIO_WritePin>

	switch (status) {
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2b02      	cmp	r3, #2
 8000d7a:	d015      	beq.n	8000da8 <displayLED_1+0x58>
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2b02      	cmp	r3, #2
 8000d80:	dc18      	bgt.n	8000db4 <displayLED_1+0x64>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d003      	beq.n	8000d90 <displayLED_1+0x40>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2b01      	cmp	r3, #1
 8000d8c:	d006      	beq.n	8000d9c <displayLED_1+0x4c>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, ON); break;
		case AMBER:
			HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, ON); break;
		case GREEN:
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, ON); break;
		default: break;
 8000d8e:	e011      	b.n	8000db4 <displayLED_1+0x64>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, ON); break;
 8000d90:	2200      	movs	r2, #0
 8000d92:	2110      	movs	r1, #16
 8000d94:	480a      	ldr	r0, [pc, #40]	; (8000dc0 <displayLED_1+0x70>)
 8000d96:	f001 f8ba 	bl	8001f0e <HAL_GPIO_WritePin>
 8000d9a:	e00c      	b.n	8000db6 <displayLED_1+0x66>
			HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, ON); break;
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2120      	movs	r1, #32
 8000da0:	4807      	ldr	r0, [pc, #28]	; (8000dc0 <displayLED_1+0x70>)
 8000da2:	f001 f8b4 	bl	8001f0e <HAL_GPIO_WritePin>
 8000da6:	e006      	b.n	8000db6 <displayLED_1+0x66>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, ON); break;
 8000da8:	2200      	movs	r2, #0
 8000daa:	2140      	movs	r1, #64	; 0x40
 8000dac:	4804      	ldr	r0, [pc, #16]	; (8000dc0 <displayLED_1+0x70>)
 8000dae:	f001 f8ae 	bl	8001f0e <HAL_GPIO_WritePin>
 8000db2:	e000      	b.n	8000db6 <displayLED_1+0x66>
		default: break;
 8000db4:	bf00      	nop
	}
}
 8000db6:	bf00      	nop
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	40010800 	.word	0x40010800

08000dc4 <defaultState>:

void defaultState(void) {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
	mode = NORMAL;
 8000dc8:	4b35      	ldr	r3, [pc, #212]	; (8000ea0 <defaultState+0xdc>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]

	// RESET: EN0-3
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, OFF);
 8000dce:	2201      	movs	r2, #1
 8000dd0:	2110      	movs	r1, #16
 8000dd2:	4834      	ldr	r0, [pc, #208]	; (8000ea4 <defaultState+0xe0>)
 8000dd4:	f001 f89b 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, OFF);
 8000dd8:	2201      	movs	r2, #1
 8000dda:	2120      	movs	r1, #32
 8000ddc:	4831      	ldr	r0, [pc, #196]	; (8000ea4 <defaultState+0xe0>)
 8000dde:	f001 f896 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, OFF);
 8000de2:	2201      	movs	r2, #1
 8000de4:	2140      	movs	r1, #64	; 0x40
 8000de6:	482f      	ldr	r0, [pc, #188]	; (8000ea4 <defaultState+0xe0>)
 8000de8:	f001 f891 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, OFF);
 8000dec:	2201      	movs	r2, #1
 8000dee:	2180      	movs	r1, #128	; 0x80
 8000df0:	482c      	ldr	r0, [pc, #176]	; (8000ea4 <defaultState+0xe0>)
 8000df2:	f001 f88c 	bl	8001f0e <HAL_GPIO_WritePin>

	// RESET: All attrs of led0
	led0_status = GREEN;
 8000df6:	4b2c      	ldr	r3, [pc, #176]	; (8000ea8 <defaultState+0xe4>)
 8000df8:	2202      	movs	r2, #2
 8000dfa:	701a      	strb	r2, [r3, #0]
	red_counter_0 = DEFAULT_RED_COUNTER;
 8000dfc:	4b2b      	ldr	r3, [pc, #172]	; (8000eac <defaultState+0xe8>)
 8000dfe:	2205      	movs	r2, #5
 8000e00:	601a      	str	r2, [r3, #0]
	amber_counter_0 = DEFAULT_AMBER_COUNTER;
 8000e02:	4b2b      	ldr	r3, [pc, #172]	; (8000eb0 <defaultState+0xec>)
 8000e04:	2202      	movs	r2, #2
 8000e06:	601a      	str	r2, [r3, #0]
	green_counter_0 = DEFAULT_GREEN_COUNTER;
 8000e08:	4b2a      	ldr	r3, [pc, #168]	; (8000eb4 <defaultState+0xf0>)
 8000e0a:	2203      	movs	r2, #3
 8000e0c:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, OFF);
 8000e0e:	2201      	movs	r2, #1
 8000e10:	2102      	movs	r1, #2
 8000e12:	4829      	ldr	r0, [pc, #164]	; (8000eb8 <defaultState+0xf4>)
 8000e14:	f001 f87b 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin, OFF);
 8000e18:	2201      	movs	r2, #1
 8000e1a:	2104      	movs	r1, #4
 8000e1c:	4826      	ldr	r0, [pc, #152]	; (8000eb8 <defaultState+0xf4>)
 8000e1e:	f001 f876 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, ON);
 8000e22:	2200      	movs	r2, #0
 8000e24:	2108      	movs	r1, #8
 8000e26:	4824      	ldr	r0, [pc, #144]	; (8000eb8 <defaultState+0xf4>)
 8000e28:	f001 f871 	bl	8001f0e <HAL_GPIO_WritePin>
	updateLedBuffer_0(green_counter_0);
 8000e2c:	4b21      	ldr	r3, [pc, #132]	; (8000eb4 <defaultState+0xf0>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff f98b 	bl	800014c <updateLedBuffer_0>

	// RESET: All attrs of led1
	led1_status = RED;
 8000e36:	4b21      	ldr	r3, [pc, #132]	; (8000ebc <defaultState+0xf8>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	701a      	strb	r2, [r3, #0]
	red_counter_1 = DEFAULT_RED_COUNTER;
 8000e3c:	4b20      	ldr	r3, [pc, #128]	; (8000ec0 <defaultState+0xfc>)
 8000e3e:	2205      	movs	r2, #5
 8000e40:	601a      	str	r2, [r3, #0]
	amber_counter_1 = DEFAULT_AMBER_COUNTER;
 8000e42:	4b20      	ldr	r3, [pc, #128]	; (8000ec4 <defaultState+0x100>)
 8000e44:	2202      	movs	r2, #2
 8000e46:	601a      	str	r2, [r3, #0]
	green_counter_1 = DEFAULT_GREEN_COUNTER;
 8000e48:	4b1f      	ldr	r3, [pc, #124]	; (8000ec8 <defaultState+0x104>)
 8000e4a:	2203      	movs	r2, #3
 8000e4c:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, ON);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2110      	movs	r1, #16
 8000e52:	4819      	ldr	r0, [pc, #100]	; (8000eb8 <defaultState+0xf4>)
 8000e54:	f001 f85b 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, OFF);
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2120      	movs	r1, #32
 8000e5c:	4816      	ldr	r0, [pc, #88]	; (8000eb8 <defaultState+0xf4>)
 8000e5e:	f001 f856 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, OFF);
 8000e62:	2201      	movs	r2, #1
 8000e64:	2140      	movs	r1, #64	; 0x40
 8000e66:	4814      	ldr	r0, [pc, #80]	; (8000eb8 <defaultState+0xf4>)
 8000e68:	f001 f851 	bl	8001f0e <HAL_GPIO_WritePin>
	updateLedBuffer_1(red_counter_1);
 8000e6c:	4b14      	ldr	r3, [pc, #80]	; (8000ec0 <defaultState+0xfc>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f7ff f98f 	bl	8000194 <updateLedBuffer_1>

	// Reset counter_buffer
	red_counter_buffer_temp = DEFAULT_RED_COUNTER;
 8000e76:	4b15      	ldr	r3, [pc, #84]	; (8000ecc <defaultState+0x108>)
 8000e78:	2205      	movs	r2, #5
 8000e7a:	601a      	str	r2, [r3, #0]
	amber_counter_buffer_temp = DEFAULT_AMBER_COUNTER;
 8000e7c:	4b14      	ldr	r3, [pc, #80]	; (8000ed0 <defaultState+0x10c>)
 8000e7e:	2202      	movs	r2, #2
 8000e80:	601a      	str	r2, [r3, #0]
	green_counter_buffer_temp = DEFAULT_GREEN_COUNTER;
 8000e82:	4b14      	ldr	r3, [pc, #80]	; (8000ed4 <defaultState+0x110>)
 8000e84:	2203      	movs	r2, #3
 8000e86:	601a      	str	r2, [r3, #0]
	red_counter_buffer = DEFAULT_RED_COUNTER;
 8000e88:	4b13      	ldr	r3, [pc, #76]	; (8000ed8 <defaultState+0x114>)
 8000e8a:	2205      	movs	r2, #5
 8000e8c:	601a      	str	r2, [r3, #0]
	amber_counter_buffer = DEFAULT_AMBER_COUNTER;
 8000e8e:	4b13      	ldr	r3, [pc, #76]	; (8000edc <defaultState+0x118>)
 8000e90:	2202      	movs	r2, #2
 8000e92:	601a      	str	r2, [r3, #0]
	green_counter_buffer = DEFAULT_GREEN_COUNTER;
 8000e94:	4b12      	ldr	r3, [pc, #72]	; (8000ee0 <defaultState+0x11c>)
 8000e96:	2203      	movs	r2, #3
 8000e98:	601a      	str	r2, [r3, #0]
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	2000019c 	.word	0x2000019c
 8000ea4:	40010c00 	.word	0x40010c00
 8000ea8:	20000134 	.word	0x20000134
 8000eac:	20000138 	.word	0x20000138
 8000eb0:	2000013c 	.word	0x2000013c
 8000eb4:	20000140 	.word	0x20000140
 8000eb8:	40010800 	.word	0x40010800
 8000ebc:	200001b8 	.word	0x200001b8
 8000ec0:	20000144 	.word	0x20000144
 8000ec4:	20000148 	.word	0x20000148
 8000ec8:	2000014c 	.word	0x2000014c
 8000ecc:	20000010 	.word	0x20000010
 8000ed0:	20000014 	.word	0x20000014
 8000ed4:	20000018 	.word	0x20000018
 8000ed8:	20000004 	.word	0x20000004
 8000edc:	20000008 	.word	0x20000008
 8000ee0:	2000000c 	.word	0x2000000c

08000ee4 <resetState>:

void resetState(void) { // Just in normal mode
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
	mode = NORMAL;
 8000ee8:	4b2f      	ldr	r3, [pc, #188]	; (8000fa8 <resetState+0xc4>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]

	// RESET: EN0-3
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, OFF);
 8000eee:	2201      	movs	r2, #1
 8000ef0:	2110      	movs	r1, #16
 8000ef2:	482e      	ldr	r0, [pc, #184]	; (8000fac <resetState+0xc8>)
 8000ef4:	f001 f80b 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, OFF);
 8000ef8:	2201      	movs	r2, #1
 8000efa:	2120      	movs	r1, #32
 8000efc:	482b      	ldr	r0, [pc, #172]	; (8000fac <resetState+0xc8>)
 8000efe:	f001 f806 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, OFF);
 8000f02:	2201      	movs	r2, #1
 8000f04:	2140      	movs	r1, #64	; 0x40
 8000f06:	4829      	ldr	r0, [pc, #164]	; (8000fac <resetState+0xc8>)
 8000f08:	f001 f801 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, OFF);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	2180      	movs	r1, #128	; 0x80
 8000f10:	4826      	ldr	r0, [pc, #152]	; (8000fac <resetState+0xc8>)
 8000f12:	f000 fffc 	bl	8001f0e <HAL_GPIO_WritePin>

	// RESET: All attrs of led0
	led0_status = GREEN;
 8000f16:	4b26      	ldr	r3, [pc, #152]	; (8000fb0 <resetState+0xcc>)
 8000f18:	2202      	movs	r2, #2
 8000f1a:	701a      	strb	r2, [r3, #0]
	red_counter_0 = red_counter_buffer;
 8000f1c:	4b25      	ldr	r3, [pc, #148]	; (8000fb4 <resetState+0xd0>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a25      	ldr	r2, [pc, #148]	; (8000fb8 <resetState+0xd4>)
 8000f22:	6013      	str	r3, [r2, #0]
	amber_counter_0 = amber_counter_buffer;
 8000f24:	4b25      	ldr	r3, [pc, #148]	; (8000fbc <resetState+0xd8>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a25      	ldr	r2, [pc, #148]	; (8000fc0 <resetState+0xdc>)
 8000f2a:	6013      	str	r3, [r2, #0]
	green_counter_0 = green_counter_buffer;
 8000f2c:	4b25      	ldr	r3, [pc, #148]	; (8000fc4 <resetState+0xe0>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a25      	ldr	r2, [pc, #148]	; (8000fc8 <resetState+0xe4>)
 8000f32:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, OFF);
 8000f34:	2201      	movs	r2, #1
 8000f36:	2102      	movs	r1, #2
 8000f38:	4824      	ldr	r0, [pc, #144]	; (8000fcc <resetState+0xe8>)
 8000f3a:	f000 ffe8 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin, OFF);
 8000f3e:	2201      	movs	r2, #1
 8000f40:	2104      	movs	r1, #4
 8000f42:	4822      	ldr	r0, [pc, #136]	; (8000fcc <resetState+0xe8>)
 8000f44:	f000 ffe3 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, ON);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2108      	movs	r1, #8
 8000f4c:	481f      	ldr	r0, [pc, #124]	; (8000fcc <resetState+0xe8>)
 8000f4e:	f000 ffde 	bl	8001f0e <HAL_GPIO_WritePin>
	updateLedBuffer_0(green_counter_0);
 8000f52:	4b1d      	ldr	r3, [pc, #116]	; (8000fc8 <resetState+0xe4>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff f8f8 	bl	800014c <updateLedBuffer_0>

	// RESET: All attrs of led1
	led1_status = RED;
 8000f5c:	4b1c      	ldr	r3, [pc, #112]	; (8000fd0 <resetState+0xec>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	701a      	strb	r2, [r3, #0]
	red_counter_1 = red_counter_buffer;
 8000f62:	4b14      	ldr	r3, [pc, #80]	; (8000fb4 <resetState+0xd0>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a1b      	ldr	r2, [pc, #108]	; (8000fd4 <resetState+0xf0>)
 8000f68:	6013      	str	r3, [r2, #0]
	amber_counter_1 = amber_counter_buffer;
 8000f6a:	4b14      	ldr	r3, [pc, #80]	; (8000fbc <resetState+0xd8>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4a1a      	ldr	r2, [pc, #104]	; (8000fd8 <resetState+0xf4>)
 8000f70:	6013      	str	r3, [r2, #0]
	green_counter_1 = green_counter_buffer;
 8000f72:	4b14      	ldr	r3, [pc, #80]	; (8000fc4 <resetState+0xe0>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a19      	ldr	r2, [pc, #100]	; (8000fdc <resetState+0xf8>)
 8000f78:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, ON);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2110      	movs	r1, #16
 8000f7e:	4813      	ldr	r0, [pc, #76]	; (8000fcc <resetState+0xe8>)
 8000f80:	f000 ffc5 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, OFF);
 8000f84:	2201      	movs	r2, #1
 8000f86:	2120      	movs	r1, #32
 8000f88:	4810      	ldr	r0, [pc, #64]	; (8000fcc <resetState+0xe8>)
 8000f8a:	f000 ffc0 	bl	8001f0e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, OFF);
 8000f8e:	2201      	movs	r2, #1
 8000f90:	2140      	movs	r1, #64	; 0x40
 8000f92:	480e      	ldr	r0, [pc, #56]	; (8000fcc <resetState+0xe8>)
 8000f94:	f000 ffbb 	bl	8001f0e <HAL_GPIO_WritePin>
	updateLedBuffer_1(red_counter_1);
 8000f98:	4b0e      	ldr	r3, [pc, #56]	; (8000fd4 <resetState+0xf0>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff f8f9 	bl	8000194 <updateLedBuffer_1>
}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	2000019c 	.word	0x2000019c
 8000fac:	40010c00 	.word	0x40010c00
 8000fb0:	20000134 	.word	0x20000134
 8000fb4:	20000004 	.word	0x20000004
 8000fb8:	20000138 	.word	0x20000138
 8000fbc:	20000008 	.word	0x20000008
 8000fc0:	2000013c 	.word	0x2000013c
 8000fc4:	2000000c 	.word	0x2000000c
 8000fc8:	20000140 	.word	0x20000140
 8000fcc:	40010800 	.word	0x40010800
 8000fd0:	200001b8 	.word	0x200001b8
 8000fd4:	20000144 	.word	0x20000144
 8000fd8:	20000148 	.word	0x20000148
 8000fdc:	2000014c 	.word	0x2000014c

08000fe0 <displayTrafficIdle>:

void displayTrafficIdle(void) {
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
	switch (led0_status) {
 8000fe4:	4b77      	ldr	r3, [pc, #476]	; (80011c4 <displayTrafficIdle+0x1e4>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d04a      	beq.n	8001082 <displayTrafficIdle+0xa2>
 8000fec:	2b02      	cmp	r3, #2
 8000fee:	dc6a      	bgt.n	80010c6 <displayTrafficIdle+0xe6>
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d002      	beq.n	8000ffa <displayTrafficIdle+0x1a>
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d022      	beq.n	800103e <displayTrafficIdle+0x5e>
			} else {
				updateLedBuffer_0(--green_counter_0);
			}

			break;
		default: break;
 8000ff8:	e065      	b.n	80010c6 <displayTrafficIdle+0xe6>
			if (red_counter_0 <= 0) {
 8000ffa:	4b73      	ldr	r3, [pc, #460]	; (80011c8 <displayTrafficIdle+0x1e8>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	dc12      	bgt.n	8001028 <displayTrafficIdle+0x48>
				red_counter_0 = get_red_counter_buffer(); // Reset for next red state
 8001002:	f7ff f8eb 	bl	80001dc <get_red_counter_buffer>
 8001006:	4603      	mov	r3, r0
 8001008:	4a6f      	ldr	r2, [pc, #444]	; (80011c8 <displayTrafficIdle+0x1e8>)
 800100a:	6013      	str	r3, [r2, #0]
				led0_status = GREEN;
 800100c:	4b6d      	ldr	r3, [pc, #436]	; (80011c4 <displayTrafficIdle+0x1e4>)
 800100e:	2202      	movs	r2, #2
 8001010:	701a      	strb	r2, [r3, #0]
				updateLedBuffer_0(--green_counter_0);
 8001012:	4b6e      	ldr	r3, [pc, #440]	; (80011cc <displayTrafficIdle+0x1ec>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	3b01      	subs	r3, #1
 8001018:	4a6c      	ldr	r2, [pc, #432]	; (80011cc <displayTrafficIdle+0x1ec>)
 800101a:	6013      	str	r3, [r2, #0]
 800101c:	4b6b      	ldr	r3, [pc, #428]	; (80011cc <displayTrafficIdle+0x1ec>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff f893 	bl	800014c <updateLedBuffer_0>
			break;
 8001026:	e04f      	b.n	80010c8 <displayTrafficIdle+0xe8>
				updateLedBuffer_0(--red_counter_0);
 8001028:	4b67      	ldr	r3, [pc, #412]	; (80011c8 <displayTrafficIdle+0x1e8>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	3b01      	subs	r3, #1
 800102e:	4a66      	ldr	r2, [pc, #408]	; (80011c8 <displayTrafficIdle+0x1e8>)
 8001030:	6013      	str	r3, [r2, #0]
 8001032:	4b65      	ldr	r3, [pc, #404]	; (80011c8 <displayTrafficIdle+0x1e8>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4618      	mov	r0, r3
 8001038:	f7ff f888 	bl	800014c <updateLedBuffer_0>
			break;
 800103c:	e044      	b.n	80010c8 <displayTrafficIdle+0xe8>
			if (amber_counter_0 <= 0) {
 800103e:	4b64      	ldr	r3, [pc, #400]	; (80011d0 <displayTrafficIdle+0x1f0>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	2b00      	cmp	r3, #0
 8001044:	dc12      	bgt.n	800106c <displayTrafficIdle+0x8c>
				amber_counter_0 = get_amber_counter_buffer();
 8001046:	f7ff f8d3 	bl	80001f0 <get_amber_counter_buffer>
 800104a:	4603      	mov	r3, r0
 800104c:	4a60      	ldr	r2, [pc, #384]	; (80011d0 <displayTrafficIdle+0x1f0>)
 800104e:	6013      	str	r3, [r2, #0]
				led0_status = RED;
 8001050:	4b5c      	ldr	r3, [pc, #368]	; (80011c4 <displayTrafficIdle+0x1e4>)
 8001052:	2200      	movs	r2, #0
 8001054:	701a      	strb	r2, [r3, #0]
				updateLedBuffer_0(--red_counter_0);
 8001056:	4b5c      	ldr	r3, [pc, #368]	; (80011c8 <displayTrafficIdle+0x1e8>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	3b01      	subs	r3, #1
 800105c:	4a5a      	ldr	r2, [pc, #360]	; (80011c8 <displayTrafficIdle+0x1e8>)
 800105e:	6013      	str	r3, [r2, #0]
 8001060:	4b59      	ldr	r3, [pc, #356]	; (80011c8 <displayTrafficIdle+0x1e8>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff f871 	bl	800014c <updateLedBuffer_0>
			break;
 800106a:	e02d      	b.n	80010c8 <displayTrafficIdle+0xe8>
				updateLedBuffer_0(--amber_counter_0);
 800106c:	4b58      	ldr	r3, [pc, #352]	; (80011d0 <displayTrafficIdle+0x1f0>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	3b01      	subs	r3, #1
 8001072:	4a57      	ldr	r2, [pc, #348]	; (80011d0 <displayTrafficIdle+0x1f0>)
 8001074:	6013      	str	r3, [r2, #0]
 8001076:	4b56      	ldr	r3, [pc, #344]	; (80011d0 <displayTrafficIdle+0x1f0>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff f866 	bl	800014c <updateLedBuffer_0>
			break;
 8001080:	e022      	b.n	80010c8 <displayTrafficIdle+0xe8>
			if (green_counter_0 <= 0) {
 8001082:	4b52      	ldr	r3, [pc, #328]	; (80011cc <displayTrafficIdle+0x1ec>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	2b00      	cmp	r3, #0
 8001088:	dc12      	bgt.n	80010b0 <displayTrafficIdle+0xd0>
				green_counter_0 = get_green_counter_buffer();
 800108a:	f7ff f8bb 	bl	8000204 <get_green_counter_buffer>
 800108e:	4603      	mov	r3, r0
 8001090:	4a4e      	ldr	r2, [pc, #312]	; (80011cc <displayTrafficIdle+0x1ec>)
 8001092:	6013      	str	r3, [r2, #0]
				led0_status = AMBER;
 8001094:	4b4b      	ldr	r3, [pc, #300]	; (80011c4 <displayTrafficIdle+0x1e4>)
 8001096:	2201      	movs	r2, #1
 8001098:	701a      	strb	r2, [r3, #0]
				updateLedBuffer_0(--amber_counter_0);
 800109a:	4b4d      	ldr	r3, [pc, #308]	; (80011d0 <displayTrafficIdle+0x1f0>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	3b01      	subs	r3, #1
 80010a0:	4a4b      	ldr	r2, [pc, #300]	; (80011d0 <displayTrafficIdle+0x1f0>)
 80010a2:	6013      	str	r3, [r2, #0]
 80010a4:	4b4a      	ldr	r3, [pc, #296]	; (80011d0 <displayTrafficIdle+0x1f0>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff f84f 	bl	800014c <updateLedBuffer_0>
			break;
 80010ae:	e00b      	b.n	80010c8 <displayTrafficIdle+0xe8>
				updateLedBuffer_0(--green_counter_0);
 80010b0:	4b46      	ldr	r3, [pc, #280]	; (80011cc <displayTrafficIdle+0x1ec>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	3b01      	subs	r3, #1
 80010b6:	4a45      	ldr	r2, [pc, #276]	; (80011cc <displayTrafficIdle+0x1ec>)
 80010b8:	6013      	str	r3, [r2, #0]
 80010ba:	4b44      	ldr	r3, [pc, #272]	; (80011cc <displayTrafficIdle+0x1ec>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff f844 	bl	800014c <updateLedBuffer_0>
			break;
 80010c4:	e000      	b.n	80010c8 <displayTrafficIdle+0xe8>
		default: break;
 80010c6:	bf00      	nop
	}

	switch (led1_status) {
 80010c8:	4b42      	ldr	r3, [pc, #264]	; (80011d4 <displayTrafficIdle+0x1f4>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	d04a      	beq.n	8001166 <displayTrafficIdle+0x186>
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	dc6a      	bgt.n	80011aa <displayTrafficIdle+0x1ca>
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d002      	beq.n	80010de <displayTrafficIdle+0xfe>
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d022      	beq.n	8001122 <displayTrafficIdle+0x142>
			} else {
				updateLedBuffer_1(--green_counter_1);
			}

			break;
		default: break;
 80010dc:	e065      	b.n	80011aa <displayTrafficIdle+0x1ca>
			if (red_counter_1 <= 0) {
 80010de:	4b3e      	ldr	r3, [pc, #248]	; (80011d8 <displayTrafficIdle+0x1f8>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	dc12      	bgt.n	800110c <displayTrafficIdle+0x12c>
				red_counter_1 = get_red_counter_buffer();
 80010e6:	f7ff f879 	bl	80001dc <get_red_counter_buffer>
 80010ea:	4603      	mov	r3, r0
 80010ec:	4a3a      	ldr	r2, [pc, #232]	; (80011d8 <displayTrafficIdle+0x1f8>)
 80010ee:	6013      	str	r3, [r2, #0]
				led1_status = GREEN;
 80010f0:	4b38      	ldr	r3, [pc, #224]	; (80011d4 <displayTrafficIdle+0x1f4>)
 80010f2:	2202      	movs	r2, #2
 80010f4:	701a      	strb	r2, [r3, #0]
				updateLedBuffer_1(--green_counter_1);
 80010f6:	4b39      	ldr	r3, [pc, #228]	; (80011dc <displayTrafficIdle+0x1fc>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	3b01      	subs	r3, #1
 80010fc:	4a37      	ldr	r2, [pc, #220]	; (80011dc <displayTrafficIdle+0x1fc>)
 80010fe:	6013      	str	r3, [r2, #0]
 8001100:	4b36      	ldr	r3, [pc, #216]	; (80011dc <displayTrafficIdle+0x1fc>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff f845 	bl	8000194 <updateLedBuffer_1>
			break;
 800110a:	e04f      	b.n	80011ac <displayTrafficIdle+0x1cc>
				updateLedBuffer_1(--red_counter_1);
 800110c:	4b32      	ldr	r3, [pc, #200]	; (80011d8 <displayTrafficIdle+0x1f8>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	3b01      	subs	r3, #1
 8001112:	4a31      	ldr	r2, [pc, #196]	; (80011d8 <displayTrafficIdle+0x1f8>)
 8001114:	6013      	str	r3, [r2, #0]
 8001116:	4b30      	ldr	r3, [pc, #192]	; (80011d8 <displayTrafficIdle+0x1f8>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff f83a 	bl	8000194 <updateLedBuffer_1>
			break;
 8001120:	e044      	b.n	80011ac <displayTrafficIdle+0x1cc>
			if (amber_counter_1 <= 0) {
 8001122:	4b2f      	ldr	r3, [pc, #188]	; (80011e0 <displayTrafficIdle+0x200>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2b00      	cmp	r3, #0
 8001128:	dc12      	bgt.n	8001150 <displayTrafficIdle+0x170>
				amber_counter_1 = get_amber_counter_buffer();
 800112a:	f7ff f861 	bl	80001f0 <get_amber_counter_buffer>
 800112e:	4603      	mov	r3, r0
 8001130:	4a2b      	ldr	r2, [pc, #172]	; (80011e0 <displayTrafficIdle+0x200>)
 8001132:	6013      	str	r3, [r2, #0]
				led1_status = RED;
 8001134:	4b27      	ldr	r3, [pc, #156]	; (80011d4 <displayTrafficIdle+0x1f4>)
 8001136:	2200      	movs	r2, #0
 8001138:	701a      	strb	r2, [r3, #0]
				updateLedBuffer_1(--red_counter_1);
 800113a:	4b27      	ldr	r3, [pc, #156]	; (80011d8 <displayTrafficIdle+0x1f8>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	3b01      	subs	r3, #1
 8001140:	4a25      	ldr	r2, [pc, #148]	; (80011d8 <displayTrafficIdle+0x1f8>)
 8001142:	6013      	str	r3, [r2, #0]
 8001144:	4b24      	ldr	r3, [pc, #144]	; (80011d8 <displayTrafficIdle+0x1f8>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff f823 	bl	8000194 <updateLedBuffer_1>
			break;
 800114e:	e02d      	b.n	80011ac <displayTrafficIdle+0x1cc>
				updateLedBuffer_1(--amber_counter_1);
 8001150:	4b23      	ldr	r3, [pc, #140]	; (80011e0 <displayTrafficIdle+0x200>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	3b01      	subs	r3, #1
 8001156:	4a22      	ldr	r2, [pc, #136]	; (80011e0 <displayTrafficIdle+0x200>)
 8001158:	6013      	str	r3, [r2, #0]
 800115a:	4b21      	ldr	r3, [pc, #132]	; (80011e0 <displayTrafficIdle+0x200>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff f818 	bl	8000194 <updateLedBuffer_1>
			break;
 8001164:	e022      	b.n	80011ac <displayTrafficIdle+0x1cc>
			if (green_counter_1 <= 0) {
 8001166:	4b1d      	ldr	r3, [pc, #116]	; (80011dc <displayTrafficIdle+0x1fc>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	dc12      	bgt.n	8001194 <displayTrafficIdle+0x1b4>
				green_counter_1 = get_green_counter_buffer();
 800116e:	f7ff f849 	bl	8000204 <get_green_counter_buffer>
 8001172:	4603      	mov	r3, r0
 8001174:	4a19      	ldr	r2, [pc, #100]	; (80011dc <displayTrafficIdle+0x1fc>)
 8001176:	6013      	str	r3, [r2, #0]
				led1_status = AMBER;
 8001178:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <displayTrafficIdle+0x1f4>)
 800117a:	2201      	movs	r2, #1
 800117c:	701a      	strb	r2, [r3, #0]
				updateLedBuffer_1(--amber_counter_1);
 800117e:	4b18      	ldr	r3, [pc, #96]	; (80011e0 <displayTrafficIdle+0x200>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	3b01      	subs	r3, #1
 8001184:	4a16      	ldr	r2, [pc, #88]	; (80011e0 <displayTrafficIdle+0x200>)
 8001186:	6013      	str	r3, [r2, #0]
 8001188:	4b15      	ldr	r3, [pc, #84]	; (80011e0 <displayTrafficIdle+0x200>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff f801 	bl	8000194 <updateLedBuffer_1>
			break;
 8001192:	e00b      	b.n	80011ac <displayTrafficIdle+0x1cc>
				updateLedBuffer_1(--green_counter_1);
 8001194:	4b11      	ldr	r3, [pc, #68]	; (80011dc <displayTrafficIdle+0x1fc>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	3b01      	subs	r3, #1
 800119a:	4a10      	ldr	r2, [pc, #64]	; (80011dc <displayTrafficIdle+0x1fc>)
 800119c:	6013      	str	r3, [r2, #0]
 800119e:	4b0f      	ldr	r3, [pc, #60]	; (80011dc <displayTrafficIdle+0x1fc>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7fe fff6 	bl	8000194 <updateLedBuffer_1>
			break;
 80011a8:	e000      	b.n	80011ac <displayTrafficIdle+0x1cc>
		default: break;
 80011aa:	bf00      	nop
	}

	// Display LEDs
	displayLED_0(led0_status);
 80011ac:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <displayTrafficIdle+0x1e4>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fd93 	bl	8000cdc <displayLED_0>
	displayLED_1(led1_status);
 80011b6:	4b07      	ldr	r3, [pc, #28]	; (80011d4 <displayTrafficIdle+0x1f4>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff fdc8 	bl	8000d50 <displayLED_1>
}
 80011c0:	bf00      	nop
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000134 	.word	0x20000134
 80011c8:	20000138 	.word	0x20000138
 80011cc:	20000140 	.word	0x20000140
 80011d0:	2000013c 	.word	0x2000013c
 80011d4:	200001b8 	.word	0x200001b8
 80011d8:	20000144 	.word	0x20000144
 80011dc:	2000014c 	.word	0x2000014c
 80011e0:	20000148 	.word	0x20000148

080011e4 <blinkLED>:

void blinkLED(int mode) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
	switch (mode) {
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2b03      	cmp	r3, #3
 80011f0:	d01b      	beq.n	800122a <blinkLED+0x46>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2b03      	cmp	r3, #3
 80011f6:	dc21      	bgt.n	800123c <blinkLED+0x58>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d003      	beq.n	8001206 <blinkLED+0x22>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2b02      	cmp	r3, #2
 8001202:	d009      	beq.n	8001218 <blinkLED+0x34>
			break;
		case MODIFY_GREEN:
			HAL_GPIO_TogglePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin);
			HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
			break;
		default: break;
 8001204:	e01a      	b.n	800123c <blinkLED+0x58>
			HAL_GPIO_TogglePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin);
 8001206:	2102      	movs	r1, #2
 8001208:	480f      	ldr	r0, [pc, #60]	; (8001248 <blinkLED+0x64>)
 800120a:	f000 fe98 	bl	8001f3e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin);
 800120e:	2110      	movs	r1, #16
 8001210:	480d      	ldr	r0, [pc, #52]	; (8001248 <blinkLED+0x64>)
 8001212:	f000 fe94 	bl	8001f3e <HAL_GPIO_TogglePin>
			break;
 8001216:	e012      	b.n	800123e <blinkLED+0x5a>
			HAL_GPIO_TogglePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin);
 8001218:	2104      	movs	r1, #4
 800121a:	480b      	ldr	r0, [pc, #44]	; (8001248 <blinkLED+0x64>)
 800121c:	f000 fe8f 	bl	8001f3e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin);
 8001220:	2120      	movs	r1, #32
 8001222:	4809      	ldr	r0, [pc, #36]	; (8001248 <blinkLED+0x64>)
 8001224:	f000 fe8b 	bl	8001f3e <HAL_GPIO_TogglePin>
			break;
 8001228:	e009      	b.n	800123e <blinkLED+0x5a>
			HAL_GPIO_TogglePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin);
 800122a:	2108      	movs	r1, #8
 800122c:	4806      	ldr	r0, [pc, #24]	; (8001248 <blinkLED+0x64>)
 800122e:	f000 fe86 	bl	8001f3e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
 8001232:	2140      	movs	r1, #64	; 0x40
 8001234:	4804      	ldr	r0, [pc, #16]	; (8001248 <blinkLED+0x64>)
 8001236:	f000 fe82 	bl	8001f3e <HAL_GPIO_TogglePin>
			break;
 800123a:	e000      	b.n	800123e <blinkLED+0x5a>
		default: break;
 800123c:	bf00      	nop
	}
}
 800123e:	bf00      	nop
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40010800 	.word	0x40010800

0800124c <fsm_for_output_processing>:

void fsm_for_output_processing(void) {
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
	// Display LEDs
	if (mode == NORMAL) { // Normal mode
 8001250:	4b36      	ldr	r3, [pc, #216]	; (800132c <fsm_for_output_processing+0xe0>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d10b      	bne.n	8001270 <fsm_for_output_processing+0x24>
	  if (checkTimerFlag(tmr_traffic_clk)) {
 8001258:	2000      	movs	r0, #0
 800125a:	f000 fab9 	bl	80017d0 <checkTimerFlag>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d043      	beq.n	80012ec <fsm_for_output_processing+0xa0>
		  resetTimer(tmr_traffic_clk);
 8001264:	2000      	movs	r0, #0
 8001266:	f000 fa89 	bl	800177c <resetTimer>
		  displayTrafficIdle();
 800126a:	f7ff feb9 	bl	8000fe0 <displayTrafficIdle>
 800126e:	e03d      	b.n	80012ec <fsm_for_output_processing+0xa0>
	  }
	} else { // Modify mode
	  if (checkTimerFlag(tmr_blink_mod_led)) {
 8001270:	2004      	movs	r0, #4
 8001272:	f000 faad 	bl	80017d0 <checkTimerFlag>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d037      	beq.n	80012ec <fsm_for_output_processing+0xa0>
		  resetTimer(tmr_blink_mod_led);
 800127c:	2004      	movs	r0, #4
 800127e:	f000 fa7d 	bl	800177c <resetTimer>
		  updateLedBuffer_0(mode + 1); // Because, actually, normal mode is 1
 8001282:	4b2a      	ldr	r3, [pc, #168]	; (800132c <fsm_for_output_processing+0xe0>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	3301      	adds	r3, #1
 8001288:	4618      	mov	r0, r3
 800128a:	f7fe ff5f 	bl	800014c <updateLedBuffer_0>
		  switch (mode) {
 800128e:	4b27      	ldr	r3, [pc, #156]	; (800132c <fsm_for_output_processing+0xe0>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2b03      	cmp	r3, #3
 8001294:	d01a      	beq.n	80012cc <fsm_for_output_processing+0x80>
 8001296:	2b03      	cmp	r3, #3
 8001298:	dc22      	bgt.n	80012e0 <fsm_for_output_processing+0x94>
 800129a:	2b01      	cmp	r3, #1
 800129c:	d002      	beq.n	80012a4 <fsm_for_output_processing+0x58>
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d00a      	beq.n	80012b8 <fsm_for_output_processing+0x6c>
				updateLedBuffer_1(red_counter_buffer_temp = red_counter_buffer); break;
			case MODIFY_AMBER:
				updateLedBuffer_1(amber_counter_buffer_temp = amber_counter_buffer); break;
			case MODIFY_GREEN:
				updateLedBuffer_1(green_counter_buffer_temp = green_counter_buffer); break;
			default: break;
 80012a2:	e01d      	b.n	80012e0 <fsm_for_output_processing+0x94>
				updateLedBuffer_1(red_counter_buffer_temp = red_counter_buffer); break;
 80012a4:	4b22      	ldr	r3, [pc, #136]	; (8001330 <fsm_for_output_processing+0xe4>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a22      	ldr	r2, [pc, #136]	; (8001334 <fsm_for_output_processing+0xe8>)
 80012aa:	6013      	str	r3, [r2, #0]
 80012ac:	4b21      	ldr	r3, [pc, #132]	; (8001334 <fsm_for_output_processing+0xe8>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7fe ff6f 	bl	8000194 <updateLedBuffer_1>
 80012b6:	e014      	b.n	80012e2 <fsm_for_output_processing+0x96>
				updateLedBuffer_1(amber_counter_buffer_temp = amber_counter_buffer); break;
 80012b8:	4b1f      	ldr	r3, [pc, #124]	; (8001338 <fsm_for_output_processing+0xec>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a1f      	ldr	r2, [pc, #124]	; (800133c <fsm_for_output_processing+0xf0>)
 80012be:	6013      	str	r3, [r2, #0]
 80012c0:	4b1e      	ldr	r3, [pc, #120]	; (800133c <fsm_for_output_processing+0xf0>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7fe ff65 	bl	8000194 <updateLedBuffer_1>
 80012ca:	e00a      	b.n	80012e2 <fsm_for_output_processing+0x96>
				updateLedBuffer_1(green_counter_buffer_temp = green_counter_buffer); break;
 80012cc:	4b1c      	ldr	r3, [pc, #112]	; (8001340 <fsm_for_output_processing+0xf4>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a1c      	ldr	r2, [pc, #112]	; (8001344 <fsm_for_output_processing+0xf8>)
 80012d2:	6013      	str	r3, [r2, #0]
 80012d4:	4b1b      	ldr	r3, [pc, #108]	; (8001344 <fsm_for_output_processing+0xf8>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4618      	mov	r0, r3
 80012da:	f7fe ff5b 	bl	8000194 <updateLedBuffer_1>
 80012de:	e000      	b.n	80012e2 <fsm_for_output_processing+0x96>
			default: break;
 80012e0:	bf00      	nop
		}
		  blinkLED(mode);
 80012e2:	4b12      	ldr	r3, [pc, #72]	; (800132c <fsm_for_output_processing+0xe0>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff ff7c 	bl	80011e4 <blinkLED>
	  }
	}

	// Display 7SEG_LEDs
	if (checkTimerFlag(tmr_seg_scan)) {
 80012ec:	2003      	movs	r0, #3
 80012ee:	f000 fa6f 	bl	80017d0 <checkTimerFlag>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d016      	beq.n	8001326 <fsm_for_output_processing+0xda>
		resetTimer(tmr_seg_scan);
 80012f8:	2003      	movs	r0, #3
 80012fa:	f000 fa3f 	bl	800177c <resetTimer>

		update7SEG_0(led_index);
 80012fe:	4b12      	ldr	r3, [pc, #72]	; (8001348 <fsm_for_output_processing+0xfc>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff fc66 	bl	8000bd4 <update7SEG_0>
		update7SEG_1(led_index);
 8001308:	4b0f      	ldr	r3, [pc, #60]	; (8001348 <fsm_for_output_processing+0xfc>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fc91 	bl	8000c34 <update7SEG_1>

		led_index = (led_index + 1) % N0_OF_SEG_PER_DIR; // Ensure led_index < N0_SEG_PER_DIR
 8001312:	4b0d      	ldr	r3, [pc, #52]	; (8001348 <fsm_for_output_processing+0xfc>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	3301      	adds	r3, #1
 8001318:	2b00      	cmp	r3, #0
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	bfb8      	it	lt
 8001320:	425b      	neglt	r3, r3
 8001322:	4a09      	ldr	r2, [pc, #36]	; (8001348 <fsm_for_output_processing+0xfc>)
 8001324:	6013      	str	r3, [r2, #0]
	}
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	2000019c 	.word	0x2000019c
 8001330:	20000004 	.word	0x20000004
 8001334:	20000010 	.word	0x20000010
 8001338:	20000008 	.word	0x20000008
 800133c:	20000014 	.word	0x20000014
 8001340:	2000000c 	.word	0x2000000c
 8001344:	20000018 	.word	0x20000018
 8001348:	200001bc 	.word	0x200001bc

0800134c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001350:	f000 fadc 	bl	800190c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001354:	f000 f848 	bl	80013e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001358:	f000 f8ce 	bl	80014f8 <MX_GPIO_Init>
  MX_TIM2_Init();
 800135c:	f000 f880 	bl	8001460 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001360:	481e      	ldr	r0, [pc, #120]	; (80013dc <main+0x90>)
 8001362:	f001 fa31 	bl	80027c8 <HAL_TIM_Base_Start_IT>

  defaultState();
 8001366:	f7ff fd2d 	bl	8000dc4 <defaultState>
  updateTimerCycle(htim2.Init.Prescaler, htim2.Init.Period, 8000000);
 800136a:	4b1c      	ldr	r3, [pc, #112]	; (80013dc <main+0x90>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	4618      	mov	r0, r3
 8001370:	4b1a      	ldr	r3, [pc, #104]	; (80013dc <main+0x90>)
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	4a1a      	ldr	r2, [pc, #104]	; (80013e0 <main+0x94>)
 8001376:	4619      	mov	r1, r3
 8001378:	f000 f9c2 	bl	8001700 <updateTimerCycle>
  setTimer(tmr_blink_mod_led, 500);
 800137c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001380:	2004      	movs	r0, #4
 8001382:	f000 f9d9 	bl	8001738 <setTimer>
  setTimer(tmr_blink_red_led, 1000);
 8001386:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800138a:	2005      	movs	r0, #5
 800138c:	f000 f9d4 	bl	8001738 <setTimer>
  setTimer(tmr_btn_hold, 500);
 8001390:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001394:	2002      	movs	r0, #2
 8001396:	f000 f9cf 	bl	8001738 <setTimer>
  setTimer(tmr_btn_press, 300);
 800139a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800139e:	2001      	movs	r0, #1
 80013a0:	f000 f9ca 	bl	8001738 <setTimer>
  setTimer(tmr_seg_scan, 250);
 80013a4:	21fa      	movs	r1, #250	; 0xfa
 80013a6:	2003      	movs	r0, #3
 80013a8:	f000 f9c6 	bl	8001738 <setTimer>
  setTimer(tmr_traffic_clk, 1000);
 80013ac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013b0:	2000      	movs	r0, #0
 80013b2:	f000 f9c1 	bl	8001738 <setTimer>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if (checkTimerFlag(tmr_blink_red_led)) { // Blinking DEBUG_LED every 1000 ms
 80013b6:	2005      	movs	r0, #5
 80013b8:	f000 fa0a 	bl	80017d0 <checkTimerFlag>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d006      	beq.n	80013d0 <main+0x84>
		  resetTimer(tmr_blink_red_led);
 80013c2:	2005      	movs	r0, #5
 80013c4:	f000 f9da 	bl	800177c <resetTimer>
		  HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 80013c8:	2101      	movs	r1, #1
 80013ca:	4806      	ldr	r0, [pc, #24]	; (80013e4 <main+0x98>)
 80013cc:	f000 fdb7 	bl	8001f3e <HAL_GPIO_TogglePin>
		}

		fsm_for_input_processing();
 80013d0:	f7fe ff8c 	bl	80002ec <fsm_for_input_processing>
		fsm_for_output_processing();
 80013d4:	f7ff ff3a 	bl	800124c <fsm_for_output_processing>
		if (checkTimerFlag(tmr_blink_red_led)) { // Blinking DEBUG_LED every 1000 ms
 80013d8:	e7ed      	b.n	80013b6 <main+0x6a>
 80013da:	bf00      	nop
 80013dc:	200001c0 	.word	0x200001c0
 80013e0:	007a1200 	.word	0x007a1200
 80013e4:	40010800 	.word	0x40010800

080013e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b090      	sub	sp, #64	; 0x40
 80013ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ee:	f107 0318 	add.w	r3, r7, #24
 80013f2:	2228      	movs	r2, #40	; 0x28
 80013f4:	2100      	movs	r1, #0
 80013f6:	4618      	mov	r0, r3
 80013f8:	f001 fd96 	bl	8002f28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013fc:	1d3b      	adds	r3, r7, #4
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]
 8001408:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800140a:	2302      	movs	r3, #2
 800140c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800140e:	2301      	movs	r3, #1
 8001410:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001412:	2310      	movs	r3, #16
 8001414:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001416:	2300      	movs	r3, #0
 8001418:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800141a:	f107 0318 	add.w	r3, r7, #24
 800141e:	4618      	mov	r0, r3
 8001420:	f000 fda6 	bl	8001f70 <HAL_RCC_OscConfig>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800142a:	f000 f8d5 	bl	80015d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800142e:	230f      	movs	r3, #15
 8001430:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001432:	2300      	movs	r3, #0
 8001434:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001436:	2300      	movs	r3, #0
 8001438:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800143a:	2300      	movs	r3, #0
 800143c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800143e:	2300      	movs	r3, #0
 8001440:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	2100      	movs	r1, #0
 8001446:	4618      	mov	r0, r3
 8001448:	f001 f812 	bl	8002470 <HAL_RCC_ClockConfig>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001452:	f000 f8c1 	bl	80015d8 <Error_Handler>
  }
}
 8001456:	bf00      	nop
 8001458:	3740      	adds	r7, #64	; 0x40
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
	...

08001460 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001466:	f107 0308 	add.w	r3, r7, #8
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
 8001472:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001474:	463b      	mov	r3, r7
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800147c:	4b1d      	ldr	r3, [pc, #116]	; (80014f4 <MX_TIM2_Init+0x94>)
 800147e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001482:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001484:	4b1b      	ldr	r3, [pc, #108]	; (80014f4 <MX_TIM2_Init+0x94>)
 8001486:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800148a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800148c:	4b19      	ldr	r3, [pc, #100]	; (80014f4 <MX_TIM2_Init+0x94>)
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001492:	4b18      	ldr	r3, [pc, #96]	; (80014f4 <MX_TIM2_Init+0x94>)
 8001494:	2209      	movs	r2, #9
 8001496:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001498:	4b16      	ldr	r3, [pc, #88]	; (80014f4 <MX_TIM2_Init+0x94>)
 800149a:	2200      	movs	r2, #0
 800149c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800149e:	4b15      	ldr	r3, [pc, #84]	; (80014f4 <MX_TIM2_Init+0x94>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014a4:	4813      	ldr	r0, [pc, #76]	; (80014f4 <MX_TIM2_Init+0x94>)
 80014a6:	f001 f93f 	bl	8002728 <HAL_TIM_Base_Init>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80014b0:	f000 f892 	bl	80015d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014ba:	f107 0308 	add.w	r3, r7, #8
 80014be:	4619      	mov	r1, r3
 80014c0:	480c      	ldr	r0, [pc, #48]	; (80014f4 <MX_TIM2_Init+0x94>)
 80014c2:	f001 fabd 	bl	8002a40 <HAL_TIM_ConfigClockSource>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80014cc:	f000 f884 	bl	80015d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014d0:	2300      	movs	r3, #0
 80014d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014d4:	2300      	movs	r3, #0
 80014d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014d8:	463b      	mov	r3, r7
 80014da:	4619      	mov	r1, r3
 80014dc:	4805      	ldr	r0, [pc, #20]	; (80014f4 <MX_TIM2_Init+0x94>)
 80014de:	f001 fc95 	bl	8002e0c <HAL_TIMEx_MasterConfigSynchronization>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80014e8:	f000 f876 	bl	80015d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014ec:	bf00      	nop
 80014ee:	3718      	adds	r7, #24
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	200001c0 	.word	0x200001c0

080014f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fe:	f107 0308 	add.w	r3, r7, #8
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
 800150a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800150c:	4b2f      	ldr	r3, [pc, #188]	; (80015cc <MX_GPIO_Init+0xd4>)
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	4a2e      	ldr	r2, [pc, #184]	; (80015cc <MX_GPIO_Init+0xd4>)
 8001512:	f043 0304 	orr.w	r3, r3, #4
 8001516:	6193      	str	r3, [r2, #24]
 8001518:	4b2c      	ldr	r3, [pc, #176]	; (80015cc <MX_GPIO_Init+0xd4>)
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	f003 0304 	and.w	r3, r3, #4
 8001520:	607b      	str	r3, [r7, #4]
 8001522:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001524:	4b29      	ldr	r3, [pc, #164]	; (80015cc <MX_GPIO_Init+0xd4>)
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	4a28      	ldr	r2, [pc, #160]	; (80015cc <MX_GPIO_Init+0xd4>)
 800152a:	f043 0308 	orr.w	r3, r3, #8
 800152e:	6193      	str	r3, [r2, #24]
 8001530:	4b26      	ldr	r3, [pc, #152]	; (80015cc <MX_GPIO_Init+0xd4>)
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	f003 0308 	and.w	r3, r3, #8
 8001538:	603b      	str	r3, [r7, #0]
 800153a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|LED_RED_0_Pin|LED_AMBER_0_Pin|LED_GREEN_0_Pin
 800153c:	2200      	movs	r2, #0
 800153e:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8001542:	4823      	ldr	r0, [pc, #140]	; (80015d0 <MX_GPIO_Init+0xd8>)
 8001544:	f000 fce3 	bl	8001f0e <HAL_GPIO_WritePin>
                          |LED_RED_1_Pin|LED_AMBER_1_Pin|LED_GREEN_1_Pin|SEG_A_0_Pin
                          |SEG_B_0_Pin|SEG_C_0_Pin|SEG_D_0_Pin|SEG_E_0_Pin
                          |SEG_F_0_Pin|SEG_G_0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_B_1_Pin|SEG_C_1_Pin|SEG_D_1_Pin|SEG_E_1_Pin
 8001548:	2200      	movs	r2, #0
 800154a:	f64f 61f0 	movw	r1, #65264	; 0xfef0
 800154e:	4821      	ldr	r0, [pc, #132]	; (80015d4 <MX_GPIO_Init+0xdc>)
 8001550:	f000 fcdd 	bl	8001f0e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin LED_RED_0_Pin LED_AMBER_0_Pin LED_GREEN_0_Pin
                           LED_RED_1_Pin LED_AMBER_1_Pin LED_GREEN_1_Pin SEG_A_0_Pin
                           SEG_B_0_Pin SEG_C_0_Pin SEG_D_0_Pin SEG_E_0_Pin
                           SEG_F_0_Pin SEG_G_0_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|LED_RED_0_Pin|LED_AMBER_0_Pin|LED_GREEN_0_Pin
 8001554:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001558:	60bb      	str	r3, [r7, #8]
                          |LED_RED_1_Pin|LED_AMBER_1_Pin|LED_GREEN_1_Pin|SEG_A_0_Pin
                          |SEG_B_0_Pin|SEG_C_0_Pin|SEG_D_0_Pin|SEG_E_0_Pin
                          |SEG_F_0_Pin|SEG_G_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155a:	2301      	movs	r3, #1
 800155c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001562:	2302      	movs	r3, #2
 8001564:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001566:	f107 0308 	add.w	r3, r7, #8
 800156a:	4619      	mov	r1, r3
 800156c:	4818      	ldr	r0, [pc, #96]	; (80015d0 <MX_GPIO_Init+0xd8>)
 800156e:	f000 fb3d 	bl	8001bec <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 8001572:	2307      	movs	r3, #7
 8001574:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001576:	2300      	movs	r3, #0
 8001578:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800157a:	2301      	movs	r3, #1
 800157c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800157e:	f107 0308 	add.w	r3, r7, #8
 8001582:	4619      	mov	r1, r3
 8001584:	4813      	ldr	r0, [pc, #76]	; (80015d4 <MX_GPIO_Init+0xdc>)
 8001586:	f000 fb31 	bl	8001bec <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_B_1_Pin SEG_C_1_Pin SEG_D_1_Pin SEG_E_1_Pin
                           SEG_F_1_Pin SEG_G_1_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin SEG_A_1_Pin */
  GPIO_InitStruct.Pin = SEG_B_1_Pin|SEG_C_1_Pin|SEG_D_1_Pin|SEG_E_1_Pin
 800158a:	f64f 63f0 	movw	r3, #65264	; 0xfef0
 800158e:	60bb      	str	r3, [r7, #8]
                          |SEG_F_1_Pin|SEG_G_1_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin|SEG_A_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001590:	2301      	movs	r3, #1
 8001592:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	2302      	movs	r3, #2
 800159a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800159c:	f107 0308 	add.w	r3, r7, #8
 80015a0:	4619      	mov	r1, r3
 80015a2:	480c      	ldr	r0, [pc, #48]	; (80015d4 <MX_GPIO_Init+0xdc>)
 80015a4:	f000 fb22 	bl	8001bec <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_BUTTON_Pin */
  GPIO_InitStruct.Pin = RESET_BUTTON_Pin;
 80015a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80015ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ae:	2300      	movs	r3, #0
 80015b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015b2:	2301      	movs	r3, #1
 80015b4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RESET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80015b6:	f107 0308 	add.w	r3, r7, #8
 80015ba:	4619      	mov	r1, r3
 80015bc:	4804      	ldr	r0, [pc, #16]	; (80015d0 <MX_GPIO_Init+0xd8>)
 80015be:	f000 fb15 	bl	8001bec <HAL_GPIO_Init>

}
 80015c2:	bf00      	nop
 80015c4:	3718      	adds	r7, #24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40021000 	.word	0x40021000
 80015d0:	40010800 	.word	0x40010800
 80015d4:	40010c00 	.word	0x40010c00

080015d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015dc:	b672      	cpsid	i
}
 80015de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015e0:	e7fe      	b.n	80015e0 <Error_Handler+0x8>
	...

080015e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015ea:	4b15      	ldr	r3, [pc, #84]	; (8001640 <HAL_MspInit+0x5c>)
 80015ec:	699b      	ldr	r3, [r3, #24]
 80015ee:	4a14      	ldr	r2, [pc, #80]	; (8001640 <HAL_MspInit+0x5c>)
 80015f0:	f043 0301 	orr.w	r3, r3, #1
 80015f4:	6193      	str	r3, [r2, #24]
 80015f6:	4b12      	ldr	r3, [pc, #72]	; (8001640 <HAL_MspInit+0x5c>)
 80015f8:	699b      	ldr	r3, [r3, #24]
 80015fa:	f003 0301 	and.w	r3, r3, #1
 80015fe:	60bb      	str	r3, [r7, #8]
 8001600:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001602:	4b0f      	ldr	r3, [pc, #60]	; (8001640 <HAL_MspInit+0x5c>)
 8001604:	69db      	ldr	r3, [r3, #28]
 8001606:	4a0e      	ldr	r2, [pc, #56]	; (8001640 <HAL_MspInit+0x5c>)
 8001608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800160c:	61d3      	str	r3, [r2, #28]
 800160e:	4b0c      	ldr	r3, [pc, #48]	; (8001640 <HAL_MspInit+0x5c>)
 8001610:	69db      	ldr	r3, [r3, #28]
 8001612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001616:	607b      	str	r3, [r7, #4]
 8001618:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800161a:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <HAL_MspInit+0x60>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	4a04      	ldr	r2, [pc, #16]	; (8001644 <HAL_MspInit+0x60>)
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001636:	bf00      	nop
 8001638:	3714      	adds	r7, #20
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr
 8001640:	40021000 	.word	0x40021000
 8001644:	40010000 	.word	0x40010000

08001648 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001658:	d113      	bne.n	8001682 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800165a:	4b0c      	ldr	r3, [pc, #48]	; (800168c <HAL_TIM_Base_MspInit+0x44>)
 800165c:	69db      	ldr	r3, [r3, #28]
 800165e:	4a0b      	ldr	r2, [pc, #44]	; (800168c <HAL_TIM_Base_MspInit+0x44>)
 8001660:	f043 0301 	orr.w	r3, r3, #1
 8001664:	61d3      	str	r3, [r2, #28]
 8001666:	4b09      	ldr	r3, [pc, #36]	; (800168c <HAL_TIM_Base_MspInit+0x44>)
 8001668:	69db      	ldr	r3, [r3, #28]
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001672:	2200      	movs	r2, #0
 8001674:	2100      	movs	r1, #0
 8001676:	201c      	movs	r0, #28
 8001678:	f000 fa81 	bl	8001b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800167c:	201c      	movs	r0, #28
 800167e:	f000 fa9a 	bl	8001bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001682:	bf00      	nop
 8001684:	3710      	adds	r7, #16
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40021000 	.word	0x40021000

08001690 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001694:	e7fe      	b.n	8001694 <NMI_Handler+0x4>

08001696 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001696:	b480      	push	{r7}
 8001698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800169a:	e7fe      	b.n	800169a <HardFault_Handler+0x4>

0800169c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016a0:	e7fe      	b.n	80016a0 <MemManage_Handler+0x4>

080016a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016a2:	b480      	push	{r7}
 80016a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016a6:	e7fe      	b.n	80016a6 <BusFault_Handler+0x4>

080016a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016ac:	e7fe      	b.n	80016ac <UsageFault_Handler+0x4>

080016ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016ae:	b480      	push	{r7}
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bc80      	pop	{r7}
 80016b8:	4770      	bx	lr

080016ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ba:	b480      	push	{r7}
 80016bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016be:	bf00      	nop
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bc80      	pop	{r7}
 80016c4:	4770      	bx	lr

080016c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016c6:	b480      	push	{r7}
 80016c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016ca:	bf00      	nop
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc80      	pop	{r7}
 80016d0:	4770      	bx	lr

080016d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016d6:	f000 f95f 	bl	8001998 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
	...

080016e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016e4:	4802      	ldr	r0, [pc, #8]	; (80016f0 <TIM2_IRQHandler+0x10>)
 80016e6:	f001 f8bb 	bl	8002860 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	200001c0 	.word	0x200001c0

080016f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016f8:	bf00      	nop
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr

08001700 <updateTimerCycle>:
} TIMER_t;

TIMER_t timerList[N0_OF_TIMERS];
int TIMER_CYCLE = 10;

void updateTimerCycle(int prescaler, int period, int clk) {
 8001700:	b480      	push	{r7}
 8001702:	b085      	sub	sp, #20
 8001704:	af00      	add	r7, sp, #0
 8001706:	60f8      	str	r0, [r7, #12]
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	607a      	str	r2, [r7, #4]
	TIMER_CYCLE = ((prescaler + 1) * (period + 1) * 1000) / clk;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	3301      	adds	r3, #1
 8001710:	68ba      	ldr	r2, [r7, #8]
 8001712:	3201      	adds	r2, #1
 8001714:	fb02 f303 	mul.w	r3, r2, r3
 8001718:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800171c:	fb02 f203 	mul.w	r2, r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	fb92 f3f3 	sdiv	r3, r2, r3
 8001726:	4a03      	ldr	r2, [pc, #12]	; (8001734 <updateTimerCycle+0x34>)
 8001728:	6013      	str	r3, [r2, #0]
}
 800172a:	bf00      	nop
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr
 8001734:	20000154 	.word	0x20000154

08001738 <setTimer>:

void setTimer(int id, int duration) {
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
	if (id >= N0_OF_TIMERS) return;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2b05      	cmp	r3, #5
 8001746:	dc10      	bgt.n	800176a <setTimer+0x32>

	timerList[id].base_counter = duration / TIMER_CYCLE;
 8001748:	4b0a      	ldr	r3, [pc, #40]	; (8001774 <setTimer+0x3c>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	683a      	ldr	r2, [r7, #0]
 800174e:	fb92 f1f3 	sdiv	r1, r2, r3
 8001752:	4809      	ldr	r0, [pc, #36]	; (8001778 <setTimer+0x40>)
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	4613      	mov	r3, r2
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	4413      	add	r3, r2
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	4403      	add	r3, r0
 8001760:	6019      	str	r1, [r3, #0]
	resetTimer(id);
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f000 f80a 	bl	800177c <resetTimer>
 8001768:	e000      	b.n	800176c <setTimer+0x34>
	if (id >= N0_OF_TIMERS) return;
 800176a:	bf00      	nop
}
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	20000154 	.word	0x20000154
 8001778:	20000208 	.word	0x20000208

0800177c <resetTimer>:

void resetTimer(int id) {
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
	if (id >= N0_OF_TIMERS) return;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2b05      	cmp	r3, #5
 8001788:	dc1b      	bgt.n	80017c2 <resetTimer+0x46>

	timerList[id].counter = timerList[id].base_counter;
 800178a:	4910      	ldr	r1, [pc, #64]	; (80017cc <resetTimer+0x50>)
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	4613      	mov	r3, r2
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	4413      	add	r3, r2
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	440b      	add	r3, r1
 8001798:	6819      	ldr	r1, [r3, #0]
 800179a:	480c      	ldr	r0, [pc, #48]	; (80017cc <resetTimer+0x50>)
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	4613      	mov	r3, r2
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	4413      	add	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4403      	add	r3, r0
 80017a8:	3304      	adds	r3, #4
 80017aa:	6019      	str	r1, [r3, #0]
	timerList[id].flag = 0;
 80017ac:	4907      	ldr	r1, [pc, #28]	; (80017cc <resetTimer+0x50>)
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	4613      	mov	r3, r2
 80017b2:	005b      	lsls	r3, r3, #1
 80017b4:	4413      	add	r3, r2
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	440b      	add	r3, r1
 80017ba:	3308      	adds	r3, #8
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	e000      	b.n	80017c4 <resetTimer+0x48>
	if (id >= N0_OF_TIMERS) return;
 80017c2:	bf00      	nop
}
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bc80      	pop	{r7}
 80017ca:	4770      	bx	lr
 80017cc:	20000208 	.word	0x20000208

080017d0 <checkTimerFlag>:

int checkTimerFlag(int id) {
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
	if (id >= N0_OF_TIMERS) return 0;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2b05      	cmp	r3, #5
 80017dc:	dd01      	ble.n	80017e2 <checkTimerFlag+0x12>
 80017de:	2300      	movs	r3, #0
 80017e0:	e00d      	b.n	80017fe <checkTimerFlag+0x2e>

	return (timerList[id].flag == 1);
 80017e2:	4909      	ldr	r1, [pc, #36]	; (8001808 <checkTimerFlag+0x38>)
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	4613      	mov	r3, r2
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	4413      	add	r3, r2
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	440b      	add	r3, r1
 80017f0:	3308      	adds	r3, #8
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	bf0c      	ite	eq
 80017f8:	2301      	moveq	r3, #1
 80017fa:	2300      	movne	r3, #0
 80017fc:	b2db      	uxtb	r3, r3
}
 80017fe:	4618      	mov	r0, r3
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	bc80      	pop	{r7}
 8001806:	4770      	bx	lr
 8001808:	20000208 	.word	0x20000208

0800180c <timerRun>:

void timerRun() {
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
	for (int i = 0; i < N0_OF_TIMERS; ++i) {
 8001812:	2300      	movs	r3, #0
 8001814:	607b      	str	r3, [r7, #4]
 8001816:	e035      	b.n	8001884 <timerRun+0x78>
		if (timerList[i].counter > 0) {
 8001818:	491f      	ldr	r1, [pc, #124]	; (8001898 <timerRun+0x8c>)
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	4613      	mov	r3, r2
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	4413      	add	r3, r2
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	440b      	add	r3, r1
 8001826:	3304      	adds	r3, #4
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	dd27      	ble.n	800187e <timerRun+0x72>
			--timerList[i].counter;
 800182e:	491a      	ldr	r1, [pc, #104]	; (8001898 <timerRun+0x8c>)
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	4613      	mov	r3, r2
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	4413      	add	r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	440b      	add	r3, r1
 800183c:	3304      	adds	r3, #4
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	1e59      	subs	r1, r3, #1
 8001842:	4815      	ldr	r0, [pc, #84]	; (8001898 <timerRun+0x8c>)
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	4613      	mov	r3, r2
 8001848:	005b      	lsls	r3, r3, #1
 800184a:	4413      	add	r3, r2
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	4403      	add	r3, r0
 8001850:	3304      	adds	r3, #4
 8001852:	6019      	str	r1, [r3, #0]
			if (timerList[i].counter == 0) timerList[i].flag = 1;
 8001854:	4910      	ldr	r1, [pc, #64]	; (8001898 <timerRun+0x8c>)
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	4613      	mov	r3, r2
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	4413      	add	r3, r2
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	440b      	add	r3, r1
 8001862:	3304      	adds	r3, #4
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d109      	bne.n	800187e <timerRun+0x72>
 800186a:	490b      	ldr	r1, [pc, #44]	; (8001898 <timerRun+0x8c>)
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	4413      	add	r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	440b      	add	r3, r1
 8001878:	3308      	adds	r3, #8
 800187a:	2201      	movs	r2, #1
 800187c:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < N0_OF_TIMERS; ++i) {
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	3301      	adds	r3, #1
 8001882:	607b      	str	r3, [r7, #4]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2b05      	cmp	r3, #5
 8001888:	ddc6      	ble.n	8001818 <timerRun+0xc>
		}
	}
}
 800188a:	bf00      	nop
 800188c:	bf00      	nop
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	20000208 	.word	0x20000208

0800189c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018ac:	d103      	bne.n	80018b6 <HAL_TIM_PeriodElapsedCallback+0x1a>
		button_reading();
 80018ae:	f7fe ffcf 	bl	8000850 <button_reading>
		timerRun();
 80018b2:	f7ff ffab 	bl	800180c <timerRun>
	}
}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
	...

080018c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018c0:	f7ff ff18 	bl	80016f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018c4:	480b      	ldr	r0, [pc, #44]	; (80018f4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018c6:	490c      	ldr	r1, [pc, #48]	; (80018f8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80018c8:	4a0c      	ldr	r2, [pc, #48]	; (80018fc <LoopFillZerobss+0x16>)
  movs r3, #0
 80018ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018cc:	e002      	b.n	80018d4 <LoopCopyDataInit>

080018ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018d2:	3304      	adds	r3, #4

080018d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018d8:	d3f9      	bcc.n	80018ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018da:	4a09      	ldr	r2, [pc, #36]	; (8001900 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80018dc:	4c09      	ldr	r4, [pc, #36]	; (8001904 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018e0:	e001      	b.n	80018e6 <LoopFillZerobss>

080018e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018e4:	3204      	adds	r2, #4

080018e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018e8:	d3fb      	bcc.n	80018e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018ea:	f001 faf9 	bl	8002ee0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018ee:	f7ff fd2d 	bl	800134c <main>
  bx lr
 80018f2:	4770      	bx	lr
  ldr r0, =_sdata
 80018f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018f8:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 80018fc:	08002f7c 	.word	0x08002f7c
  ldr r2, =_sbss
 8001900:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 8001904:	20000254 	.word	0x20000254

08001908 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001908:	e7fe      	b.n	8001908 <ADC1_2_IRQHandler>
	...

0800190c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001910:	4b08      	ldr	r3, [pc, #32]	; (8001934 <HAL_Init+0x28>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a07      	ldr	r2, [pc, #28]	; (8001934 <HAL_Init+0x28>)
 8001916:	f043 0310 	orr.w	r3, r3, #16
 800191a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800191c:	2003      	movs	r0, #3
 800191e:	f000 f923 	bl	8001b68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001922:	200f      	movs	r0, #15
 8001924:	f000 f808 	bl	8001938 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001928:	f7ff fe5c 	bl	80015e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800192c:	2300      	movs	r3, #0
}
 800192e:	4618      	mov	r0, r3
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40022000 	.word	0x40022000

08001938 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001940:	4b12      	ldr	r3, [pc, #72]	; (800198c <HAL_InitTick+0x54>)
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	4b12      	ldr	r3, [pc, #72]	; (8001990 <HAL_InitTick+0x58>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	4619      	mov	r1, r3
 800194a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800194e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001952:	fbb2 f3f3 	udiv	r3, r2, r3
 8001956:	4618      	mov	r0, r3
 8001958:	f000 f93b 	bl	8001bd2 <HAL_SYSTICK_Config>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e00e      	b.n	8001984 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2b0f      	cmp	r3, #15
 800196a:	d80a      	bhi.n	8001982 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800196c:	2200      	movs	r2, #0
 800196e:	6879      	ldr	r1, [r7, #4]
 8001970:	f04f 30ff 	mov.w	r0, #4294967295
 8001974:	f000 f903 	bl	8001b7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001978:	4a06      	ldr	r2, [pc, #24]	; (8001994 <HAL_InitTick+0x5c>)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800197e:	2300      	movs	r3, #0
 8001980:	e000      	b.n	8001984 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
}
 8001984:	4618      	mov	r0, r3
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20000150 	.word	0x20000150
 8001990:	2000015c 	.word	0x2000015c
 8001994:	20000158 	.word	0x20000158

08001998 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800199c:	4b05      	ldr	r3, [pc, #20]	; (80019b4 <HAL_IncTick+0x1c>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	461a      	mov	r2, r3
 80019a2:	4b05      	ldr	r3, [pc, #20]	; (80019b8 <HAL_IncTick+0x20>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4413      	add	r3, r2
 80019a8:	4a03      	ldr	r2, [pc, #12]	; (80019b8 <HAL_IncTick+0x20>)
 80019aa:	6013      	str	r3, [r2, #0]
}
 80019ac:	bf00      	nop
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bc80      	pop	{r7}
 80019b2:	4770      	bx	lr
 80019b4:	2000015c 	.word	0x2000015c
 80019b8:	20000250 	.word	0x20000250

080019bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  return uwTick;
 80019c0:	4b02      	ldr	r3, [pc, #8]	; (80019cc <HAL_GetTick+0x10>)
 80019c2:	681b      	ldr	r3, [r3, #0]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr
 80019cc:	20000250 	.word	0x20000250

080019d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f003 0307 	and.w	r3, r3, #7
 80019de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019e0:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <__NVIC_SetPriorityGrouping+0x44>)
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019e6:	68ba      	ldr	r2, [r7, #8]
 80019e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019ec:	4013      	ands	r3, r2
 80019ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a02:	4a04      	ldr	r2, [pc, #16]	; (8001a14 <__NVIC_SetPriorityGrouping+0x44>)
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	60d3      	str	r3, [r2, #12]
}
 8001a08:	bf00      	nop
 8001a0a:	3714      	adds	r7, #20
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bc80      	pop	{r7}
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	e000ed00 	.word	0xe000ed00

08001a18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a1c:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <__NVIC_GetPriorityGrouping+0x18>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	0a1b      	lsrs	r3, r3, #8
 8001a22:	f003 0307 	and.w	r3, r3, #7
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	e000ed00 	.word	0xe000ed00

08001a34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	db0b      	blt.n	8001a5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a46:	79fb      	ldrb	r3, [r7, #7]
 8001a48:	f003 021f 	and.w	r2, r3, #31
 8001a4c:	4906      	ldr	r1, [pc, #24]	; (8001a68 <__NVIC_EnableIRQ+0x34>)
 8001a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a52:	095b      	lsrs	r3, r3, #5
 8001a54:	2001      	movs	r0, #1
 8001a56:	fa00 f202 	lsl.w	r2, r0, r2
 8001a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a5e:	bf00      	nop
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bc80      	pop	{r7}
 8001a66:	4770      	bx	lr
 8001a68:	e000e100 	.word	0xe000e100

08001a6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	6039      	str	r1, [r7, #0]
 8001a76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	db0a      	blt.n	8001a96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	b2da      	uxtb	r2, r3
 8001a84:	490c      	ldr	r1, [pc, #48]	; (8001ab8 <__NVIC_SetPriority+0x4c>)
 8001a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8a:	0112      	lsls	r2, r2, #4
 8001a8c:	b2d2      	uxtb	r2, r2
 8001a8e:	440b      	add	r3, r1
 8001a90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a94:	e00a      	b.n	8001aac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	b2da      	uxtb	r2, r3
 8001a9a:	4908      	ldr	r1, [pc, #32]	; (8001abc <__NVIC_SetPriority+0x50>)
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	f003 030f 	and.w	r3, r3, #15
 8001aa2:	3b04      	subs	r3, #4
 8001aa4:	0112      	lsls	r2, r2, #4
 8001aa6:	b2d2      	uxtb	r2, r2
 8001aa8:	440b      	add	r3, r1
 8001aaa:	761a      	strb	r2, [r3, #24]
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bc80      	pop	{r7}
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	e000e100 	.word	0xe000e100
 8001abc:	e000ed00 	.word	0xe000ed00

08001ac0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b089      	sub	sp, #36	; 0x24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	60b9      	str	r1, [r7, #8]
 8001aca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f003 0307 	and.w	r3, r3, #7
 8001ad2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	f1c3 0307 	rsb	r3, r3, #7
 8001ada:	2b04      	cmp	r3, #4
 8001adc:	bf28      	it	cs
 8001ade:	2304      	movcs	r3, #4
 8001ae0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	3304      	adds	r3, #4
 8001ae6:	2b06      	cmp	r3, #6
 8001ae8:	d902      	bls.n	8001af0 <NVIC_EncodePriority+0x30>
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	3b03      	subs	r3, #3
 8001aee:	e000      	b.n	8001af2 <NVIC_EncodePriority+0x32>
 8001af0:	2300      	movs	r3, #0
 8001af2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af4:	f04f 32ff 	mov.w	r2, #4294967295
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	fa02 f303 	lsl.w	r3, r2, r3
 8001afe:	43da      	mvns	r2, r3
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	401a      	ands	r2, r3
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b08:	f04f 31ff 	mov.w	r1, #4294967295
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b12:	43d9      	mvns	r1, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b18:	4313      	orrs	r3, r2
         );
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3724      	adds	r7, #36	; 0x24
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr

08001b24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b34:	d301      	bcc.n	8001b3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b36:	2301      	movs	r3, #1
 8001b38:	e00f      	b.n	8001b5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b3a:	4a0a      	ldr	r2, [pc, #40]	; (8001b64 <SysTick_Config+0x40>)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b42:	210f      	movs	r1, #15
 8001b44:	f04f 30ff 	mov.w	r0, #4294967295
 8001b48:	f7ff ff90 	bl	8001a6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b4c:	4b05      	ldr	r3, [pc, #20]	; (8001b64 <SysTick_Config+0x40>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b52:	4b04      	ldr	r3, [pc, #16]	; (8001b64 <SysTick_Config+0x40>)
 8001b54:	2207      	movs	r2, #7
 8001b56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	e000e010 	.word	0xe000e010

08001b68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f7ff ff2d 	bl	80019d0 <__NVIC_SetPriorityGrouping>
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b086      	sub	sp, #24
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	4603      	mov	r3, r0
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
 8001b8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b90:	f7ff ff42 	bl	8001a18 <__NVIC_GetPriorityGrouping>
 8001b94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	68b9      	ldr	r1, [r7, #8]
 8001b9a:	6978      	ldr	r0, [r7, #20]
 8001b9c:	f7ff ff90 	bl	8001ac0 <NVIC_EncodePriority>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ba6:	4611      	mov	r1, r2
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ff5f 	bl	8001a6c <__NVIC_SetPriority>
}
 8001bae:	bf00      	nop
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff ff35 	bl	8001a34 <__NVIC_EnableIRQ>
}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b082      	sub	sp, #8
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f7ff ffa2 	bl	8001b24 <SysTick_Config>
 8001be0:	4603      	mov	r3, r0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
	...

08001bec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b08b      	sub	sp, #44	; 0x2c
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bfe:	e148      	b.n	8001e92 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c00:	2201      	movs	r2, #1
 8001c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	69fa      	ldr	r2, [r7, #28]
 8001c10:	4013      	ands	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	f040 8137 	bne.w	8001e8c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	4aa3      	ldr	r2, [pc, #652]	; (8001eb0 <HAL_GPIO_Init+0x2c4>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d05e      	beq.n	8001ce6 <HAL_GPIO_Init+0xfa>
 8001c28:	4aa1      	ldr	r2, [pc, #644]	; (8001eb0 <HAL_GPIO_Init+0x2c4>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d875      	bhi.n	8001d1a <HAL_GPIO_Init+0x12e>
 8001c2e:	4aa1      	ldr	r2, [pc, #644]	; (8001eb4 <HAL_GPIO_Init+0x2c8>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d058      	beq.n	8001ce6 <HAL_GPIO_Init+0xfa>
 8001c34:	4a9f      	ldr	r2, [pc, #636]	; (8001eb4 <HAL_GPIO_Init+0x2c8>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d86f      	bhi.n	8001d1a <HAL_GPIO_Init+0x12e>
 8001c3a:	4a9f      	ldr	r2, [pc, #636]	; (8001eb8 <HAL_GPIO_Init+0x2cc>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d052      	beq.n	8001ce6 <HAL_GPIO_Init+0xfa>
 8001c40:	4a9d      	ldr	r2, [pc, #628]	; (8001eb8 <HAL_GPIO_Init+0x2cc>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d869      	bhi.n	8001d1a <HAL_GPIO_Init+0x12e>
 8001c46:	4a9d      	ldr	r2, [pc, #628]	; (8001ebc <HAL_GPIO_Init+0x2d0>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d04c      	beq.n	8001ce6 <HAL_GPIO_Init+0xfa>
 8001c4c:	4a9b      	ldr	r2, [pc, #620]	; (8001ebc <HAL_GPIO_Init+0x2d0>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d863      	bhi.n	8001d1a <HAL_GPIO_Init+0x12e>
 8001c52:	4a9b      	ldr	r2, [pc, #620]	; (8001ec0 <HAL_GPIO_Init+0x2d4>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d046      	beq.n	8001ce6 <HAL_GPIO_Init+0xfa>
 8001c58:	4a99      	ldr	r2, [pc, #612]	; (8001ec0 <HAL_GPIO_Init+0x2d4>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d85d      	bhi.n	8001d1a <HAL_GPIO_Init+0x12e>
 8001c5e:	2b12      	cmp	r3, #18
 8001c60:	d82a      	bhi.n	8001cb8 <HAL_GPIO_Init+0xcc>
 8001c62:	2b12      	cmp	r3, #18
 8001c64:	d859      	bhi.n	8001d1a <HAL_GPIO_Init+0x12e>
 8001c66:	a201      	add	r2, pc, #4	; (adr r2, 8001c6c <HAL_GPIO_Init+0x80>)
 8001c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c6c:	08001ce7 	.word	0x08001ce7
 8001c70:	08001cc1 	.word	0x08001cc1
 8001c74:	08001cd3 	.word	0x08001cd3
 8001c78:	08001d15 	.word	0x08001d15
 8001c7c:	08001d1b 	.word	0x08001d1b
 8001c80:	08001d1b 	.word	0x08001d1b
 8001c84:	08001d1b 	.word	0x08001d1b
 8001c88:	08001d1b 	.word	0x08001d1b
 8001c8c:	08001d1b 	.word	0x08001d1b
 8001c90:	08001d1b 	.word	0x08001d1b
 8001c94:	08001d1b 	.word	0x08001d1b
 8001c98:	08001d1b 	.word	0x08001d1b
 8001c9c:	08001d1b 	.word	0x08001d1b
 8001ca0:	08001d1b 	.word	0x08001d1b
 8001ca4:	08001d1b 	.word	0x08001d1b
 8001ca8:	08001d1b 	.word	0x08001d1b
 8001cac:	08001d1b 	.word	0x08001d1b
 8001cb0:	08001cc9 	.word	0x08001cc9
 8001cb4:	08001cdd 	.word	0x08001cdd
 8001cb8:	4a82      	ldr	r2, [pc, #520]	; (8001ec4 <HAL_GPIO_Init+0x2d8>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d013      	beq.n	8001ce6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cbe:	e02c      	b.n	8001d1a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	623b      	str	r3, [r7, #32]
          break;
 8001cc6:	e029      	b.n	8001d1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	3304      	adds	r3, #4
 8001cce:	623b      	str	r3, [r7, #32]
          break;
 8001cd0:	e024      	b.n	8001d1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	3308      	adds	r3, #8
 8001cd8:	623b      	str	r3, [r7, #32]
          break;
 8001cda:	e01f      	b.n	8001d1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	330c      	adds	r3, #12
 8001ce2:	623b      	str	r3, [r7, #32]
          break;
 8001ce4:	e01a      	b.n	8001d1c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d102      	bne.n	8001cf4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001cee:	2304      	movs	r3, #4
 8001cf0:	623b      	str	r3, [r7, #32]
          break;
 8001cf2:	e013      	b.n	8001d1c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d105      	bne.n	8001d08 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cfc:	2308      	movs	r3, #8
 8001cfe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	69fa      	ldr	r2, [r7, #28]
 8001d04:	611a      	str	r2, [r3, #16]
          break;
 8001d06:	e009      	b.n	8001d1c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d08:	2308      	movs	r3, #8
 8001d0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	69fa      	ldr	r2, [r7, #28]
 8001d10:	615a      	str	r2, [r3, #20]
          break;
 8001d12:	e003      	b.n	8001d1c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d14:	2300      	movs	r3, #0
 8001d16:	623b      	str	r3, [r7, #32]
          break;
 8001d18:	e000      	b.n	8001d1c <HAL_GPIO_Init+0x130>
          break;
 8001d1a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	2bff      	cmp	r3, #255	; 0xff
 8001d20:	d801      	bhi.n	8001d26 <HAL_GPIO_Init+0x13a>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	e001      	b.n	8001d2a <HAL_GPIO_Init+0x13e>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	3304      	adds	r3, #4
 8001d2a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	2bff      	cmp	r3, #255	; 0xff
 8001d30:	d802      	bhi.n	8001d38 <HAL_GPIO_Init+0x14c>
 8001d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	e002      	b.n	8001d3e <HAL_GPIO_Init+0x152>
 8001d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3a:	3b08      	subs	r3, #8
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	210f      	movs	r1, #15
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	fa01 f303 	lsl.w	r3, r1, r3
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	401a      	ands	r2, r3
 8001d50:	6a39      	ldr	r1, [r7, #32]
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	fa01 f303 	lsl.w	r3, r1, r3
 8001d58:	431a      	orrs	r2, r3
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f000 8090 	beq.w	8001e8c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d6c:	4b56      	ldr	r3, [pc, #344]	; (8001ec8 <HAL_GPIO_Init+0x2dc>)
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	4a55      	ldr	r2, [pc, #340]	; (8001ec8 <HAL_GPIO_Init+0x2dc>)
 8001d72:	f043 0301 	orr.w	r3, r3, #1
 8001d76:	6193      	str	r3, [r2, #24]
 8001d78:	4b53      	ldr	r3, [pc, #332]	; (8001ec8 <HAL_GPIO_Init+0x2dc>)
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	60bb      	str	r3, [r7, #8]
 8001d82:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d84:	4a51      	ldr	r2, [pc, #324]	; (8001ecc <HAL_GPIO_Init+0x2e0>)
 8001d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d88:	089b      	lsrs	r3, r3, #2
 8001d8a:	3302      	adds	r3, #2
 8001d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d90:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d94:	f003 0303 	and.w	r3, r3, #3
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	220f      	movs	r2, #15
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	43db      	mvns	r3, r3
 8001da2:	68fa      	ldr	r2, [r7, #12]
 8001da4:	4013      	ands	r3, r2
 8001da6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a49      	ldr	r2, [pc, #292]	; (8001ed0 <HAL_GPIO_Init+0x2e4>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d00d      	beq.n	8001dcc <HAL_GPIO_Init+0x1e0>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	4a48      	ldr	r2, [pc, #288]	; (8001ed4 <HAL_GPIO_Init+0x2e8>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d007      	beq.n	8001dc8 <HAL_GPIO_Init+0x1dc>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	4a47      	ldr	r2, [pc, #284]	; (8001ed8 <HAL_GPIO_Init+0x2ec>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d101      	bne.n	8001dc4 <HAL_GPIO_Init+0x1d8>
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	e004      	b.n	8001dce <HAL_GPIO_Init+0x1e2>
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e002      	b.n	8001dce <HAL_GPIO_Init+0x1e2>
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e000      	b.n	8001dce <HAL_GPIO_Init+0x1e2>
 8001dcc:	2300      	movs	r3, #0
 8001dce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dd0:	f002 0203 	and.w	r2, r2, #3
 8001dd4:	0092      	lsls	r2, r2, #2
 8001dd6:	4093      	lsls	r3, r2
 8001dd8:	68fa      	ldr	r2, [r7, #12]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001dde:	493b      	ldr	r1, [pc, #236]	; (8001ecc <HAL_GPIO_Init+0x2e0>)
 8001de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de2:	089b      	lsrs	r3, r3, #2
 8001de4:	3302      	adds	r3, #2
 8001de6:	68fa      	ldr	r2, [r7, #12]
 8001de8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d006      	beq.n	8001e06 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001df8:	4b38      	ldr	r3, [pc, #224]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001dfa:	689a      	ldr	r2, [r3, #8]
 8001dfc:	4937      	ldr	r1, [pc, #220]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	608b      	str	r3, [r1, #8]
 8001e04:	e006      	b.n	8001e14 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e06:	4b35      	ldr	r3, [pc, #212]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001e08:	689a      	ldr	r2, [r3, #8]
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	4933      	ldr	r1, [pc, #204]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001e10:	4013      	ands	r3, r2
 8001e12:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d006      	beq.n	8001e2e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e20:	4b2e      	ldr	r3, [pc, #184]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001e22:	68da      	ldr	r2, [r3, #12]
 8001e24:	492d      	ldr	r1, [pc, #180]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	60cb      	str	r3, [r1, #12]
 8001e2c:	e006      	b.n	8001e3c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e2e:	4b2b      	ldr	r3, [pc, #172]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001e30:	68da      	ldr	r2, [r3, #12]
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	43db      	mvns	r3, r3
 8001e36:	4929      	ldr	r1, [pc, #164]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001e38:	4013      	ands	r3, r2
 8001e3a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d006      	beq.n	8001e56 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e48:	4b24      	ldr	r3, [pc, #144]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001e4a:	685a      	ldr	r2, [r3, #4]
 8001e4c:	4923      	ldr	r1, [pc, #140]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	604b      	str	r3, [r1, #4]
 8001e54:	e006      	b.n	8001e64 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e56:	4b21      	ldr	r3, [pc, #132]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001e58:	685a      	ldr	r2, [r3, #4]
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	491f      	ldr	r1, [pc, #124]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001e60:	4013      	ands	r3, r2
 8001e62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d006      	beq.n	8001e7e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e70:	4b1a      	ldr	r3, [pc, #104]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4919      	ldr	r1, [pc, #100]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	600b      	str	r3, [r1, #0]
 8001e7c:	e006      	b.n	8001e8c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e7e:	4b17      	ldr	r3, [pc, #92]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	43db      	mvns	r3, r3
 8001e86:	4915      	ldr	r1, [pc, #84]	; (8001edc <HAL_GPIO_Init+0x2f0>)
 8001e88:	4013      	ands	r3, r2
 8001e8a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8e:	3301      	adds	r3, #1
 8001e90:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e98:	fa22 f303 	lsr.w	r3, r2, r3
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	f47f aeaf 	bne.w	8001c00 <HAL_GPIO_Init+0x14>
  }
}
 8001ea2:	bf00      	nop
 8001ea4:	bf00      	nop
 8001ea6:	372c      	adds	r7, #44	; 0x2c
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bc80      	pop	{r7}
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	10320000 	.word	0x10320000
 8001eb4:	10310000 	.word	0x10310000
 8001eb8:	10220000 	.word	0x10220000
 8001ebc:	10210000 	.word	0x10210000
 8001ec0:	10120000 	.word	0x10120000
 8001ec4:	10110000 	.word	0x10110000
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	40010000 	.word	0x40010000
 8001ed0:	40010800 	.word	0x40010800
 8001ed4:	40010c00 	.word	0x40010c00
 8001ed8:	40011000 	.word	0x40011000
 8001edc:	40010400 	.word	0x40010400

08001ee0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	460b      	mov	r3, r1
 8001eea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	887b      	ldrh	r3, [r7, #2]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d002      	beq.n	8001efe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	73fb      	strb	r3, [r7, #15]
 8001efc:	e001      	b.n	8001f02 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001efe:	2300      	movs	r3, #0
 8001f00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3714      	adds	r7, #20
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bc80      	pop	{r7}
 8001f0c:	4770      	bx	lr

08001f0e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b083      	sub	sp, #12
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
 8001f16:	460b      	mov	r3, r1
 8001f18:	807b      	strh	r3, [r7, #2]
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f1e:	787b      	ldrb	r3, [r7, #1]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d003      	beq.n	8001f2c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f24:	887a      	ldrh	r2, [r7, #2]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f2a:	e003      	b.n	8001f34 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f2c:	887b      	ldrh	r3, [r7, #2]
 8001f2e:	041a      	lsls	r2, r3, #16
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	611a      	str	r2, [r3, #16]
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bc80      	pop	{r7}
 8001f3c:	4770      	bx	lr

08001f3e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	b085      	sub	sp, #20
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
 8001f46:	460b      	mov	r3, r1
 8001f48:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f50:	887a      	ldrh	r2, [r7, #2]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	4013      	ands	r3, r2
 8001f56:	041a      	lsls	r2, r3, #16
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	43d9      	mvns	r1, r3
 8001f5c:	887b      	ldrh	r3, [r7, #2]
 8001f5e:	400b      	ands	r3, r1
 8001f60:	431a      	orrs	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	611a      	str	r2, [r3, #16]
}
 8001f66:	bf00      	nop
 8001f68:	3714      	adds	r7, #20
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr

08001f70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b086      	sub	sp, #24
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e26c      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	f000 8087 	beq.w	800209e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f90:	4b92      	ldr	r3, [pc, #584]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f003 030c 	and.w	r3, r3, #12
 8001f98:	2b04      	cmp	r3, #4
 8001f9a:	d00c      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f9c:	4b8f      	ldr	r3, [pc, #572]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f003 030c 	and.w	r3, r3, #12
 8001fa4:	2b08      	cmp	r3, #8
 8001fa6:	d112      	bne.n	8001fce <HAL_RCC_OscConfig+0x5e>
 8001fa8:	4b8c      	ldr	r3, [pc, #560]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fb4:	d10b      	bne.n	8001fce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb6:	4b89      	ldr	r3, [pc, #548]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d06c      	beq.n	800209c <HAL_RCC_OscConfig+0x12c>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d168      	bne.n	800209c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e246      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fd6:	d106      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x76>
 8001fd8:	4b80      	ldr	r3, [pc, #512]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a7f      	ldr	r2, [pc, #508]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8001fde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fe2:	6013      	str	r3, [r2, #0]
 8001fe4:	e02e      	b.n	8002044 <HAL_RCC_OscConfig+0xd4>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d10c      	bne.n	8002008 <HAL_RCC_OscConfig+0x98>
 8001fee:	4b7b      	ldr	r3, [pc, #492]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a7a      	ldr	r2, [pc, #488]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8001ff4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ff8:	6013      	str	r3, [r2, #0]
 8001ffa:	4b78      	ldr	r3, [pc, #480]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a77      	ldr	r2, [pc, #476]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8002000:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002004:	6013      	str	r3, [r2, #0]
 8002006:	e01d      	b.n	8002044 <HAL_RCC_OscConfig+0xd4>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002010:	d10c      	bne.n	800202c <HAL_RCC_OscConfig+0xbc>
 8002012:	4b72      	ldr	r3, [pc, #456]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a71      	ldr	r2, [pc, #452]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8002018:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800201c:	6013      	str	r3, [r2, #0]
 800201e:	4b6f      	ldr	r3, [pc, #444]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a6e      	ldr	r2, [pc, #440]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8002024:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002028:	6013      	str	r3, [r2, #0]
 800202a:	e00b      	b.n	8002044 <HAL_RCC_OscConfig+0xd4>
 800202c:	4b6b      	ldr	r3, [pc, #428]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a6a      	ldr	r2, [pc, #424]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8002032:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002036:	6013      	str	r3, [r2, #0]
 8002038:	4b68      	ldr	r3, [pc, #416]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a67      	ldr	r2, [pc, #412]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 800203e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002042:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d013      	beq.n	8002074 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204c:	f7ff fcb6 	bl	80019bc <HAL_GetTick>
 8002050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002052:	e008      	b.n	8002066 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002054:	f7ff fcb2 	bl	80019bc <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	2b64      	cmp	r3, #100	; 0x64
 8002060:	d901      	bls.n	8002066 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e1fa      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002066:	4b5d      	ldr	r3, [pc, #372]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d0f0      	beq.n	8002054 <HAL_RCC_OscConfig+0xe4>
 8002072:	e014      	b.n	800209e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002074:	f7ff fca2 	bl	80019bc <HAL_GetTick>
 8002078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800207a:	e008      	b.n	800208e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800207c:	f7ff fc9e 	bl	80019bc <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b64      	cmp	r3, #100	; 0x64
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e1e6      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800208e:	4b53      	ldr	r3, [pc, #332]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d1f0      	bne.n	800207c <HAL_RCC_OscConfig+0x10c>
 800209a:	e000      	b.n	800209e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800209c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d063      	beq.n	8002172 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020aa:	4b4c      	ldr	r3, [pc, #304]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f003 030c 	and.w	r3, r3, #12
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d00b      	beq.n	80020ce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80020b6:	4b49      	ldr	r3, [pc, #292]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f003 030c 	and.w	r3, r3, #12
 80020be:	2b08      	cmp	r3, #8
 80020c0:	d11c      	bne.n	80020fc <HAL_RCC_OscConfig+0x18c>
 80020c2:	4b46      	ldr	r3, [pc, #280]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d116      	bne.n	80020fc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020ce:	4b43      	ldr	r3, [pc, #268]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d005      	beq.n	80020e6 <HAL_RCC_OscConfig+0x176>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d001      	beq.n	80020e6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e1ba      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020e6:	4b3d      	ldr	r3, [pc, #244]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	695b      	ldr	r3, [r3, #20]
 80020f2:	00db      	lsls	r3, r3, #3
 80020f4:	4939      	ldr	r1, [pc, #228]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020fa:	e03a      	b.n	8002172 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	691b      	ldr	r3, [r3, #16]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d020      	beq.n	8002146 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002104:	4b36      	ldr	r3, [pc, #216]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002106:	2201      	movs	r2, #1
 8002108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210a:	f7ff fc57 	bl	80019bc <HAL_GetTick>
 800210e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002110:	e008      	b.n	8002124 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002112:	f7ff fc53 	bl	80019bc <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d901      	bls.n	8002124 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e19b      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002124:	4b2d      	ldr	r3, [pc, #180]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0302 	and.w	r3, r3, #2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d0f0      	beq.n	8002112 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002130:	4b2a      	ldr	r3, [pc, #168]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	695b      	ldr	r3, [r3, #20]
 800213c:	00db      	lsls	r3, r3, #3
 800213e:	4927      	ldr	r1, [pc, #156]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8002140:	4313      	orrs	r3, r2
 8002142:	600b      	str	r3, [r1, #0]
 8002144:	e015      	b.n	8002172 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002146:	4b26      	ldr	r3, [pc, #152]	; (80021e0 <HAL_RCC_OscConfig+0x270>)
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214c:	f7ff fc36 	bl	80019bc <HAL_GetTick>
 8002150:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002152:	e008      	b.n	8002166 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002154:	f7ff fc32 	bl	80019bc <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b02      	cmp	r3, #2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e17a      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002166:	4b1d      	ldr	r3, [pc, #116]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1f0      	bne.n	8002154 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0308 	and.w	r3, r3, #8
 800217a:	2b00      	cmp	r3, #0
 800217c:	d03a      	beq.n	80021f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	699b      	ldr	r3, [r3, #24]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d019      	beq.n	80021ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002186:	4b17      	ldr	r3, [pc, #92]	; (80021e4 <HAL_RCC_OscConfig+0x274>)
 8002188:	2201      	movs	r2, #1
 800218a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800218c:	f7ff fc16 	bl	80019bc <HAL_GetTick>
 8002190:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002192:	e008      	b.n	80021a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002194:	f7ff fc12 	bl	80019bc <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e15a      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021a6:	4b0d      	ldr	r3, [pc, #52]	; (80021dc <HAL_RCC_OscConfig+0x26c>)
 80021a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d0f0      	beq.n	8002194 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80021b2:	2001      	movs	r0, #1
 80021b4:	f000 fa9a 	bl	80026ec <RCC_Delay>
 80021b8:	e01c      	b.n	80021f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021ba:	4b0a      	ldr	r3, [pc, #40]	; (80021e4 <HAL_RCC_OscConfig+0x274>)
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021c0:	f7ff fbfc 	bl	80019bc <HAL_GetTick>
 80021c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021c6:	e00f      	b.n	80021e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021c8:	f7ff fbf8 	bl	80019bc <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d908      	bls.n	80021e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e140      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
 80021da:	bf00      	nop
 80021dc:	40021000 	.word	0x40021000
 80021e0:	42420000 	.word	0x42420000
 80021e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021e8:	4b9e      	ldr	r3, [pc, #632]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 80021ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ec:	f003 0302 	and.w	r3, r3, #2
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1e9      	bne.n	80021c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0304 	and.w	r3, r3, #4
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	f000 80a6 	beq.w	800234e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002202:	2300      	movs	r3, #0
 8002204:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002206:	4b97      	ldr	r3, [pc, #604]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d10d      	bne.n	800222e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002212:	4b94      	ldr	r3, [pc, #592]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 8002214:	69db      	ldr	r3, [r3, #28]
 8002216:	4a93      	ldr	r2, [pc, #588]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 8002218:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800221c:	61d3      	str	r3, [r2, #28]
 800221e:	4b91      	ldr	r3, [pc, #580]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 8002220:	69db      	ldr	r3, [r3, #28]
 8002222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002226:	60bb      	str	r3, [r7, #8]
 8002228:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800222a:	2301      	movs	r3, #1
 800222c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800222e:	4b8e      	ldr	r3, [pc, #568]	; (8002468 <HAL_RCC_OscConfig+0x4f8>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002236:	2b00      	cmp	r3, #0
 8002238:	d118      	bne.n	800226c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800223a:	4b8b      	ldr	r3, [pc, #556]	; (8002468 <HAL_RCC_OscConfig+0x4f8>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a8a      	ldr	r2, [pc, #552]	; (8002468 <HAL_RCC_OscConfig+0x4f8>)
 8002240:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002244:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002246:	f7ff fbb9 	bl	80019bc <HAL_GetTick>
 800224a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800224c:	e008      	b.n	8002260 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800224e:	f7ff fbb5 	bl	80019bc <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	2b64      	cmp	r3, #100	; 0x64
 800225a:	d901      	bls.n	8002260 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e0fd      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002260:	4b81      	ldr	r3, [pc, #516]	; (8002468 <HAL_RCC_OscConfig+0x4f8>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002268:	2b00      	cmp	r3, #0
 800226a:	d0f0      	beq.n	800224e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d106      	bne.n	8002282 <HAL_RCC_OscConfig+0x312>
 8002274:	4b7b      	ldr	r3, [pc, #492]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 8002276:	6a1b      	ldr	r3, [r3, #32]
 8002278:	4a7a      	ldr	r2, [pc, #488]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 800227a:	f043 0301 	orr.w	r3, r3, #1
 800227e:	6213      	str	r3, [r2, #32]
 8002280:	e02d      	b.n	80022de <HAL_RCC_OscConfig+0x36e>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d10c      	bne.n	80022a4 <HAL_RCC_OscConfig+0x334>
 800228a:	4b76      	ldr	r3, [pc, #472]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 800228c:	6a1b      	ldr	r3, [r3, #32]
 800228e:	4a75      	ldr	r2, [pc, #468]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 8002290:	f023 0301 	bic.w	r3, r3, #1
 8002294:	6213      	str	r3, [r2, #32]
 8002296:	4b73      	ldr	r3, [pc, #460]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 8002298:	6a1b      	ldr	r3, [r3, #32]
 800229a:	4a72      	ldr	r2, [pc, #456]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 800229c:	f023 0304 	bic.w	r3, r3, #4
 80022a0:	6213      	str	r3, [r2, #32]
 80022a2:	e01c      	b.n	80022de <HAL_RCC_OscConfig+0x36e>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	2b05      	cmp	r3, #5
 80022aa:	d10c      	bne.n	80022c6 <HAL_RCC_OscConfig+0x356>
 80022ac:	4b6d      	ldr	r3, [pc, #436]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 80022ae:	6a1b      	ldr	r3, [r3, #32]
 80022b0:	4a6c      	ldr	r2, [pc, #432]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 80022b2:	f043 0304 	orr.w	r3, r3, #4
 80022b6:	6213      	str	r3, [r2, #32]
 80022b8:	4b6a      	ldr	r3, [pc, #424]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 80022ba:	6a1b      	ldr	r3, [r3, #32]
 80022bc:	4a69      	ldr	r2, [pc, #420]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 80022be:	f043 0301 	orr.w	r3, r3, #1
 80022c2:	6213      	str	r3, [r2, #32]
 80022c4:	e00b      	b.n	80022de <HAL_RCC_OscConfig+0x36e>
 80022c6:	4b67      	ldr	r3, [pc, #412]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 80022c8:	6a1b      	ldr	r3, [r3, #32]
 80022ca:	4a66      	ldr	r2, [pc, #408]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 80022cc:	f023 0301 	bic.w	r3, r3, #1
 80022d0:	6213      	str	r3, [r2, #32]
 80022d2:	4b64      	ldr	r3, [pc, #400]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 80022d4:	6a1b      	ldr	r3, [r3, #32]
 80022d6:	4a63      	ldr	r2, [pc, #396]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 80022d8:	f023 0304 	bic.w	r3, r3, #4
 80022dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d015      	beq.n	8002312 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022e6:	f7ff fb69 	bl	80019bc <HAL_GetTick>
 80022ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022ec:	e00a      	b.n	8002304 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ee:	f7ff fb65 	bl	80019bc <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e0ab      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002304:	4b57      	ldr	r3, [pc, #348]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 8002306:	6a1b      	ldr	r3, [r3, #32]
 8002308:	f003 0302 	and.w	r3, r3, #2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0ee      	beq.n	80022ee <HAL_RCC_OscConfig+0x37e>
 8002310:	e014      	b.n	800233c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002312:	f7ff fb53 	bl	80019bc <HAL_GetTick>
 8002316:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002318:	e00a      	b.n	8002330 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800231a:	f7ff fb4f 	bl	80019bc <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	f241 3288 	movw	r2, #5000	; 0x1388
 8002328:	4293      	cmp	r3, r2
 800232a:	d901      	bls.n	8002330 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e095      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002330:	4b4c      	ldr	r3, [pc, #304]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 8002332:	6a1b      	ldr	r3, [r3, #32]
 8002334:	f003 0302 	and.w	r3, r3, #2
 8002338:	2b00      	cmp	r3, #0
 800233a:	d1ee      	bne.n	800231a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800233c:	7dfb      	ldrb	r3, [r7, #23]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d105      	bne.n	800234e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002342:	4b48      	ldr	r3, [pc, #288]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	4a47      	ldr	r2, [pc, #284]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 8002348:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800234c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	69db      	ldr	r3, [r3, #28]
 8002352:	2b00      	cmp	r3, #0
 8002354:	f000 8081 	beq.w	800245a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002358:	4b42      	ldr	r3, [pc, #264]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f003 030c 	and.w	r3, r3, #12
 8002360:	2b08      	cmp	r3, #8
 8002362:	d061      	beq.n	8002428 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	69db      	ldr	r3, [r3, #28]
 8002368:	2b02      	cmp	r3, #2
 800236a:	d146      	bne.n	80023fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800236c:	4b3f      	ldr	r3, [pc, #252]	; (800246c <HAL_RCC_OscConfig+0x4fc>)
 800236e:	2200      	movs	r2, #0
 8002370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002372:	f7ff fb23 	bl	80019bc <HAL_GetTick>
 8002376:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002378:	e008      	b.n	800238c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800237a:	f7ff fb1f 	bl	80019bc <HAL_GetTick>
 800237e:	4602      	mov	r2, r0
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d901      	bls.n	800238c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	e067      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800238c:	4b35      	ldr	r3, [pc, #212]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1f0      	bne.n	800237a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6a1b      	ldr	r3, [r3, #32]
 800239c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023a0:	d108      	bne.n	80023b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80023a2:	4b30      	ldr	r3, [pc, #192]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	492d      	ldr	r1, [pc, #180]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023b4:	4b2b      	ldr	r3, [pc, #172]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6a19      	ldr	r1, [r3, #32]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c4:	430b      	orrs	r3, r1
 80023c6:	4927      	ldr	r1, [pc, #156]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 80023c8:	4313      	orrs	r3, r2
 80023ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023cc:	4b27      	ldr	r3, [pc, #156]	; (800246c <HAL_RCC_OscConfig+0x4fc>)
 80023ce:	2201      	movs	r2, #1
 80023d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023d2:	f7ff faf3 	bl	80019bc <HAL_GetTick>
 80023d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023d8:	e008      	b.n	80023ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023da:	f7ff faef 	bl	80019bc <HAL_GetTick>
 80023de:	4602      	mov	r2, r0
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d901      	bls.n	80023ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e037      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023ec:	4b1d      	ldr	r3, [pc, #116]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d0f0      	beq.n	80023da <HAL_RCC_OscConfig+0x46a>
 80023f8:	e02f      	b.n	800245a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023fa:	4b1c      	ldr	r3, [pc, #112]	; (800246c <HAL_RCC_OscConfig+0x4fc>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002400:	f7ff fadc 	bl	80019bc <HAL_GetTick>
 8002404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002406:	e008      	b.n	800241a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002408:	f7ff fad8 	bl	80019bc <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	2b02      	cmp	r3, #2
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e020      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800241a:	4b12      	ldr	r3, [pc, #72]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d1f0      	bne.n	8002408 <HAL_RCC_OscConfig+0x498>
 8002426:	e018      	b.n	800245a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	69db      	ldr	r3, [r3, #28]
 800242c:	2b01      	cmp	r3, #1
 800242e:	d101      	bne.n	8002434 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e013      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002434:	4b0b      	ldr	r3, [pc, #44]	; (8002464 <HAL_RCC_OscConfig+0x4f4>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a1b      	ldr	r3, [r3, #32]
 8002444:	429a      	cmp	r2, r3
 8002446:	d106      	bne.n	8002456 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002452:	429a      	cmp	r2, r3
 8002454:	d001      	beq.n	800245a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e000      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800245a:	2300      	movs	r3, #0
}
 800245c:	4618      	mov	r0, r3
 800245e:	3718      	adds	r7, #24
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	40021000 	.word	0x40021000
 8002468:	40007000 	.word	0x40007000
 800246c:	42420060 	.word	0x42420060

08002470 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d101      	bne.n	8002484 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	e0d0      	b.n	8002626 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002484:	4b6a      	ldr	r3, [pc, #424]	; (8002630 <HAL_RCC_ClockConfig+0x1c0>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0307 	and.w	r3, r3, #7
 800248c:	683a      	ldr	r2, [r7, #0]
 800248e:	429a      	cmp	r2, r3
 8002490:	d910      	bls.n	80024b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002492:	4b67      	ldr	r3, [pc, #412]	; (8002630 <HAL_RCC_ClockConfig+0x1c0>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f023 0207 	bic.w	r2, r3, #7
 800249a:	4965      	ldr	r1, [pc, #404]	; (8002630 <HAL_RCC_ClockConfig+0x1c0>)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	4313      	orrs	r3, r2
 80024a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024a2:	4b63      	ldr	r3, [pc, #396]	; (8002630 <HAL_RCC_ClockConfig+0x1c0>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0307 	and.w	r3, r3, #7
 80024aa:	683a      	ldr	r2, [r7, #0]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d001      	beq.n	80024b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e0b8      	b.n	8002626 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 0302 	and.w	r3, r3, #2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d020      	beq.n	8002502 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0304 	and.w	r3, r3, #4
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d005      	beq.n	80024d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024cc:	4b59      	ldr	r3, [pc, #356]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	4a58      	ldr	r2, [pc, #352]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 80024d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80024d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0308 	and.w	r3, r3, #8
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d005      	beq.n	80024f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024e4:	4b53      	ldr	r3, [pc, #332]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	4a52      	ldr	r2, [pc, #328]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 80024ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80024ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024f0:	4b50      	ldr	r3, [pc, #320]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	494d      	ldr	r1, [pc, #308]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	2b00      	cmp	r3, #0
 800250c:	d040      	beq.n	8002590 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	2b01      	cmp	r3, #1
 8002514:	d107      	bne.n	8002526 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002516:	4b47      	ldr	r3, [pc, #284]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d115      	bne.n	800254e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e07f      	b.n	8002626 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	2b02      	cmp	r3, #2
 800252c:	d107      	bne.n	800253e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800252e:	4b41      	ldr	r3, [pc, #260]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d109      	bne.n	800254e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e073      	b.n	8002626 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800253e:	4b3d      	ldr	r3, [pc, #244]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d101      	bne.n	800254e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e06b      	b.n	8002626 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800254e:	4b39      	ldr	r3, [pc, #228]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f023 0203 	bic.w	r2, r3, #3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	4936      	ldr	r1, [pc, #216]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 800255c:	4313      	orrs	r3, r2
 800255e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002560:	f7ff fa2c 	bl	80019bc <HAL_GetTick>
 8002564:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002566:	e00a      	b.n	800257e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002568:	f7ff fa28 	bl	80019bc <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	f241 3288 	movw	r2, #5000	; 0x1388
 8002576:	4293      	cmp	r3, r2
 8002578:	d901      	bls.n	800257e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e053      	b.n	8002626 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800257e:	4b2d      	ldr	r3, [pc, #180]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f003 020c 	and.w	r2, r3, #12
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	429a      	cmp	r2, r3
 800258e:	d1eb      	bne.n	8002568 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002590:	4b27      	ldr	r3, [pc, #156]	; (8002630 <HAL_RCC_ClockConfig+0x1c0>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0307 	and.w	r3, r3, #7
 8002598:	683a      	ldr	r2, [r7, #0]
 800259a:	429a      	cmp	r2, r3
 800259c:	d210      	bcs.n	80025c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800259e:	4b24      	ldr	r3, [pc, #144]	; (8002630 <HAL_RCC_ClockConfig+0x1c0>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f023 0207 	bic.w	r2, r3, #7
 80025a6:	4922      	ldr	r1, [pc, #136]	; (8002630 <HAL_RCC_ClockConfig+0x1c0>)
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ae:	4b20      	ldr	r3, [pc, #128]	; (8002630 <HAL_RCC_ClockConfig+0x1c0>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0307 	and.w	r3, r3, #7
 80025b6:	683a      	ldr	r2, [r7, #0]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d001      	beq.n	80025c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e032      	b.n	8002626 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0304 	and.w	r3, r3, #4
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d008      	beq.n	80025de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025cc:	4b19      	ldr	r3, [pc, #100]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	4916      	ldr	r1, [pc, #88]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 80025da:	4313      	orrs	r3, r2
 80025dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0308 	and.w	r3, r3, #8
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d009      	beq.n	80025fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025ea:	4b12      	ldr	r3, [pc, #72]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	691b      	ldr	r3, [r3, #16]
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	490e      	ldr	r1, [pc, #56]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80025fe:	f000 f821 	bl	8002644 <HAL_RCC_GetSysClockFreq>
 8002602:	4602      	mov	r2, r0
 8002604:	4b0b      	ldr	r3, [pc, #44]	; (8002634 <HAL_RCC_ClockConfig+0x1c4>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	091b      	lsrs	r3, r3, #4
 800260a:	f003 030f 	and.w	r3, r3, #15
 800260e:	490a      	ldr	r1, [pc, #40]	; (8002638 <HAL_RCC_ClockConfig+0x1c8>)
 8002610:	5ccb      	ldrb	r3, [r1, r3]
 8002612:	fa22 f303 	lsr.w	r3, r2, r3
 8002616:	4a09      	ldr	r2, [pc, #36]	; (800263c <HAL_RCC_ClockConfig+0x1cc>)
 8002618:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800261a:	4b09      	ldr	r3, [pc, #36]	; (8002640 <HAL_RCC_ClockConfig+0x1d0>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4618      	mov	r0, r3
 8002620:	f7ff f98a 	bl	8001938 <HAL_InitTick>

  return HAL_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3710      	adds	r7, #16
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	40022000 	.word	0x40022000
 8002634:	40021000 	.word	0x40021000
 8002638:	08002f50 	.word	0x08002f50
 800263c:	20000150 	.word	0x20000150
 8002640:	20000158 	.word	0x20000158

08002644 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002644:	b480      	push	{r7}
 8002646:	b087      	sub	sp, #28
 8002648:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800264a:	2300      	movs	r3, #0
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	2300      	movs	r3, #0
 8002650:	60bb      	str	r3, [r7, #8]
 8002652:	2300      	movs	r3, #0
 8002654:	617b      	str	r3, [r7, #20]
 8002656:	2300      	movs	r3, #0
 8002658:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800265a:	2300      	movs	r3, #0
 800265c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800265e:	4b1e      	ldr	r3, [pc, #120]	; (80026d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f003 030c 	and.w	r3, r3, #12
 800266a:	2b04      	cmp	r3, #4
 800266c:	d002      	beq.n	8002674 <HAL_RCC_GetSysClockFreq+0x30>
 800266e:	2b08      	cmp	r3, #8
 8002670:	d003      	beq.n	800267a <HAL_RCC_GetSysClockFreq+0x36>
 8002672:	e027      	b.n	80026c4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002674:	4b19      	ldr	r3, [pc, #100]	; (80026dc <HAL_RCC_GetSysClockFreq+0x98>)
 8002676:	613b      	str	r3, [r7, #16]
      break;
 8002678:	e027      	b.n	80026ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	0c9b      	lsrs	r3, r3, #18
 800267e:	f003 030f 	and.w	r3, r3, #15
 8002682:	4a17      	ldr	r2, [pc, #92]	; (80026e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002684:	5cd3      	ldrb	r3, [r2, r3]
 8002686:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d010      	beq.n	80026b4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002692:	4b11      	ldr	r3, [pc, #68]	; (80026d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	0c5b      	lsrs	r3, r3, #17
 8002698:	f003 0301 	and.w	r3, r3, #1
 800269c:	4a11      	ldr	r2, [pc, #68]	; (80026e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800269e:	5cd3      	ldrb	r3, [r2, r3]
 80026a0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a0d      	ldr	r2, [pc, #52]	; (80026dc <HAL_RCC_GetSysClockFreq+0x98>)
 80026a6:	fb02 f203 	mul.w	r2, r2, r3
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80026b0:	617b      	str	r3, [r7, #20]
 80026b2:	e004      	b.n	80026be <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a0c      	ldr	r2, [pc, #48]	; (80026e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80026b8:	fb02 f303 	mul.w	r3, r2, r3
 80026bc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	613b      	str	r3, [r7, #16]
      break;
 80026c2:	e002      	b.n	80026ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80026c4:	4b05      	ldr	r3, [pc, #20]	; (80026dc <HAL_RCC_GetSysClockFreq+0x98>)
 80026c6:	613b      	str	r3, [r7, #16]
      break;
 80026c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026ca:	693b      	ldr	r3, [r7, #16]
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	371c      	adds	r7, #28
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bc80      	pop	{r7}
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	40021000 	.word	0x40021000
 80026dc:	007a1200 	.word	0x007a1200
 80026e0:	08002f60 	.word	0x08002f60
 80026e4:	08002f70 	.word	0x08002f70
 80026e8:	003d0900 	.word	0x003d0900

080026ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80026f4:	4b0a      	ldr	r3, [pc, #40]	; (8002720 <RCC_Delay+0x34>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a0a      	ldr	r2, [pc, #40]	; (8002724 <RCC_Delay+0x38>)
 80026fa:	fba2 2303 	umull	r2, r3, r2, r3
 80026fe:	0a5b      	lsrs	r3, r3, #9
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	fb02 f303 	mul.w	r3, r2, r3
 8002706:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002708:	bf00      	nop
  }
  while (Delay --);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	1e5a      	subs	r2, r3, #1
 800270e:	60fa      	str	r2, [r7, #12]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d1f9      	bne.n	8002708 <RCC_Delay+0x1c>
}
 8002714:	bf00      	nop
 8002716:	bf00      	nop
 8002718:	3714      	adds	r7, #20
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr
 8002720:	20000150 	.word	0x20000150
 8002724:	10624dd3 	.word	0x10624dd3

08002728 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d101      	bne.n	800273a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e041      	b.n	80027be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b00      	cmp	r3, #0
 8002744:	d106      	bne.n	8002754 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f7fe ff7a 	bl	8001648 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2202      	movs	r2, #2
 8002758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	3304      	adds	r3, #4
 8002764:	4619      	mov	r1, r3
 8002766:	4610      	mov	r0, r2
 8002768:	f000 fa56 	bl	8002c18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2201      	movs	r2, #1
 8002770:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2201      	movs	r2, #1
 8002778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2201      	movs	r2, #1
 80027a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
	...

080027c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d001      	beq.n	80027e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e035      	b.n	800284c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2202      	movs	r2, #2
 80027e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68da      	ldr	r2, [r3, #12]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f042 0201 	orr.w	r2, r2, #1
 80027f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a16      	ldr	r2, [pc, #88]	; (8002858 <HAL_TIM_Base_Start_IT+0x90>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d009      	beq.n	8002816 <HAL_TIM_Base_Start_IT+0x4e>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800280a:	d004      	beq.n	8002816 <HAL_TIM_Base_Start_IT+0x4e>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a12      	ldr	r2, [pc, #72]	; (800285c <HAL_TIM_Base_Start_IT+0x94>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d111      	bne.n	800283a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f003 0307 	and.w	r3, r3, #7
 8002820:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2b06      	cmp	r3, #6
 8002826:	d010      	beq.n	800284a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f042 0201 	orr.w	r2, r2, #1
 8002836:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002838:	e007      	b.n	800284a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f042 0201 	orr.w	r2, r2, #1
 8002848:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	bc80      	pop	{r7}
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	40012c00 	.word	0x40012c00
 800285c:	40000400 	.word	0x40000400

08002860 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b084      	sub	sp, #16
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	691b      	ldr	r3, [r3, #16]
 8002876:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b00      	cmp	r3, #0
 8002880:	d020      	beq.n	80028c4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f003 0302 	and.w	r3, r3, #2
 8002888:	2b00      	cmp	r3, #0
 800288a:	d01b      	beq.n	80028c4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f06f 0202 	mvn.w	r2, #2
 8002894:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2201      	movs	r2, #1
 800289a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	f003 0303 	and.w	r3, r3, #3
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 f998 	bl	8002be0 <HAL_TIM_IC_CaptureCallback>
 80028b0:	e005      	b.n	80028be <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 f98b 	bl	8002bce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f000 f99a 	bl	8002bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	f003 0304 	and.w	r3, r3, #4
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d020      	beq.n	8002910 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f003 0304 	and.w	r3, r3, #4
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d01b      	beq.n	8002910 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f06f 0204 	mvn.w	r2, #4
 80028e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2202      	movs	r2, #2
 80028e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	699b      	ldr	r3, [r3, #24]
 80028ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d003      	beq.n	80028fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 f972 	bl	8002be0 <HAL_TIM_IC_CaptureCallback>
 80028fc:	e005      	b.n	800290a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 f965 	bl	8002bce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 f974 	bl	8002bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	f003 0308 	and.w	r3, r3, #8
 8002916:	2b00      	cmp	r3, #0
 8002918:	d020      	beq.n	800295c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f003 0308 	and.w	r3, r3, #8
 8002920:	2b00      	cmp	r3, #0
 8002922:	d01b      	beq.n	800295c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f06f 0208 	mvn.w	r2, #8
 800292c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2204      	movs	r2, #4
 8002932:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	69db      	ldr	r3, [r3, #28]
 800293a:	f003 0303 	and.w	r3, r3, #3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d003      	beq.n	800294a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f000 f94c 	bl	8002be0 <HAL_TIM_IC_CaptureCallback>
 8002948:	e005      	b.n	8002956 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 f93f 	bl	8002bce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f000 f94e 	bl	8002bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	f003 0310 	and.w	r3, r3, #16
 8002962:	2b00      	cmp	r3, #0
 8002964:	d020      	beq.n	80029a8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f003 0310 	and.w	r3, r3, #16
 800296c:	2b00      	cmp	r3, #0
 800296e:	d01b      	beq.n	80029a8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f06f 0210 	mvn.w	r2, #16
 8002978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2208      	movs	r2, #8
 800297e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	69db      	ldr	r3, [r3, #28]
 8002986:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800298a:	2b00      	cmp	r3, #0
 800298c:	d003      	beq.n	8002996 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 f926 	bl	8002be0 <HAL_TIM_IC_CaptureCallback>
 8002994:	e005      	b.n	80029a2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f919 	bl	8002bce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f000 f928 	bl	8002bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00c      	beq.n	80029cc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f003 0301 	and.w	r3, r3, #1
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d007      	beq.n	80029cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f06f 0201 	mvn.w	r2, #1
 80029c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f7fe ff68 	bl	800189c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d00c      	beq.n	80029f0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d007      	beq.n	80029f0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80029e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 fa6f 	bl	8002ece <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d00c      	beq.n	8002a14 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d007      	beq.n	8002a14 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002a0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f000 f8f8 	bl	8002c04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	f003 0320 	and.w	r3, r3, #32
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d00c      	beq.n	8002a38 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f003 0320 	and.w	r3, r3, #32
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d007      	beq.n	8002a38 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f06f 0220 	mvn.w	r2, #32
 8002a30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 fa42 	bl	8002ebc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a38:	bf00      	nop
 8002a3a:	3710      	adds	r7, #16
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d101      	bne.n	8002a5c <HAL_TIM_ConfigClockSource+0x1c>
 8002a58:	2302      	movs	r3, #2
 8002a5a:	e0b4      	b.n	8002bc6 <HAL_TIM_ConfigClockSource+0x186>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2202      	movs	r2, #2
 8002a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002a7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	68ba      	ldr	r2, [r7, #8]
 8002a8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a94:	d03e      	beq.n	8002b14 <HAL_TIM_ConfigClockSource+0xd4>
 8002a96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a9a:	f200 8087 	bhi.w	8002bac <HAL_TIM_ConfigClockSource+0x16c>
 8002a9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aa2:	f000 8086 	beq.w	8002bb2 <HAL_TIM_ConfigClockSource+0x172>
 8002aa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aaa:	d87f      	bhi.n	8002bac <HAL_TIM_ConfigClockSource+0x16c>
 8002aac:	2b70      	cmp	r3, #112	; 0x70
 8002aae:	d01a      	beq.n	8002ae6 <HAL_TIM_ConfigClockSource+0xa6>
 8002ab0:	2b70      	cmp	r3, #112	; 0x70
 8002ab2:	d87b      	bhi.n	8002bac <HAL_TIM_ConfigClockSource+0x16c>
 8002ab4:	2b60      	cmp	r3, #96	; 0x60
 8002ab6:	d050      	beq.n	8002b5a <HAL_TIM_ConfigClockSource+0x11a>
 8002ab8:	2b60      	cmp	r3, #96	; 0x60
 8002aba:	d877      	bhi.n	8002bac <HAL_TIM_ConfigClockSource+0x16c>
 8002abc:	2b50      	cmp	r3, #80	; 0x50
 8002abe:	d03c      	beq.n	8002b3a <HAL_TIM_ConfigClockSource+0xfa>
 8002ac0:	2b50      	cmp	r3, #80	; 0x50
 8002ac2:	d873      	bhi.n	8002bac <HAL_TIM_ConfigClockSource+0x16c>
 8002ac4:	2b40      	cmp	r3, #64	; 0x40
 8002ac6:	d058      	beq.n	8002b7a <HAL_TIM_ConfigClockSource+0x13a>
 8002ac8:	2b40      	cmp	r3, #64	; 0x40
 8002aca:	d86f      	bhi.n	8002bac <HAL_TIM_ConfigClockSource+0x16c>
 8002acc:	2b30      	cmp	r3, #48	; 0x30
 8002ace:	d064      	beq.n	8002b9a <HAL_TIM_ConfigClockSource+0x15a>
 8002ad0:	2b30      	cmp	r3, #48	; 0x30
 8002ad2:	d86b      	bhi.n	8002bac <HAL_TIM_ConfigClockSource+0x16c>
 8002ad4:	2b20      	cmp	r3, #32
 8002ad6:	d060      	beq.n	8002b9a <HAL_TIM_ConfigClockSource+0x15a>
 8002ad8:	2b20      	cmp	r3, #32
 8002ada:	d867      	bhi.n	8002bac <HAL_TIM_ConfigClockSource+0x16c>
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d05c      	beq.n	8002b9a <HAL_TIM_ConfigClockSource+0x15a>
 8002ae0:	2b10      	cmp	r3, #16
 8002ae2:	d05a      	beq.n	8002b9a <HAL_TIM_ConfigClockSource+0x15a>
 8002ae4:	e062      	b.n	8002bac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6818      	ldr	r0, [r3, #0]
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	6899      	ldr	r1, [r3, #8]
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685a      	ldr	r2, [r3, #4]
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	f000 f96a 	bl	8002dce <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002b08:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	68ba      	ldr	r2, [r7, #8]
 8002b10:	609a      	str	r2, [r3, #8]
      break;
 8002b12:	e04f      	b.n	8002bb4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6818      	ldr	r0, [r3, #0]
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	6899      	ldr	r1, [r3, #8]
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	f000 f953 	bl	8002dce <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689a      	ldr	r2, [r3, #8]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002b36:	609a      	str	r2, [r3, #8]
      break;
 8002b38:	e03c      	b.n	8002bb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6818      	ldr	r0, [r3, #0]
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	6859      	ldr	r1, [r3, #4]
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	461a      	mov	r2, r3
 8002b48:	f000 f8ca 	bl	8002ce0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2150      	movs	r1, #80	; 0x50
 8002b52:	4618      	mov	r0, r3
 8002b54:	f000 f921 	bl	8002d9a <TIM_ITRx_SetConfig>
      break;
 8002b58:	e02c      	b.n	8002bb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6818      	ldr	r0, [r3, #0]
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	6859      	ldr	r1, [r3, #4]
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	461a      	mov	r2, r3
 8002b68:	f000 f8e8 	bl	8002d3c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2160      	movs	r1, #96	; 0x60
 8002b72:	4618      	mov	r0, r3
 8002b74:	f000 f911 	bl	8002d9a <TIM_ITRx_SetConfig>
      break;
 8002b78:	e01c      	b.n	8002bb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6818      	ldr	r0, [r3, #0]
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	6859      	ldr	r1, [r3, #4]
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	461a      	mov	r2, r3
 8002b88:	f000 f8aa 	bl	8002ce0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2140      	movs	r1, #64	; 0x40
 8002b92:	4618      	mov	r0, r3
 8002b94:	f000 f901 	bl	8002d9a <TIM_ITRx_SetConfig>
      break;
 8002b98:	e00c      	b.n	8002bb4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	4610      	mov	r0, r2
 8002ba6:	f000 f8f8 	bl	8002d9a <TIM_ITRx_SetConfig>
      break;
 8002baa:	e003      	b.n	8002bb4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	73fb      	strb	r3, [r7, #15]
      break;
 8002bb0:	e000      	b.n	8002bb4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002bb2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3710      	adds	r7, #16
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bce:	b480      	push	{r7}
 8002bd0:	b083      	sub	sp, #12
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002bd6:	bf00      	nop
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bc80      	pop	{r7}
 8002bde:	4770      	bx	lr

08002be0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002be8:	bf00      	nop
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bc80      	pop	{r7}
 8002bf0:	4770      	bx	lr

08002bf2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002bf2:	b480      	push	{r7}
 8002bf4:	b083      	sub	sp, #12
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002bfa:	bf00      	nop
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bc80      	pop	{r7}
 8002c02:	4770      	bx	lr

08002c04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bc80      	pop	{r7}
 8002c14:	4770      	bx	lr
	...

08002c18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b085      	sub	sp, #20
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	4a2b      	ldr	r2, [pc, #172]	; (8002cd8 <TIM_Base_SetConfig+0xc0>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d007      	beq.n	8002c40 <TIM_Base_SetConfig+0x28>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c36:	d003      	beq.n	8002c40 <TIM_Base_SetConfig+0x28>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	4a28      	ldr	r2, [pc, #160]	; (8002cdc <TIM_Base_SetConfig+0xc4>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d108      	bne.n	8002c52 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	68fa      	ldr	r2, [r7, #12]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a20      	ldr	r2, [pc, #128]	; (8002cd8 <TIM_Base_SetConfig+0xc0>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d007      	beq.n	8002c6a <TIM_Base_SetConfig+0x52>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c60:	d003      	beq.n	8002c6a <TIM_Base_SetConfig+0x52>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a1d      	ldr	r2, [pc, #116]	; (8002cdc <TIM_Base_SetConfig+0xc4>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d108      	bne.n	8002c7c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	68fa      	ldr	r2, [r7, #12]
 8002c8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	689a      	ldr	r2, [r3, #8]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a0d      	ldr	r2, [pc, #52]	; (8002cd8 <TIM_Base_SetConfig+0xc0>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d103      	bne.n	8002cb0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	691a      	ldr	r2, [r3, #16]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d005      	beq.n	8002cce <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	691b      	ldr	r3, [r3, #16]
 8002cc6:	f023 0201 	bic.w	r2, r3, #1
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	611a      	str	r2, [r3, #16]
  }
}
 8002cce:	bf00      	nop
 8002cd0:	3714      	adds	r7, #20
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bc80      	pop	{r7}
 8002cd6:	4770      	bx	lr
 8002cd8:	40012c00 	.word	0x40012c00
 8002cdc:	40000400 	.word	0x40000400

08002ce0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b087      	sub	sp, #28
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6a1b      	ldr	r3, [r3, #32]
 8002cf6:	f023 0201 	bic.w	r2, r3, #1
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	011b      	lsls	r3, r3, #4
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	f023 030a 	bic.w	r3, r3, #10
 8002d1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002d1e:	697a      	ldr	r2, [r7, #20]
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	693a      	ldr	r2, [r7, #16]
 8002d2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	697a      	ldr	r2, [r7, #20]
 8002d30:	621a      	str	r2, [r3, #32]
}
 8002d32:	bf00      	nop
 8002d34:	371c      	adds	r7, #28
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bc80      	pop	{r7}
 8002d3a:	4770      	bx	lr

08002d3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b087      	sub	sp, #28
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6a1b      	ldr	r3, [r3, #32]
 8002d4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6a1b      	ldr	r3, [r3, #32]
 8002d52:	f023 0210 	bic.w	r2, r3, #16
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002d66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	031b      	lsls	r3, r3, #12
 8002d6c:	693a      	ldr	r2, [r7, #16]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002d78:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	011b      	lsls	r3, r3, #4
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	693a      	ldr	r2, [r7, #16]
 8002d88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	697a      	ldr	r2, [r7, #20]
 8002d8e:	621a      	str	r2, [r3, #32]
}
 8002d90:	bf00      	nop
 8002d92:	371c      	adds	r7, #28
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bc80      	pop	{r7}
 8002d98:	4770      	bx	lr

08002d9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	b085      	sub	sp, #20
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
 8002da2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002db0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	f043 0307 	orr.w	r3, r3, #7
 8002dbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	68fa      	ldr	r2, [r7, #12]
 8002dc2:	609a      	str	r2, [r3, #8]
}
 8002dc4:	bf00      	nop
 8002dc6:	3714      	adds	r7, #20
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bc80      	pop	{r7}
 8002dcc:	4770      	bx	lr

08002dce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	b087      	sub	sp, #28
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	60f8      	str	r0, [r7, #12]
 8002dd6:	60b9      	str	r1, [r7, #8]
 8002dd8:	607a      	str	r2, [r7, #4]
 8002dda:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002de8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	021a      	lsls	r2, r3, #8
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	431a      	orrs	r2, r3
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	4313      	orrs	r3, r2
 8002df6:	697a      	ldr	r2, [r7, #20]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	697a      	ldr	r2, [r7, #20]
 8002e00:	609a      	str	r2, [r3, #8]
}
 8002e02:	bf00      	nop
 8002e04:	371c      	adds	r7, #28
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bc80      	pop	{r7}
 8002e0a:	4770      	bx	lr

08002e0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d101      	bne.n	8002e24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e20:	2302      	movs	r3, #2
 8002e22:	e041      	b.n	8002ea8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2202      	movs	r2, #2
 8002e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a14      	ldr	r2, [pc, #80]	; (8002eb4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d009      	beq.n	8002e7c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e70:	d004      	beq.n	8002e7c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a10      	ldr	r2, [pc, #64]	; (8002eb8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d10c      	bne.n	8002e96 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e82:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	68ba      	ldr	r2, [r7, #8]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	68ba      	ldr	r2, [r7, #8]
 8002e94:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ea6:	2300      	movs	r3, #0
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3714      	adds	r7, #20
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bc80      	pop	{r7}
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	40012c00 	.word	0x40012c00
 8002eb8:	40000400 	.word	0x40000400

08002ebc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ec4:	bf00      	nop
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bc80      	pop	{r7}
 8002ecc:	4770      	bx	lr

08002ece <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ece:	b480      	push	{r7}
 8002ed0:	b083      	sub	sp, #12
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ed6:	bf00      	nop
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bc80      	pop	{r7}
 8002ede:	4770      	bx	lr

08002ee0 <__libc_init_array>:
 8002ee0:	b570      	push	{r4, r5, r6, lr}
 8002ee2:	2600      	movs	r6, #0
 8002ee4:	4d0c      	ldr	r5, [pc, #48]	; (8002f18 <__libc_init_array+0x38>)
 8002ee6:	4c0d      	ldr	r4, [pc, #52]	; (8002f1c <__libc_init_array+0x3c>)
 8002ee8:	1b64      	subs	r4, r4, r5
 8002eea:	10a4      	asrs	r4, r4, #2
 8002eec:	42a6      	cmp	r6, r4
 8002eee:	d109      	bne.n	8002f04 <__libc_init_array+0x24>
 8002ef0:	f000 f822 	bl	8002f38 <_init>
 8002ef4:	2600      	movs	r6, #0
 8002ef6:	4d0a      	ldr	r5, [pc, #40]	; (8002f20 <__libc_init_array+0x40>)
 8002ef8:	4c0a      	ldr	r4, [pc, #40]	; (8002f24 <__libc_init_array+0x44>)
 8002efa:	1b64      	subs	r4, r4, r5
 8002efc:	10a4      	asrs	r4, r4, #2
 8002efe:	42a6      	cmp	r6, r4
 8002f00:	d105      	bne.n	8002f0e <__libc_init_array+0x2e>
 8002f02:	bd70      	pop	{r4, r5, r6, pc}
 8002f04:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f08:	4798      	blx	r3
 8002f0a:	3601      	adds	r6, #1
 8002f0c:	e7ee      	b.n	8002eec <__libc_init_array+0xc>
 8002f0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f12:	4798      	blx	r3
 8002f14:	3601      	adds	r6, #1
 8002f16:	e7f2      	b.n	8002efe <__libc_init_array+0x1e>
 8002f18:	08002f74 	.word	0x08002f74
 8002f1c:	08002f74 	.word	0x08002f74
 8002f20:	08002f74 	.word	0x08002f74
 8002f24:	08002f78 	.word	0x08002f78

08002f28 <memset>:
 8002f28:	4603      	mov	r3, r0
 8002f2a:	4402      	add	r2, r0
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d100      	bne.n	8002f32 <memset+0xa>
 8002f30:	4770      	bx	lr
 8002f32:	f803 1b01 	strb.w	r1, [r3], #1
 8002f36:	e7f9      	b.n	8002f2c <memset+0x4>

08002f38 <_init>:
 8002f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f3a:	bf00      	nop
 8002f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f3e:	bc08      	pop	{r3}
 8002f40:	469e      	mov	lr, r3
 8002f42:	4770      	bx	lr

08002f44 <_fini>:
 8002f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f46:	bf00      	nop
 8002f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f4a:	bc08      	pop	{r3}
 8002f4c:	469e      	mov	lr, r3
 8002f4e:	4770      	bx	lr
