Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon May 12 15:42:22 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   IN_ADAT_TAKTWAHL<0>_IBUF
   IN_ADAT_TAKTWAHL<1>_IBUF


