# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/new/8SHFT_REG.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sim_1/new/SHFT_REG_tb.vhd"

# Do not sort compile order
nosort
