+====================+===================+===========================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                       |
+====================+===================+===========================================================================================================================================+
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWrRdROM_reg[0]/D                                                                                                               |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtReq_reg/D                                                                                                                  |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[1]/D                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[2]/D                                                                                                              |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[0]/D                                                                                                              |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWrRdTmp_reg[0]/D                                                                                                               |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[7]/D                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D                                                                                 |
| SysClk_PLL_0       | SysClk_PLL_0      | ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D                                                                                 |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[7]/D                                                                                                              |
| SysClk_PLL_0       | SysClk_PLL_0      | ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D                                                                                 |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[5]/D                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D                                                                                 |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[2]/D                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[0]/CE                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[2]/CE                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[3]/CE                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[4]/CE                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[1]/D                                                                                                              |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[5]/D                                                                                                              |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[6]/D                                                                                                              |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWRstReq_reg/D                                                                                                                  |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWRdReq_reg/D                                                                                                                   |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[3]/D                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[4]/D                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[3]/D                                                                                                              |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[0]/D                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[6]/D                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[4]/D                                                                                                              |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[2]/CE                                                                                                            |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[5]/CE                                                                                                            |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[1]/CE                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[5]/CE                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[6]/CE                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[7]/CE                                                                                                             |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[1]/CE                                                                                                            |
| SysClk_PLL_0       | SysClk_PLL_0      | ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[0]/CE                                                                                                            |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[3]/CE                                                                                                            |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[4]/CE                                                                                                            |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[6]/CE                                                                                                            |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[7]/CE                                                                                                            |
| SysClk_PLL_0       | SysClk_PLL_0      | ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWireCmdReg_reg[0]/CE                                                                                                           |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWireCmdReg_reg[1]/CE                                                                                                           |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWireCmdReg_reg[2]/CE                                                                                                           |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWireCmdReg_reg[3]/CE                                                                                                           |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWireCmdReg_reg[4]/CE                                                                                                           |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWireCmdReg_reg[5]/CE                                                                                                           |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWireCmdReg_reg[6]/CE                                                                                                           |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWireCmdReg_reg[7]/CE                                                                                                           |
| SysClk_PLL_0       | SysClk_PLL_0      | ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/TempCtrl_reg[0]/CE                                                                                                                |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/TempCtrl_reg[1]/CE                                                                                                                |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/TempCtrl_reg[2]/CE                                                                                                                |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/TempCtrl_reg[3]/CE                                                                                                                |
+--------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
