{
  "design": {
    "design_info": {
      "boundary_crc": "0x1BB51174BB4DDDD7",
      "device": "xcvu9p-fsgd2104-2-i",
      "name": "PCIe_Bridge_ICAP_complex",
      "synth_flow_mode": "Singular",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "FROM_SH_AXI_LITE_NORTH": {
        "AXI_LITE_2Stage_reg": {
          "axi_register_slice_0": "",
          "axi_register_slice_1": ""
        },
        "axi_register_slice_2": ""
      },
      "FROM_SH_AXI_MM_NORTH": {
        "axi_register_slice_0": "",
        "axi_register_slice_1": "",
        "axi_register_slice_2": ""
      },
      "TO_SH_AXI_MM_NORTH": {
        "AXI_MM_2_stage_reg": {
          "axi_register_slice_1": "",
          "axi_register_slice_2": ""
        },
        "axi_register_slice_PR_DECOUPLE_AXI_MM": ""
      },
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_0_bram": "",
      "axi_gpio_0": "",
      "axi_gpio_KER_ACTIVE_COUNT": "",
      "axi_gpio_status": "",
      "axi_hwicap_0": "",
      "axi_interconnect_0": {
        "s00_couplers": {
          "s00_regslice": "",
          "auto_cc": ""
        }
      },
      "axi_pcie3_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_cc": ""
        },
        "m00_couplers": {
          "m00_regslice": "",
          "auto_cc": ""
        },
        "m01_couplers": {
          "m01_regslice": ""
        },
        "m02_couplers": {
          "m02_regslice": ""
        },
        "m03_couplers": {
          "m03_regslice": ""
        },
        "m04_couplers": {
          "m04_regslice": ""
        },
        "m05_couplers": {
          "m05_regslice": "",
          "auto_pc": ""
        },
        "m06_couplers": {
          "m06_regslice": ""
        },
        "m07_couplers": {
          "m07_regslice": ""
        },
        "m08_couplers": {
          "m08_regslice": ""
        }
      },
      "clk_wiz_0": "",
      "clk_wiz_PROG": "",
      "ddr4_1": "",
      "rst_125M": "",
      "rst_ddr4_0_300M": "",
      "system_ila_AXIL": "",
      "system_ila_AXI_MM": "",
      "system_management_wiz_0": "",
      "xDMA_SUBSYS": {
        "pcie4_uscale_plus_0": "",
        "xdma_0": "",
        "xlconstant_0": ""
      },
      "xlconstant_0": ""
    },
    "interface_ports": {
      "C1_SYS_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "M_AXI_LITE_TO_HLS_PR_NORTH": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "CLK_DOMAIN": {
            "value": "PCIe_Bridge_ICAP_complex_clk_wiz_0_0_clk_out_125M",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "ip_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          }
        }
      },
      "M_AXI_MM_TO_HLS_PR_NORTH": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "PCIe_Bridge_ICAP_complex_xdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "4",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "32"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "32"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "user_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "user_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "user_prop"
          }
        }
      },
      "S_AXI_MM_FROM_HLS_PR_NORTH": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "PCIe_Bridge_ICAP_complex_xdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "5"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "32"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "32"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "c1_ddr4": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "default"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      }
    },
    "ports": {
      "DDR4_sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "axi_reset_n_out": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "c1_init_calib_complete": {
        "direction": "O"
      },
      "clk_out_125M": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M_AXI_LITE_TO_HLS_PR_NORTH"
          },
          "ASSOCIATED_RESET": {
            "value": "axi_reset_n_out"
          },
          "CLK_DOMAIN": {
            "value": "PCIe_Bridge_ICAP_complex_clk_wiz_0_0_clk_out_125M",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "clk_out_250M": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_MM_FROM_HLS_PR_NORTH:M_AXI_MM_TO_HLS_PR_NORTH"
          },
          "CLK_DOMAIN": {
            "value": "PCIe_Bridge_ICAP_complex_xdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_out_PROG": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "PCIe_Bridge_ICAP_complex_clk_wiz_PROG_0_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "400000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "clk_out_PROG_locked": {
        "direction": "O"
      },
      "ker_active_count_L": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "ker_active_count_U": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "status_gpio_in": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "PCIe_Bridge_ICAP_complex_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "sys_clk_gt": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "PCIe_Bridge_ICAP_complex_sys_clk_gt",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "sys_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "FROM_SH_AXI_LITE_NORTH": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "rp_AXI_LITE_TO_HLS_PR_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "decouple": {
            "direction": "I"
          }
        },
        "components": {
          "AXI_LITE_2Stage_reg": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_register_slice_0": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_axi_register_slice_0_0",
                "parameters": {
                  "REG_R": {
                    "value": "7"
                  },
                  "REG_W": {
                    "value": "7"
                  }
                }
              },
              "axi_register_slice_1": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_axi_register_slice_1_0",
                "parameters": {
                  "REG_R": {
                    "value": "7"
                  },
                  "REG_W": {
                    "value": "7"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXI",
                  "axi_register_slice_1/M_AXI"
                ]
              },
              "axi_register_slice_0_M_AXI": {
                "interface_ports": [
                  "axi_register_slice_0/M_AXI",
                  "axi_register_slice_1/S_AXI"
                ]
              },
              "S_AXI_1": {
                "interface_ports": [
                  "S_AXI",
                  "axi_register_slice_0/S_AXI"
                ]
              }
            },
            "nets": {
              "aclk_1": {
                "ports": [
                  "aclk",
                  "axi_register_slice_0/aclk",
                  "axi_register_slice_1/aclk"
                ]
              },
              "aresetn_1": {
                "ports": [
                  "aresetn",
                  "axi_register_slice_0/aresetn",
                  "axi_register_slice_1/aresetn"
                ]
              }
            }
          },
          "axi_register_slice_2": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "PCIe_Bridge_ICAP_complex_axi_register_slice_2_0",
            "parameters": {
              "REG_R": {
                "value": "7"
              },
              "REG_W": {
                "value": "7"
              }
            }
          }
        },
        "interface_nets": {
          "AXI_LITE_3Stage_reg_M_AXI": {
            "interface_ports": [
              "AXI_LITE_2Stage_reg/M_AXI",
              "axi_register_slice_2/S_AXI"
            ]
          },
          "axi_register_slice_2_M_AXI": {
            "interface_ports": [
              "rp_AXI_LITE_TO_HLS_PR_0",
              "axi_register_slice_2/M_AXI"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "AXI_LITE_2Stage_reg/S_AXI"
            ]
          }
        },
        "nets": {
          "clk_wiz_0_clk_out_125M": {
            "ports": [
              "aclk",
              "AXI_LITE_2Stage_reg/aclk",
              "axi_register_slice_2/aclk"
            ]
          },
          "decouple_1": {
            "ports": [
              "decouple",
              "axi_register_slice_2/aresetn"
            ]
          },
          "rst_ddr4_0_300M1_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "AXI_LITE_2Stage_reg/aresetn"
            ]
          }
        }
      },
      "FROM_SH_AXI_MM_NORTH": {
        "interface_ports": {
          "M_AXI_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "clk_out_250M": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "axi_register_slice_0": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "PCIe_Bridge_ICAP_complex_axi_register_slice_0_1"
          },
          "axi_register_slice_1": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "PCIe_Bridge_ICAP_complex_axi_register_slice_1_1"
          },
          "axi_register_slice_2": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "PCIe_Bridge_ICAP_complex_axi_register_slice_2_1"
          }
        },
        "interface_nets": {
          "axi_register_slice_1_M_AXI": {
            "interface_ports": [
              "axi_register_slice_1/M_AXI",
              "axi_register_slice_2/S_AXI"
            ]
          },
          "axi_register_slice_0_M_AXI": {
            "interface_ports": [
              "axi_register_slice_0/M_AXI",
              "axi_register_slice_1/S_AXI"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_register_slice_0/S_AXI"
            ]
          },
          "axi_register_slice_2_M_AXI": {
            "interface_ports": [
              "M_AXI_0",
              "axi_register_slice_2/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_pcie3_0_axi_aclk": {
            "ports": [
              "clk_out_250M",
              "axi_register_slice_0/aclk",
              "axi_register_slice_1/aclk",
              "axi_register_slice_2/aclk"
            ]
          },
          "axi_pcie3_0_axi_aresetn": {
            "ports": [
              "aresetn",
              "axi_register_slice_0/aresetn",
              "axi_register_slice_1/aresetn"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "aresetn1",
              "axi_register_slice_2/aresetn"
            ]
          }
        }
      },
      "TO_SH_AXI_MM_NORTH": {
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "rp_AXI_MM_FROM_HLS_PR_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "decouple": {
            "direction": "I"
          }
        },
        "components": {
          "AXI_MM_2_stage_reg": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_register_slice_1": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_axi_register_slice_1_2"
              },
              "axi_register_slice_2": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_axi_register_slice_2_2"
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXI",
                  "axi_register_slice_2/M_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S_AXI",
                  "axi_register_slice_1/S_AXI"
                ]
              },
              "axi_register_slice_1_M_AXI": {
                "interface_ports": [
                  "axi_register_slice_1/M_AXI",
                  "axi_register_slice_2/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_pcie3_0_axi_aclk": {
                "ports": [
                  "aclk",
                  "axi_register_slice_1/aclk",
                  "axi_register_slice_2/aclk"
                ]
              },
              "axi_pcie3_0_axi_aresetn": {
                "ports": [
                  "aresetn",
                  "axi_register_slice_1/aresetn",
                  "axi_register_slice_2/aresetn"
                ]
              }
            }
          },
          "axi_register_slice_PR_DECOUPLE_AXI_MM": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "PCIe_Bridge_ICAP_complex_axi_register_slice_PR_DECOUPLE_AXI_MM_0"
          }
        },
        "interface_nets": {
          "AXI_MM_3_stage_reg_M_AXI": {
            "interface_ports": [
              "M_AXI",
              "AXI_MM_2_stage_reg/M_AXI"
            ]
          },
          "axi_register_slice_0_M_AXI": {
            "interface_ports": [
              "AXI_MM_2_stage_reg/S_AXI",
              "axi_register_slice_PR_DECOUPLE_AXI_MM/M_AXI"
            ]
          },
          "rp_AXI_MM_FROM_HLS_PR_0_1": {
            "interface_ports": [
              "rp_AXI_MM_FROM_HLS_PR_0",
              "axi_register_slice_PR_DECOUPLE_AXI_MM/S_AXI"
            ]
          }
        },
        "nets": {
          "clk_wiz_0_clk_out_125M": {
            "ports": [
              "aclk",
              "AXI_MM_2_stage_reg/aclk",
              "axi_register_slice_PR_DECOUPLE_AXI_MM/aclk"
            ]
          },
          "decouple_1": {
            "ports": [
              "decouple",
              "axi_register_slice_PR_DECOUPLE_AXI_MM/aresetn"
            ]
          },
          "rst_ddr4_0_300M1_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "AXI_MM_2_stage_reg/aresetn"
            ]
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "PCIe_Bridge_ICAP_complex_axi_bram_ctrl_0_0"
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "PCIe_Bridge_ICAP_complex_axi_bram_ctrl_0_bram_0",
        "parameters": {
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "PCIe_Bridge_ICAP_complex_axi_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_KER_ACTIVE_COUNT": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "PCIe_Bridge_ICAP_complex_axi_gpio_KER_ACTIVE_COUNT_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_status": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "PCIe_Bridge_ICAP_complex_axi_gpio_status_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          }
        }
      },
      "axi_hwicap_0": {
        "vlnv": "xilinx.com:ip:axi_hwicap:3.0",
        "xci_name": "PCIe_Bridge_ICAP_complex_axi_hwicap_0_0",
        "parameters": {
          "C_FAMILY": {
            "value": "kintexu"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "PCIe_Bridge_ICAP_complex_axi_interconnect_0_0",
        "parameters": {
          "M00_HAS_DATA_FIFO": {
            "value": "0"
          },
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "0"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "0"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "0"
          },
          "S02_HAS_REGSLICE": {
            "value": "4"
          },
          "S03_HAS_DATA_FIFO": {
            "value": "0"
          },
          "S03_HAS_REGSLICE": {
            "value": "4"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_s00_regslice_4"
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_auto_cc_0"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_cc": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_cc/s_axi_aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_pcie3_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "PCIe_Bridge_ICAP_complex_axi_pcie3_0_axi_periph_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "9"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "PCIe_Bridge_ICAP_complex_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "9"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_s00_regslice_5"
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_auto_cc_2"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_cc": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_cc/s_axi_aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_m00_regslice_0"
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_auto_cc_1"
              }
            },
            "interface_nets": {
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m00_regslice": {
                "interface_ports": [
                  "m00_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_m01_regslice_0"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m01_regslice/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_m02_regslice_0"
              }
            },
            "interface_nets": {
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m02_regslice/M_AXI"
                ]
              },
              "m02_couplers_to_m02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m02_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_m03_regslice_0"
              }
            },
            "interface_nets": {
              "m03_regslice_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m03_regslice/M_AXI"
                ]
              },
              "m03_couplers_to_m03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m03_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m03_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m03_regslice/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m04_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_m04_regslice_0"
              }
            },
            "interface_nets": {
              "m04_regslice_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m04_regslice/M_AXI"
                ]
              },
              "m04_couplers_to_m04_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m04_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m04_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m04_regslice/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m05_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_m05_regslice_0"
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m05_regslice": {
                "interface_ports": [
                  "m05_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m05_regslice_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m05_regslice/M_AXI"
                ]
              },
              "m05_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m05_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m05_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m06_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_m06_regslice_0"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m06_regslice/S_AXI"
                ]
              },
              "m06_regslice_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m06_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m06_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m06_regslice/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m07_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_m07_regslice_0"
              }
            },
            "interface_nets": {
              "m07_regslice_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m07_regslice/M_AXI"
                ]
              },
              "m07_couplers_to_m07_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m07_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m07_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m07_regslice/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m08_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "PCIe_Bridge_ICAP_complex_m08_regslice_0"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m08_regslice/S_AXI"
                ]
              },
              "m08_regslice_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m08_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m08_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m08_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_pcie3_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_pcie3_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "axi_pcie3_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_pcie3_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_pcie3_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_pcie3_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_pcie3_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_axi_pcie3_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_pcie3_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_axi_pcie3_0_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_pcie3_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK"
            ]
          },
          "axi_pcie3_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "PCIe_Bridge_ICAP_complex_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "40.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "88.976"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "71.064"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "101.705"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "71.064"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "62.5"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT3_JITTER": {
            "value": "79.446"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "72.667"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_out_125M"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_out_62_5M"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_out3"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "6.250"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "4.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "12.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "25"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PHASESHIFT_MODE": {
            "value": "WAVEFORM"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_FREQ_SYNTH": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "clk_wiz_PROG": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "PCIe_Bridge_ICAP_complex_clk_wiz_PROG_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "33.330000000000005"
          },
          "CLKOUT1_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT1_JITTER": {
            "value": "71.763"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "75.042"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "400.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT3_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "3.875"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "3"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_DYN_RECONFIG": {
            "value": "true"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "false"
          }
        }
      },
      "ddr4_1": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "PCIe_Bridge_ICAP_complex_ddr4_1_0",
        "parameters": {
          "ADDN_UI_CLKOUT1_FREQ_HZ": {
            "value": "250"
          },
          "C0.BANK_GROUP_WIDTH": {
            "value": "2"
          },
          "C0.CKE_WIDTH": {
            "value": "1"
          },
          "C0.CS_WIDTH": {
            "value": "1"
          },
          "C0.DDR4_AxiAddressWidth": {
            "value": "34"
          },
          "C0.DDR4_AxiDataWidth": {
            "value": "512"
          },
          "C0.DDR4_CasLatency": {
            "value": "17"
          },
          "C0.DDR4_CasWriteLatency": {
            "value": "12"
          },
          "C0.DDR4_DataWidth": {
            "value": "72"
          },
          "C0.DDR4_InputClockPeriod": {
            "value": "3332"
          },
          "C0.DDR4_MemoryPart": {
            "value": "MTA18ASF2G72PZ-2G3"
          },
          "C0.DDR4_MemoryType": {
            "value": "RDIMMs"
          },
          "C0.DDR4_TimePeriod": {
            "value": "833"
          },
          "C0.ODT_WIDTH": {
            "value": "1"
          }
        }
      },
      "rst_125M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "PCIe_Bridge_ICAP_complex_rst_125M_0"
      },
      "rst_ddr4_0_300M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "PCIe_Bridge_ICAP_complex_rst_ddr4_0_300M_0"
      },
      "system_ila_AXIL": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "PCIe_Bridge_ICAP_complex_system_ila_AXIL_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "INTERFACE"
          }
        },
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "system_ila_AXI_MM": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "PCIe_Bridge_ICAP_complex_system_ila_AXI_MM_0",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "true"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "4"
          },
          "C_MON_TYPE": {
            "value": "INTERFACE"
          },
          "C_SLOT_0_AXI_B_SEL_TRIG": {
            "value": "0"
          },
          "C_SLOT_0_AXI_R_SEL_TRIG": {
            "value": "0"
          },
          "C_SLOT_0_AXI_W_SEL_TRIG": {
            "value": "0"
          },
          "C_SLOT_0_MAX_RD_BURSTS": {
            "value": "32"
          },
          "C_SLOT_0_MAX_WR_BURSTS": {
            "value": "32"
          },
          "C_SLOT_0_TXN_CNTR_EN": {
            "value": "0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "system_management_wiz_0": {
        "vlnv": "xilinx.com:ip:system_management_wiz:1.3",
        "xci_name": "PCIe_Bridge_ICAP_complex_system_management_wiz_0_0",
        "parameters": {
          "CHANNEL_ENABLE_VP_VN": {
            "value": "false"
          },
          "INTERFACE_SELECTION": {
            "value": "Enable_AXI"
          },
          "TEMPERATURE_ALARM_OT_TRIGGER": {
            "value": "95.0"
          }
        }
      },
      "xDMA_SUBSYS": {
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_LITE": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "pcie_mgt": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          }
        },
        "ports": {
          "axi_aresetn": {
            "type": "rst",
            "direction": "O"
          },
          "clk_out_250M": {
            "type": "clk",
            "direction": "O"
          },
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "sys_clk_gt": {
            "type": "clk",
            "direction": "I"
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "user_lnk_up": {
            "direction": "O"
          },
          "usr_irq_req": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "pcie4_uscale_plus_0": {
            "vlnv": "xilinx.com:ip:pcie4_uscale_plus:1.3",
            "xci_name": "PCIe_Bridge_ICAP_complex_pcie4_uscale_plus_0_0",
            "parameters": {
              "AXISTEN_IF_CQ_ALIGNMENT_MODE": {
                "value": "Address_Aligned"
              },
              "AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE": {
                "value": "true"
              },
              "AXISTEN_IF_EXT_512_RQ_STRADDLE": {
                "value": "true"
              },
              "MSI_X_OPTIONS": {
                "value": "MSI-X_External"
              },
              "PF0_DEVICE_ID": {
                "value": "903F"
              },
              "PF0_MSIX_CAP_PBA_BIR": {
                "value": "BAR_1"
              },
              "PF0_MSIX_CAP_PBA_OFFSET": {
                "value": "00008FE0"
              },
              "PF0_MSIX_CAP_TABLE_BIR": {
                "value": "BAR_1"
              },
              "PF0_MSIX_CAP_TABLE_OFFSET": {
                "value": "00008000"
              },
              "PF0_MSIX_CAP_TABLE_SIZE": {
                "value": "020"
              },
              "PF1_DEVICE_ID": {
                "value": "9040"
              },
              "PF1_MSIX_CAP_PBA_BIR": {
                "value": "BAR_1"
              },
              "PF1_MSIX_CAP_PBA_OFFSET": {
                "value": "9FE0"
              },
              "PF1_MSIX_CAP_TABLE_BIR": {
                "value": "BAR_1"
              },
              "PF1_MSIX_CAP_TABLE_OFFSET": {
                "value": "9000"
              },
              "PF1_MSIX_CAP_TABLE_SIZE": {
                "value": "020"
              },
              "PF2_DEVICE_ID": {
                "value": "0007"
              },
              "PF3_DEVICE_ID": {
                "value": "903F"
              },
              "PL_DISABLE_LANE_REVERSAL": {
                "value": "TRUE"
              },
              "PL_LINK_CAP_MAX_LINK_SPEED": {
                "value": "8.0_GT/s"
              },
              "PL_LINK_CAP_MAX_LINK_WIDTH": {
                "value": "X16"
              },
              "TL_PF_ENABLE_REG": {
                "value": "2"
              },
              "acs_ext_cap_enable": {
                "value": "true"
              },
              "axisten_freq": {
                "value": "250"
              },
              "axisten_if_enable_client_tag": {
                "value": "true"
              },
              "axisten_if_width": {
                "value": "512_bit"
              },
              "cfg_mgmt_if": {
                "value": "false"
              },
              "cfg_pm_if": {
                "value": "false"
              },
              "gen_x0y1": {
                "value": "false"
              },
              "mcap_enablement": {
                "value": "None"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pcie_blk_locn": {
                "value": "X1Y2"
              },
              "pf0_bar0_scale": {
                "value": "Megabytes"
              },
              "pf0_bar0_size": {
                "value": "32"
              },
              "pf0_bar1_enabled": {
                "value": "true"
              },
              "pf0_bar1_size": {
                "value": "128"
              },
              "pf0_bar1_type": {
                "value": "Memory"
              },
              "pf0_base_class_menu": {
                "value": "Simple_communication_controllers"
              },
              "pf0_class_code_base": {
                "value": "07"
              },
              "pf0_class_code_interface": {
                "value": "01"
              },
              "pf0_class_code_sub": {
                "value": "00"
              },
              "pf0_msi_enabled": {
                "value": "false"
              },
              "pf0_msix_enabled": {
                "value": "true"
              },
              "pf0_sub_class_interface_menu": {
                "value": "16450_compatible_serial_controller"
              },
              "pf1_base_class_menu": {
                "value": "Simple_communication_controllers"
              },
              "pf1_class_code_base": {
                "value": "07"
              },
              "pf1_class_code_interface": {
                "value": "01"
              },
              "pf1_class_code_sub": {
                "value": "00"
              },
              "pf1_msix_enabled": {
                "value": "true"
              },
              "pf1_sub_class_interface_menu": {
                "value": "16450_compatible_serial_controller"
              },
              "plltype": {
                "value": "QPLL1"
              }
            }
          },
          "xdma_0": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "xci_name": "PCIe_Bridge_ICAP_complex_xdma_0_0",
            "parameters": {
              "PF0_DEVICE_ID_mqdma": {
                "value": "903F"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "903F"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "903F"
              },
              "acs_ext_cap_enable": {
                "value": "true"
              },
              "axi_bypass_64bit_en": {
                "value": "false"
              },
              "axi_data_width": {
                "value": "512_bit"
              },
              "axil_master_64bit_en": {
                "value": "false"
              },
              "axilite_master_en": {
                "value": "true"
              },
              "axilite_master_scale": {
                "value": "Megabytes"
              },
              "axilite_master_size": {
                "value": "32"
              },
              "axisten_freq": {
                "value": "250"
              },
              "c_s_axi_num_read": {
                "value": "32"
              },
              "cfg_mgmt_if": {
                "value": "false"
              },
              "en_axi_slave_if": {
                "value": "false"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pcie_blk_locn": {
                "value": "X1Y2"
              },
              "pcie_id_if": {
                "value": "FALSE"
              },
              "pciebar2axibar_axil_master": {
                "value": "0x0000000000000000"
              },
              "pf0_device_id": {
                "value": "903F"
              },
              "pf0_interrupt_pin": {
                "value": "NONE"
              },
              "pf0_msi_enabled": {
                "value": "false"
              },
              "pf0_msix_cap_pba_bir": {
                "value": "BAR_1"
              },
              "pf0_msix_cap_pba_offset": {
                "value": "00008FE0"
              },
              "pf0_msix_cap_table_bir": {
                "value": "BAR_1"
              },
              "pf0_msix_cap_table_offset": {
                "value": "00008000"
              },
              "pf0_msix_cap_table_size": {
                "value": "01F"
              },
              "pf0_msix_enabled": {
                "value": "true"
              },
              "pf1_bar0_scale": {
                "value": "Kilobytes"
              },
              "pf1_bar0_size": {
                "value": "128"
              },
              "pf1_bar1_enabled": {
                "value": "false"
              },
              "pipe_sim": {
                "value": "false"
              },
              "pl_link_cap_max_link_speed": {
                "value": "8.0_GT/s"
              },
              "pl_link_cap_max_link_width": {
                "value": "X16"
              },
              "plltype": {
                "value": "QPLL1"
              },
              "split_dma": {
                "value": "true"
              },
              "xdma_pcie_64bit_en": {
                "value": "false"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "PCIe_Bridge_ICAP_complex_xlconstant_0_0",
            "parameters": {
              "CONST_VAL": {
                "value": "2"
              },
              "CONST_WIDTH": {
                "value": "2"
              }
            }
          }
        },
        "interface_nets": {
          "xdma_0_pcie4_cfg_interrupt": {
            "interface_ports": [
              "pcie4_uscale_plus_0/pcie4_cfg_interrupt",
              "xdma_0/pcie4_cfg_interrupt"
            ]
          },
          "pcie4_uscale_plus_0_m_axis_cq": {
            "interface_ports": [
              "pcie4_uscale_plus_0/m_axis_cq",
              "xdma_0/m_axis_cq"
            ]
          },
          "pcie4_uscale_plus_0_m_axis_rc": {
            "interface_ports": [
              "pcie4_uscale_plus_0/m_axis_rc",
              "xdma_0/m_axis_rc"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "M_AXI_LITE",
              "xdma_0/M_AXI_LITE"
            ]
          },
          "pcie4_uscale_plus_0_pcie4_cfg_mesg_rcvd": {
            "interface_ports": [
              "pcie4_uscale_plus_0/pcie4_cfg_mesg_rcvd",
              "xdma_0/pcie4_cfg_mesg_rcvd"
            ]
          },
          "xdma_0_pcie4_cfg_control": {
            "interface_ports": [
              "pcie4_uscale_plus_0/pcie4_cfg_control",
              "xdma_0/pcie4_cfg_control"
            ]
          },
          "xdma_0_M_AXI": {
            "interface_ports": [
              "M_AXI",
              "xdma_0/M_AXI"
            ]
          },
          "pcie4_uscale_plus_0_pcie4_cfg_mesg_tx": {
            "interface_ports": [
              "pcie4_uscale_plus_0/pcie4_cfg_mesg_tx",
              "xdma_0/pcie4_cfg_mesg_tx"
            ]
          },
          "xdma_0_pcie4_cfg_external_msix": {
            "interface_ports": [
              "pcie4_uscale_plus_0/pcie4_cfg_external_msix",
              "xdma_0/pcie4_cfg_external_msix"
            ]
          },
          "pcie4_uscale_plus_0_pcie4_cfg_status": {
            "interface_ports": [
              "pcie4_uscale_plus_0/pcie4_cfg_status",
              "xdma_0/pcie4_cfg_status"
            ]
          },
          "xdma_0_s_axis_rq": {
            "interface_ports": [
              "pcie4_uscale_plus_0/s_axis_rq",
              "xdma_0/s_axis_rq"
            ]
          },
          "xdma_0_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt",
              "pcie4_uscale_plus_0/pcie4_mgt"
            ]
          },
          "xdma_0_s_axis_cc": {
            "interface_ports": [
              "pcie4_uscale_plus_0/s_axis_cc",
              "xdma_0/s_axis_cc"
            ]
          },
          "pcie4_uscale_plus_0_pcie4_cfg_fc": {
            "interface_ports": [
              "pcie4_uscale_plus_0/pcie4_cfg_fc",
              "xdma_0/pcie4_cfg_fc"
            ]
          }
        },
        "nets": {
          "axi_pcie3_0_axi_aclk": {
            "ports": [
              "xdma_0/axi_aclk",
              "clk_out_250M"
            ]
          },
          "axi_pcie3_0_axi_aresetn": {
            "ports": [
              "xdma_0/axi_aresetn",
              "axi_aresetn"
            ]
          },
          "pcie4_uscale_plus_0_phy_rdy_out": {
            "ports": [
              "pcie4_uscale_plus_0/phy_rdy_out",
              "xdma_0/phy_rdy_out_sd"
            ]
          },
          "pcie4_uscale_plus_0_user_clk": {
            "ports": [
              "pcie4_uscale_plus_0/user_clk",
              "xdma_0/user_clk_sd"
            ]
          },
          "pcie4_uscale_plus_0_user_reset": {
            "ports": [
              "pcie4_uscale_plus_0/user_reset",
              "xdma_0/user_reset_sd"
            ]
          },
          "sys_clk_1": {
            "ports": [
              "sys_clk",
              "pcie4_uscale_plus_0/sys_clk"
            ]
          },
          "sys_clk_gt_1": {
            "ports": [
              "sys_clk_gt",
              "pcie4_uscale_plus_0/sys_clk_gt"
            ]
          },
          "sys_rst_n_1": {
            "ports": [
              "sys_rst_n",
              "pcie4_uscale_plus_0/sys_reset",
              "xdma_0/sys_rst_n"
            ]
          },
          "xdma_0_user_lnk_up": {
            "ports": [
              "pcie4_uscale_plus_0/user_lnk_up",
              "user_lnk_up",
              "xdma_0/user_lnk_up_sd"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "usr_irq_req",
              "xdma_0/usr_irq_req"
            ]
          },
          "xlconstant_0_dout1": {
            "ports": [
              "xlconstant_0/dout",
              "xdma_0/usr_irq_function_number"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "PCIe_Bridge_ICAP_complex_xlconstant_0_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "M_AXI_MM_FROM_HLS_PR_0_1": {
        "interface_ports": [
          "S_AXI_MM_FROM_HLS_PR_NORTH",
          "TO_SH_AXI_MM_NORTH/rp_AXI_MM_FROM_HLS_PR_0"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "axi_bram_ctrl_0_bram/BRAM_PORTA"
        ]
      },
      "axi_pcie3_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "FROM_SH_AXI_LITE_NORTH/S_AXI",
          "axi_pcie3_0_axi_periph/M01_AXI"
        ]
      },
      "C0_SYS_CLK_1": {
        "interface_ports": [
          "C1_SYS_CLK",
          "ddr4_1/C0_SYS_CLK"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "ddr4_1/C0_DDR4_S_AXI",
          "system_ila_AXI_MM/SLOT_0_AXI"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_pcie3_0_axi_periph/S00_AXI",
          "xDMA_SUBSYS/M_AXI_LITE",
          "system_ila_AXIL/SLOT_0_AXI"
        ]
      },
      "FROM_SH_AXI_LITE_rp_AXI_LITE_TO_HLS_PR_0": {
        "interface_ports": [
          "M_AXI_LITE_TO_HLS_PR_NORTH",
          "FROM_SH_AXI_LITE_NORTH/rp_AXI_LITE_TO_HLS_PR_0"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "c1_ddr4",
          "ddr4_1/C0_DDR4"
        ]
      },
      "axi_register_slice_2_M_AXI": {
        "interface_ports": [
          "M_AXI_MM_TO_HLS_PR_NORTH",
          "FROM_SH_AXI_MM_NORTH/M_AXI_0"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "xDMA_SUBSYS/pcie_mgt"
        ]
      },
      "axi_pcie3_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "axi_pcie3_0_axi_periph/M04_AXI",
          "clk_wiz_PROG/s_axi_lite"
        ]
      },
      "axi_pcie3_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "axi_gpio_status/S_AXI",
          "axi_pcie3_0_axi_periph/M08_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTB": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTB",
          "axi_bram_ctrl_0_bram/BRAM_PORTB"
        ]
      },
      "axi_pcie3_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "axi_gpio_KER_ACTIVE_COUNT/S_AXI",
          "axi_pcie3_0_axi_periph/M07_AXI"
        ]
      },
      "axi_pcie3_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "axi_pcie3_0_axi_periph/M00_AXI",
          "ddr4_1/C0_DDR4_S_AXI_CTRL"
        ]
      },
      "S00_AXI_2": {
        "interface_ports": [
          "TO_SH_AXI_MM_NORTH/M_AXI",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_pcie3_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "axi_pcie3_0_axi_periph/M02_AXI"
        ]
      },
      "axi_pcie3_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "axi_pcie3_0_axi_periph/M06_AXI",
          "system_management_wiz_0/S_AXI_LITE"
        ]
      },
      "axi_pcie3_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "axi_bram_ctrl_0/S_AXI",
          "axi_pcie3_0_axi_periph/M05_AXI"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "FROM_SH_AXI_MM_NORTH/S_AXI",
          "xDMA_SUBSYS/M_AXI"
        ]
      },
      "axi_pcie3_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "axi_hwicap_0/S_AXI_LITE",
          "axi_pcie3_0_axi_periph/M03_AXI"
        ]
      }
    },
    "nets": {
      "axi_pcie3_0_axi_aclk": {
        "ports": [
          "xDMA_SUBSYS/clk_out_250M",
          "clk_out_250M",
          "FROM_SH_AXI_MM_NORTH/clk_out_250M",
          "TO_SH_AXI_MM_NORTH/aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_pcie3_0_axi_periph/S00_ACLK",
          "system_ila_AXIL/clk"
        ]
      },
      "axi_pcie3_0_axi_aresetn": {
        "ports": [
          "xDMA_SUBSYS/axi_aresetn",
          "FROM_SH_AXI_MM_NORTH/aresetn",
          "TO_SH_AXI_MM_NORTH/aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_pcie3_0_axi_periph/S00_ARESETN",
          "rst_125M/ext_reset_in",
          "system_ila_AXIL/resetn"
        ]
      },
      "clk_wiz_0_clk_out_125M": {
        "ports": [
          "clk_wiz_0/clk_out_125M",
          "clk_out_125M",
          "FROM_SH_AXI_LITE_NORTH/aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_gpio_0/s_axi_aclk",
          "axi_gpio_KER_ACTIVE_COUNT/s_axi_aclk",
          "axi_gpio_status/s_axi_aclk",
          "axi_hwicap_0/s_axi_aclk",
          "axi_pcie3_0_axi_periph/ACLK",
          "axi_pcie3_0_axi_periph/M01_ACLK",
          "axi_pcie3_0_axi_periph/M02_ACLK",
          "axi_pcie3_0_axi_periph/M03_ACLK",
          "axi_pcie3_0_axi_periph/M04_ACLK",
          "axi_pcie3_0_axi_periph/M05_ACLK",
          "axi_pcie3_0_axi_periph/M06_ACLK",
          "axi_pcie3_0_axi_periph/M07_ACLK",
          "axi_pcie3_0_axi_periph/M08_ACLK",
          "clk_wiz_PROG/s_axi_aclk",
          "rst_125M/slowest_sync_clk",
          "system_management_wiz_0/s_axi_aclk"
        ]
      },
      "clk_wiz_0_clk_out_62_5M": {
        "ports": [
          "clk_wiz_0/clk_out_62_5M",
          "axi_hwicap_0/icap_clk"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_PROG/clk_out1",
          "clk_out_PROG"
        ]
      },
      "clk_wiz_PROG_locked": {
        "ports": [
          "clk_wiz_PROG/locked",
          "clk_out_PROG_locked"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_1/c0_ddr4_ui_clk",
          "axi_interconnect_0/M00_ACLK",
          "axi_pcie3_0_axi_periph/M00_ACLK",
          "clk_wiz_PROG/clk_in1",
          "rst_ddr4_0_300M/slowest_sync_clk",
          "system_ila_AXI_MM/clk"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "ddr4_1/c0_ddr4_ui_clk_sync_rst",
          "rst_ddr4_0_300M/ext_reset_in"
        ]
      },
      "ddr4_1_addn_ui_clkout1": {
        "ports": [
          "ddr4_1/addn_ui_clkout1",
          "clk_wiz_0/clk_in1"
        ]
      },
      "ddr4_1_c0_init_calib_complete": {
        "ports": [
          "ddr4_1/c0_init_calib_complete",
          "c1_init_calib_complete"
        ]
      },
      "gpio2_io_i_0_1": {
        "ports": [
          "ker_active_count_U",
          "axi_gpio_KER_ACTIVE_COUNT/gpio2_io_i"
        ]
      },
      "gpio_io_i_0_1": {
        "ports": [
          "ker_active_count_L",
          "axi_gpio_KER_ACTIVE_COUNT/gpio_io_i"
        ]
      },
      "gpio_io_i_0_2": {
        "ports": [
          "status_gpio_in",
          "axi_gpio_status/gpio_io_i"
        ]
      },
      "rst_ddr4_0_300M1_peripheral_aresetn": {
        "ports": [
          "rst_125M/peripheral_aresetn",
          "axi_reset_n_out",
          "FROM_SH_AXI_LITE_NORTH/aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_gpio_KER_ACTIVE_COUNT/s_axi_aresetn",
          "axi_gpio_status/s_axi_aresetn",
          "axi_hwicap_0/s_axi_aresetn",
          "axi_pcie3_0_axi_periph/ARESETN",
          "axi_pcie3_0_axi_periph/M01_ARESETN",
          "axi_pcie3_0_axi_periph/M02_ARESETN",
          "axi_pcie3_0_axi_periph/M03_ARESETN",
          "axi_pcie3_0_axi_periph/M04_ARESETN",
          "axi_pcie3_0_axi_periph/M05_ARESETN",
          "axi_pcie3_0_axi_periph/M06_ARESETN",
          "axi_pcie3_0_axi_periph/M07_ARESETN",
          "axi_pcie3_0_axi_periph/M08_ARESETN",
          "clk_wiz_PROG/s_axi_aresetn",
          "system_management_wiz_0/s_axi_aresetn"
        ]
      },
      "rst_ddr4_0_300M_peripheral_aresetn": {
        "ports": [
          "rst_ddr4_0_300M/peripheral_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "axi_pcie3_0_axi_periph/M00_ARESETN",
          "ddr4_1/c0_ddr4_aresetn",
          "system_ila_AXI_MM/resetn"
        ]
      },
      "sys_clk_1": {
        "ports": [
          "sys_clk",
          "xDMA_SUBSYS/sys_clk"
        ]
      },
      "sys_clk_gt_1": {
        "ports": [
          "sys_clk_gt",
          "xDMA_SUBSYS/sys_clk_gt"
        ]
      },
      "sys_rst_1": {
        "ports": [
          "DDR4_sys_rst",
          "ddr4_1/sys_rst"
        ]
      },
      "sys_rst_n_1": {
        "ports": [
          "sys_rst_n",
          "xDMA_SUBSYS/sys_rst_n"
        ]
      },
      "xdma_0_user_lnk_up": {
        "ports": [
          "xDMA_SUBSYS/user_lnk_up",
          "rst_125M/dcm_locked"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "axi_hwicap_0/eos_in",
          "xDMA_SUBSYS/usr_irq_req"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "FROM_SH_AXI_LITE_NORTH/decouple",
          "FROM_SH_AXI_MM_NORTH/aresetn1",
          "TO_SH_AXI_MM_NORTH/decouple",
          "axi_gpio_0/gpio2_io_i"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_MM_FROM_HLS_PR_NORTH": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000000000000",
                "range": "64G"
              }
            }
          }
        },
        "memory_maps": {
          "M_AXI_LITE_TO_HLS_PR_NORTH": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          },
          "M_AXI_MM_TO_HLS_PR_NORTH": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          }
        }
      },
      "/xDMA_SUBSYS/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_M_AXI_MM_TOHLS_PR_NORTH_Reg": {
                "address_block": "/M_AXI_MM_TO_HLS_PR_NORTH/Reg",
                "offset": "0x0000000000000000",
                "range": "128G"
              }
            }
          },
          "M_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_M_AXI_LITE_TO_HLS_PR_NORTH_Reg": {
                "address_block": "/M_AXI_LITE_TO_HLS_PR_NORTH/Reg",
                "offset": "0x00100000",
                "range": "1M"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x000F0000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x00010000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_KER_ACTIVE_COUNT/S_AXI/Reg",
                "offset": "0x00070000",
                "range": "64K"
              },
              "SEG_axi_gpio_status_Reg": {
                "address_block": "/axi_gpio_status/S_AXI/Reg",
                "offset": "0x00080000",
                "range": "64K"
              },
              "SEG_axi_hwicap_0_Reg": {
                "address_block": "/axi_hwicap_0/S_AXI_LITE/Reg",
                "offset": "0x00030000",
                "range": "64K"
              },
              "SEG_clk_wiz_PROG_Reg": {
                "address_block": "/clk_wiz_PROG/s_axi_lite/Reg",
                "offset": "0x00020000",
                "range": "64K"
              },
              "SEG_ddr4_1_C0_REG": {
                "address_block": "/ddr4_1/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x000E0000",
                "range": "64K"
              },
              "SEG_system_management_wiz_0_Reg": {
                "address_block": "/system_management_wiz_0/S_AXI_LITE/Reg",
                "offset": "0x00050000",
                "range": "64K"
              }
            }
          },
          "M_AXI_BYPASS": {
            "range": "16E",
            "width": "32"
          }
        }
      }
    }
  }
}