Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33eb1d55b82c49f9866c31355750bb83 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RVSCCPUSOC_Top_behav xil_defaultlib.RVSCCPUSOC_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'a' [E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/RVSCCPU_Top.v:55]
WARNING: [VRFC 10-5021] port 'd' is not connected on this instance [E:/program/cpu/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/RVSCCPU_Top.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.SCCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_CH32
Compiling module xil_defaultlib.seg7x16
Compiling module xil_defaultlib.RVSCCPUSOC_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot RVSCCPUSOC_Top_behav
