library IEEE; use IEEE.STD_LOGIC_1164.all;

entity final_design is 
	port(a,b: in STD_LOGIC_VECTOR(3 downto 0);
		  cin: in STD_LOGIC;
		  cout: out STD_LOGIC;
		  sum: out STD_LOGIC_VECTOR(3 downto 0));
end;

architecture final_design_1 of final_design is
 
signal A: STD_LOGIC_VECTOR(3 downto 0);
signal seg7: STD_LOGIC_VECTOR(6 downto 0);

begin
	full_4bit_adder0: entity work.full_adder_4bit port map(a=>a,b=>b,cin=>cin,sum=>sum,cout=>cout); 
	
	drv_7seg: entity work.to_7seg port map(A=>A,seg7=>seg7);
end;