static void F_1 ( bool V_1 )\r\n{\r\nT_1 V_2 , V_3 ;\r\nF_2 ( V_4 , V_5 , & V_3 ) ;\r\nV_2 = V_6 ;\r\nV_2 += ( V_1 && ( V_3 & V_7 ) == 0 ) ?\r\nV_8 : V_9 ;\r\nF_3 ( V_4 , V_2 , V_10 ) ;\r\n}\r\nstatic void F_4 ( bool V_1 )\r\n{\r\nF_3 ( V_4 , V_11 + ( V_1 ? V_8 : V_9 ) ,\r\nV_12 ) ;\r\n}\r\nvoid F_5 ( void )\r\n{\r\nF_1 ( true ) ;\r\nF_4 ( true ) ;\r\n}\r\nvoid F_6 ( void )\r\n{\r\nF_4 ( false ) ;\r\nF_1 ( false ) ;\r\n}\r\nstatic void F_7 ( void )\r\n{\r\nF_3 ( V_4 , V_13 ,\r\nV_14\r\n| V_15 ) ;\r\nF_3 ( V_4 , V_16 ,\r\nV_14 |\r\nV_15 ) ;\r\n}\r\nvoid T_2 F_8 ( void )\r\n{\r\nstruct V_17 * V_18 ;\r\nvoid T_3 * V_19 ;\r\nunsigned int V_20 ;\r\nT_1 V_21 ;\r\nT_4 V_22 = V_23 ;\r\nV_18 = F_9 ( NULL , NULL , L_1 ) ;\r\nV_19 = F_10 ( V_18 , 0 ) ;\r\nF_11 ( ! V_19 ) ;\r\nif ( F_12 ( V_18 , L_2 ) )\r\nV_22 = V_24 ;\r\nV_21 = F_13 ( V_19 + V_22 ) ;\r\nF_14 ( V_19 ) ;\r\nswitch ( V_21 & 0xff ) {\r\ncase 0 :\r\nV_20 = V_25 ;\r\nbreak;\r\ncase 1 :\r\nV_20 = V_26 ;\r\nbreak;\r\ncase 2 :\r\nV_20 = V_27 ;\r\nbreak;\r\ndefault:\r\nV_20 = V_28 ;\r\n}\r\nF_15 ( V_21 >> 16 & 0xff ) ;\r\nF_16 ( V_20 ) ;\r\n}\r\nvoid T_2 F_17 ( void )\r\n{\r\nV_4 = F_18 ( L_1 ) ;\r\nif ( F_19 ( V_4 ) ) {\r\nF_20 ( L_3 , V_29 ) ;\r\nreturn;\r\n}\r\nF_7 () ;\r\n}
